Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec 13 09:14:53 2024
| Host         : bwrc-amd1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file NexysVideoHarness_methodology_drc_routed.rpt -pb NexysVideoHarness_methodology_drc_routed.pb -rpx NexysVideoHarness_methodology_drc_routed.rpx
| Design       : NexysVideoHarness
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                                                           | Violations |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads                                      | 1          |
| HPDR-1    | Warning  | Port pin direction inconsistency                                                                      | 1          |
| LUTAR-1   | Warning  | LUT drives async reset alert                                                                          | 6          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain                                                       | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                                                                         | 4          |
| TIMING-24 | Warning  | Overridden Max delay datapath only                                                                    | 1          |
| TIMING-47 | Warning  | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 4          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                                                           | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                                                                     | 16         |
+-----------+----------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net _sys_clock_ibufg_O is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): REG_reg[0]/C, REG_reg[20]/C, REG_reg[21]/C, REG_reg[22]/C, REG_reg[23]/C,
REG_reg[24]/C, REG_reg[25]/C, REG_reg[2]/C, REG_reg[3]/C, REG_reg[4]/C,
REG_reg[5]/C, REG_reg[6]/C, REG_reg[7]/C, REG_reg[8]/C, REG_reg[9]/C
 (the first 15 of 30 listed)
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) uart_txd direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (uart_txd) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
chiptop0/system/serial_tl_domain/phy/in_phits_in_async/source/sink_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mig/axi4asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/axi4asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
mig/axi4asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
mig/axi4asource/nodeOut_aw_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/axi4asource/nodeOut_aw_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
mig/axi4asource/nodeOut_aw_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
mig/axi4asource/nodeOut_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/axi4asource/nodeOut_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
mig/axi4asource/nodeOut_aw_source/source_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mig/island/axi4asink/i_/i_, with 2 or more inputs, drives asynchronous preset/clear pin(s) mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_1_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_0_reg/CLR,
mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_1_reg/CLR
mig/island/axi4asink/nodeOut_aw_sink/source_extend/io_out_sink_valid_0/output_chain/sync_2_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]/PRE
 (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mig/island/blackbox_i_6, with 2 or more inputs, drives asynchronous preset/clear pin(s) harnessSysPLLNode/inst/mmcm_adv_inst/RST,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/PRE,
mig/island/blackbox/u_nexysvideomig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/PRE
 (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mig/island/reg_0_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dutWrangler/debounced_debounce/reg_0_reg[0]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[10]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[11]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[12]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[1]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[2]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[3]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[4]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[5]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[6]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[7]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[8]/CLR,
dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
dutWrangler/deglitched_deglitch/reg_0_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X77Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X77Y178 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X74Y178 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X74Y174 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X76Y175 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X72Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X73Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X76Y177 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X74Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X75Y177 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X71Y176 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X73Y178 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell mig/island/blackbox/u_nexysvideomig_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ddr_ddr3_reset_n relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led_0 relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led_1 relative to clock(s) sys_clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 14 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and clk_out3_harnessSysPLLNode overrides a set_max_delay -datapath_only (position 9). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_harnessSysPLLNode and clk_pll_i (see constraint position 14 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out3_harnessSysPLLNode and clk_pll_i (see constraint position 14 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_pll_i and clk_out1_harnessSysPLLNode (see constraint position 14 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_pll_i and clk_out3_harnessSysPLLNode (see constraint position 14 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc (Line: 356)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
mig/island/blackbox/u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


