// Seed: 3900740350
module module_0 #(
    parameter id_6 = 32'd72
) (
    input tri id_0
);
  uwire id_2;
  assign id_2 = $realtime;
  logic [1 : -1] id_3;
  assign id_2 = 1;
  wire [1 : 1] id_4;
  specify
    (id_5 => _id_6) = 1;
  endspecify
  initial @(-1'd0 or posedge id_4) assign id_2 = id_0;
  wire id_7;
  wire [-1 : 1 'b0] id_8;
  assign id_8 = id_4;
  wire [1 : id_6] id_9;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  tri0  id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (id_2);
endmodule
