Time resolution is 1 ps
$finish called at time : 80 ns : File "D:/project/FPGA/src/02.adder/02.adder.srcs/sim_1/new/tb_adder.v" Line 29
