
RS41Cam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008470  080001d0  080001d0  000101d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08008640  08008640  00018640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008758  08008758  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08008758  08008758  00018758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008760  08008760  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008760  08008760  00018760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008764  08008764  00018764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08008768  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000554  200000a0  08008808  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  08008808  000205f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fc07  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004938  00000000  00000000  0003fcd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  00044608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011d8  00000000  00000000  000459d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c4d  00000000  00000000  00046bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a250  00000000  00000000  0005d7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007572c  00000000  00000000  00077a4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed179  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053b8  00000000  00000000  000ed1cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a0 	.word	0x200000a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008628 	.word	0x08008628

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a4 	.word	0x200000a4
 800020c:	08008628 	.word	0x08008628

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	; 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	3a01      	subs	r2, #1
 8000b16:	bf28      	it	cs
 8000b18:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b1c:	d2ed      	bcs.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_fmul>:
 8000c78:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c80:	bf1e      	ittt	ne
 8000c82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c86:	ea92 0f0c 	teqne	r2, ip
 8000c8a:	ea93 0f0c 	teqne	r3, ip
 8000c8e:	d06f      	beq.n	8000d70 <__aeabi_fmul+0xf8>
 8000c90:	441a      	add	r2, r3
 8000c92:	ea80 0c01 	eor.w	ip, r0, r1
 8000c96:	0240      	lsls	r0, r0, #9
 8000c98:	bf18      	it	ne
 8000c9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c9e:	d01e      	beq.n	8000cde <__aeabi_fmul+0x66>
 8000ca0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ca4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ca8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cac:	fba0 3101 	umull	r3, r1, r0, r1
 8000cb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cb4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cb8:	bf3e      	ittt	cc
 8000cba:	0049      	lslcc	r1, r1, #1
 8000cbc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cc0:	005b      	lslcc	r3, r3, #1
 8000cc2:	ea40 0001 	orr.w	r0, r0, r1
 8000cc6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cca:	2afd      	cmp	r2, #253	; 0xfd
 8000ccc:	d81d      	bhi.n	8000d0a <__aeabi_fmul+0x92>
 8000cce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cd6:	bf08      	it	eq
 8000cd8:	f020 0001 	biceq.w	r0, r0, #1
 8000cdc:	4770      	bx	lr
 8000cde:	f090 0f00 	teq	r0, #0
 8000ce2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ce6:	bf08      	it	eq
 8000ce8:	0249      	lsleq	r1, r1, #9
 8000cea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cf2:	3a7f      	subs	r2, #127	; 0x7f
 8000cf4:	bfc2      	ittt	gt
 8000cf6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cfa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cfe:	4770      	bxgt	lr
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	3a01      	subs	r2, #1
 8000d0a:	dc5d      	bgt.n	8000dc8 <__aeabi_fmul+0x150>
 8000d0c:	f112 0f19 	cmn.w	r2, #25
 8000d10:	bfdc      	itt	le
 8000d12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d16:	4770      	bxle	lr
 8000d18:	f1c2 0200 	rsb	r2, r2, #0
 8000d1c:	0041      	lsls	r1, r0, #1
 8000d1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d22:	f1c2 0220 	rsb	r2, r2, #32
 8000d26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d2e:	f140 0000 	adc.w	r0, r0, #0
 8000d32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d36:	bf08      	it	eq
 8000d38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3c:	4770      	bx	lr
 8000d3e:	f092 0f00 	teq	r2, #0
 8000d42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d46:	bf02      	ittt	eq
 8000d48:	0040      	lsleq	r0, r0, #1
 8000d4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d4e:	3a01      	subeq	r2, #1
 8000d50:	d0f9      	beq.n	8000d46 <__aeabi_fmul+0xce>
 8000d52:	ea40 000c 	orr.w	r0, r0, ip
 8000d56:	f093 0f00 	teq	r3, #0
 8000d5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d5e:	bf02      	ittt	eq
 8000d60:	0049      	lsleq	r1, r1, #1
 8000d62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d66:	3b01      	subeq	r3, #1
 8000d68:	d0f9      	beq.n	8000d5e <__aeabi_fmul+0xe6>
 8000d6a:	ea41 010c 	orr.w	r1, r1, ip
 8000d6e:	e78f      	b.n	8000c90 <__aeabi_fmul+0x18>
 8000d70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d74:	ea92 0f0c 	teq	r2, ip
 8000d78:	bf18      	it	ne
 8000d7a:	ea93 0f0c 	teqne	r3, ip
 8000d7e:	d00a      	beq.n	8000d96 <__aeabi_fmul+0x11e>
 8000d80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d84:	bf18      	it	ne
 8000d86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	d1d8      	bne.n	8000d3e <__aeabi_fmul+0xc6>
 8000d8c:	ea80 0001 	eor.w	r0, r0, r1
 8000d90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	bf17      	itett	ne
 8000d9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000da0:	4608      	moveq	r0, r1
 8000da2:	f091 0f00 	teqne	r1, #0
 8000da6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000daa:	d014      	beq.n	8000dd6 <__aeabi_fmul+0x15e>
 8000dac:	ea92 0f0c 	teq	r2, ip
 8000db0:	d101      	bne.n	8000db6 <__aeabi_fmul+0x13e>
 8000db2:	0242      	lsls	r2, r0, #9
 8000db4:	d10f      	bne.n	8000dd6 <__aeabi_fmul+0x15e>
 8000db6:	ea93 0f0c 	teq	r3, ip
 8000dba:	d103      	bne.n	8000dc4 <__aeabi_fmul+0x14c>
 8000dbc:	024b      	lsls	r3, r1, #9
 8000dbe:	bf18      	it	ne
 8000dc0:	4608      	movne	r0, r1
 8000dc2:	d108      	bne.n	8000dd6 <__aeabi_fmul+0x15e>
 8000dc4:	ea80 0001 	eor.w	r0, r0, r1
 8000dc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bx	lr
 8000dd6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dda:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dde:	4770      	bx	lr

08000de0 <__aeabi_fdiv>:
 8000de0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000de4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de8:	bf1e      	ittt	ne
 8000dea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dee:	ea92 0f0c 	teqne	r2, ip
 8000df2:	ea93 0f0c 	teqne	r3, ip
 8000df6:	d069      	beq.n	8000ecc <__aeabi_fdiv+0xec>
 8000df8:	eba2 0203 	sub.w	r2, r2, r3
 8000dfc:	ea80 0c01 	eor.w	ip, r0, r1
 8000e00:	0249      	lsls	r1, r1, #9
 8000e02:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e06:	d037      	beq.n	8000e78 <__aeabi_fdiv+0x98>
 8000e08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e0c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e10:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	bf38      	it	cc
 8000e1c:	005b      	lslcc	r3, r3, #1
 8000e1e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e22:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e26:	428b      	cmp	r3, r1
 8000e28:	bf24      	itt	cs
 8000e2a:	1a5b      	subcs	r3, r3, r1
 8000e2c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e30:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e34:	bf24      	itt	cs
 8000e36:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e3a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e3e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e42:	bf24      	itt	cs
 8000e44:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e4c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e50:	bf24      	itt	cs
 8000e52:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e56:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e5a:	011b      	lsls	r3, r3, #4
 8000e5c:	bf18      	it	ne
 8000e5e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e62:	d1e0      	bne.n	8000e26 <__aeabi_fdiv+0x46>
 8000e64:	2afd      	cmp	r2, #253	; 0xfd
 8000e66:	f63f af50 	bhi.w	8000d0a <__aeabi_fmul+0x92>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e70:	bf08      	it	eq
 8000e72:	f020 0001 	biceq.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e7c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e80:	327f      	adds	r2, #127	; 0x7f
 8000e82:	bfc2      	ittt	gt
 8000e84:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e88:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e8c:	4770      	bxgt	lr
 8000e8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e92:	f04f 0300 	mov.w	r3, #0
 8000e96:	3a01      	subs	r2, #1
 8000e98:	e737      	b.n	8000d0a <__aeabi_fmul+0x92>
 8000e9a:	f092 0f00 	teq	r2, #0
 8000e9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0040      	lsleq	r0, r0, #1
 8000ea6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eaa:	3a01      	subeq	r2, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fdiv+0xc2>
 8000eae:	ea40 000c 	orr.w	r0, r0, ip
 8000eb2:	f093 0f00 	teq	r3, #0
 8000eb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eba:	bf02      	ittt	eq
 8000ebc:	0049      	lsleq	r1, r1, #1
 8000ebe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec2:	3b01      	subeq	r3, #1
 8000ec4:	d0f9      	beq.n	8000eba <__aeabi_fdiv+0xda>
 8000ec6:	ea41 010c 	orr.w	r1, r1, ip
 8000eca:	e795      	b.n	8000df8 <__aeabi_fdiv+0x18>
 8000ecc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed0:	ea92 0f0c 	teq	r2, ip
 8000ed4:	d108      	bne.n	8000ee8 <__aeabi_fdiv+0x108>
 8000ed6:	0242      	lsls	r2, r0, #9
 8000ed8:	f47f af7d 	bne.w	8000dd6 <__aeabi_fmul+0x15e>
 8000edc:	ea93 0f0c 	teq	r3, ip
 8000ee0:	f47f af70 	bne.w	8000dc4 <__aeabi_fmul+0x14c>
 8000ee4:	4608      	mov	r0, r1
 8000ee6:	e776      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000ee8:	ea93 0f0c 	teq	r3, ip
 8000eec:	d104      	bne.n	8000ef8 <__aeabi_fdiv+0x118>
 8000eee:	024b      	lsls	r3, r1, #9
 8000ef0:	f43f af4c 	beq.w	8000d8c <__aeabi_fmul+0x114>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e76e      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000ef8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000efc:	bf18      	it	ne
 8000efe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	d1ca      	bne.n	8000e9a <__aeabi_fdiv+0xba>
 8000f04:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f08:	f47f af5c 	bne.w	8000dc4 <__aeabi_fmul+0x14c>
 8000f0c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f10:	f47f af3c 	bne.w	8000d8c <__aeabi_fmul+0x114>
 8000f14:	e75f      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000f16:	bf00      	nop

08000f18 <__gesf2>:
 8000f18:	f04f 3cff 	mov.w	ip, #4294967295
 8000f1c:	e006      	b.n	8000f2c <__cmpsf2+0x4>
 8000f1e:	bf00      	nop

08000f20 <__lesf2>:
 8000f20:	f04f 0c01 	mov.w	ip, #1
 8000f24:	e002      	b.n	8000f2c <__cmpsf2+0x4>
 8000f26:	bf00      	nop

08000f28 <__cmpsf2>:
 8000f28:	f04f 0c01 	mov.w	ip, #1
 8000f2c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f3c:	bf18      	it	ne
 8000f3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f42:	d011      	beq.n	8000f68 <__cmpsf2+0x40>
 8000f44:	b001      	add	sp, #4
 8000f46:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f4a:	bf18      	it	ne
 8000f4c:	ea90 0f01 	teqne	r0, r1
 8000f50:	bf58      	it	pl
 8000f52:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f56:	bf88      	it	hi
 8000f58:	17c8      	asrhi	r0, r1, #31
 8000f5a:	bf38      	it	cc
 8000f5c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f60:	bf18      	it	ne
 8000f62:	f040 0001 	orrne.w	r0, r0, #1
 8000f66:	4770      	bx	lr
 8000f68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f6c:	d102      	bne.n	8000f74 <__cmpsf2+0x4c>
 8000f6e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f72:	d105      	bne.n	8000f80 <__cmpsf2+0x58>
 8000f74:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f78:	d1e4      	bne.n	8000f44 <__cmpsf2+0x1c>
 8000f7a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f7e:	d0e1      	beq.n	8000f44 <__cmpsf2+0x1c>
 8000f80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <__aeabi_cfrcmple>:
 8000f88:	4684      	mov	ip, r0
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	4661      	mov	r1, ip
 8000f8e:	e7ff      	b.n	8000f90 <__aeabi_cfcmpeq>

08000f90 <__aeabi_cfcmpeq>:
 8000f90:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f92:	f7ff ffc9 	bl	8000f28 <__cmpsf2>
 8000f96:	2800      	cmp	r0, #0
 8000f98:	bf48      	it	mi
 8000f9a:	f110 0f00 	cmnmi.w	r0, #0
 8000f9e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fa0 <__aeabi_fcmpeq>:
 8000fa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa4:	f7ff fff4 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fa8:	bf0c      	ite	eq
 8000faa:	2001      	moveq	r0, #1
 8000fac:	2000      	movne	r0, #0
 8000fae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_fcmplt>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff ffea 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fbc:	bf34      	ite	cc
 8000fbe:	2001      	movcc	r0, #1
 8000fc0:	2000      	movcs	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_fcmple>:
 8000fc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fcc:	f7ff ffe0 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fd0:	bf94      	ite	ls
 8000fd2:	2001      	movls	r0, #1
 8000fd4:	2000      	movhi	r0, #0
 8000fd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fda:	bf00      	nop

08000fdc <__aeabi_fcmpge>:
 8000fdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe0:	f7ff ffd2 	bl	8000f88 <__aeabi_cfrcmple>
 8000fe4:	bf94      	ite	ls
 8000fe6:	2001      	movls	r0, #1
 8000fe8:	2000      	movhi	r0, #0
 8000fea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fee:	bf00      	nop

08000ff0 <__aeabi_fcmpgt>:
 8000ff0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff4:	f7ff ffc8 	bl	8000f88 <__aeabi_cfrcmple>
 8000ff8:	bf34      	ite	cc
 8000ffa:	2001      	movcc	r0, #1
 8000ffc:	2000      	movcs	r0, #0
 8000ffe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001002:	bf00      	nop

08001004 <__aeabi_f2uiz>:
 8001004:	0042      	lsls	r2, r0, #1
 8001006:	d20e      	bcs.n	8001026 <__aeabi_f2uiz+0x22>
 8001008:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800100c:	d30b      	bcc.n	8001026 <__aeabi_f2uiz+0x22>
 800100e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001012:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001016:	d409      	bmi.n	800102c <__aeabi_f2uiz+0x28>
 8001018:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800101c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001020:	fa23 f002 	lsr.w	r0, r3, r2
 8001024:	4770      	bx	lr
 8001026:	f04f 0000 	mov.w	r0, #0
 800102a:	4770      	bx	lr
 800102c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001030:	d101      	bne.n	8001036 <__aeabi_f2uiz+0x32>
 8001032:	0242      	lsls	r2, r0, #9
 8001034:	d102      	bne.n	800103c <__aeabi_f2uiz+0x38>
 8001036:	f04f 30ff 	mov.w	r0, #4294967295
 800103a:	4770      	bx	lr
 800103c:	f04f 0000 	mov.w	r0, #0
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_ldivmod>:
 8001044:	b97b      	cbnz	r3, 8001066 <__aeabi_ldivmod+0x22>
 8001046:	b972      	cbnz	r2, 8001066 <__aeabi_ldivmod+0x22>
 8001048:	2900      	cmp	r1, #0
 800104a:	bfbe      	ittt	lt
 800104c:	2000      	movlt	r0, #0
 800104e:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8001052:	e006      	blt.n	8001062 <__aeabi_ldivmod+0x1e>
 8001054:	bf08      	it	eq
 8001056:	2800      	cmpeq	r0, #0
 8001058:	bf1c      	itt	ne
 800105a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800105e:	f04f 30ff 	movne.w	r0, #4294967295
 8001062:	f000 b9a1 	b.w	80013a8 <__aeabi_idiv0>
 8001066:	f1ad 0c08 	sub.w	ip, sp, #8
 800106a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800106e:	2900      	cmp	r1, #0
 8001070:	db09      	blt.n	8001086 <__aeabi_ldivmod+0x42>
 8001072:	2b00      	cmp	r3, #0
 8001074:	db1a      	blt.n	80010ac <__aeabi_ldivmod+0x68>
 8001076:	f000 f835 	bl	80010e4 <__udivmoddi4>
 800107a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800107e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001082:	b004      	add	sp, #16
 8001084:	4770      	bx	lr
 8001086:	4240      	negs	r0, r0
 8001088:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800108c:	2b00      	cmp	r3, #0
 800108e:	db1b      	blt.n	80010c8 <__aeabi_ldivmod+0x84>
 8001090:	f000 f828 	bl	80010e4 <__udivmoddi4>
 8001094:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001098:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800109c:	b004      	add	sp, #16
 800109e:	4240      	negs	r0, r0
 80010a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a4:	4252      	negs	r2, r2
 80010a6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010aa:	4770      	bx	lr
 80010ac:	4252      	negs	r2, r2
 80010ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010b2:	f000 f817 	bl	80010e4 <__udivmoddi4>
 80010b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010be:	b004      	add	sp, #16
 80010c0:	4240      	negs	r0, r0
 80010c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010c6:	4770      	bx	lr
 80010c8:	4252      	negs	r2, r2
 80010ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ce:	f000 f809 	bl	80010e4 <__udivmoddi4>
 80010d2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010da:	b004      	add	sp, #16
 80010dc:	4252      	negs	r2, r2
 80010de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010e2:	4770      	bx	lr

080010e4 <__udivmoddi4>:
 80010e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010e8:	9e08      	ldr	r6, [sp, #32]
 80010ea:	460d      	mov	r5, r1
 80010ec:	4604      	mov	r4, r0
 80010ee:	468e      	mov	lr, r1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f040 8083 	bne.w	80011fc <__udivmoddi4+0x118>
 80010f6:	428a      	cmp	r2, r1
 80010f8:	4617      	mov	r7, r2
 80010fa:	d947      	bls.n	800118c <__udivmoddi4+0xa8>
 80010fc:	fab2 f382 	clz	r3, r2
 8001100:	b14b      	cbz	r3, 8001116 <__udivmoddi4+0x32>
 8001102:	f1c3 0120 	rsb	r1, r3, #32
 8001106:	fa05 fe03 	lsl.w	lr, r5, r3
 800110a:	fa20 f101 	lsr.w	r1, r0, r1
 800110e:	409f      	lsls	r7, r3
 8001110:	ea41 0e0e 	orr.w	lr, r1, lr
 8001114:	409c      	lsls	r4, r3
 8001116:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800111a:	fbbe fcf8 	udiv	ip, lr, r8
 800111e:	fa1f f987 	uxth.w	r9, r7
 8001122:	fb08 e21c 	mls	r2, r8, ip, lr
 8001126:	fb0c f009 	mul.w	r0, ip, r9
 800112a:	0c21      	lsrs	r1, r4, #16
 800112c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001130:	4290      	cmp	r0, r2
 8001132:	d90a      	bls.n	800114a <__udivmoddi4+0x66>
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	f10c 31ff 	add.w	r1, ip, #4294967295
 800113a:	f080 8118 	bcs.w	800136e <__udivmoddi4+0x28a>
 800113e:	4290      	cmp	r0, r2
 8001140:	f240 8115 	bls.w	800136e <__udivmoddi4+0x28a>
 8001144:	f1ac 0c02 	sub.w	ip, ip, #2
 8001148:	443a      	add	r2, r7
 800114a:	1a12      	subs	r2, r2, r0
 800114c:	fbb2 f0f8 	udiv	r0, r2, r8
 8001150:	fb08 2210 	mls	r2, r8, r0, r2
 8001154:	fb00 f109 	mul.w	r1, r0, r9
 8001158:	b2a4      	uxth	r4, r4
 800115a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800115e:	42a1      	cmp	r1, r4
 8001160:	d909      	bls.n	8001176 <__udivmoddi4+0x92>
 8001162:	193c      	adds	r4, r7, r4
 8001164:	f100 32ff 	add.w	r2, r0, #4294967295
 8001168:	f080 8103 	bcs.w	8001372 <__udivmoddi4+0x28e>
 800116c:	42a1      	cmp	r1, r4
 800116e:	f240 8100 	bls.w	8001372 <__udivmoddi4+0x28e>
 8001172:	3802      	subs	r0, #2
 8001174:	443c      	add	r4, r7
 8001176:	1a64      	subs	r4, r4, r1
 8001178:	2100      	movs	r1, #0
 800117a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800117e:	b11e      	cbz	r6, 8001188 <__udivmoddi4+0xa4>
 8001180:	2200      	movs	r2, #0
 8001182:	40dc      	lsrs	r4, r3
 8001184:	e9c6 4200 	strd	r4, r2, [r6]
 8001188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800118c:	b902      	cbnz	r2, 8001190 <__udivmoddi4+0xac>
 800118e:	deff      	udf	#255	; 0xff
 8001190:	fab2 f382 	clz	r3, r2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d14f      	bne.n	8001238 <__udivmoddi4+0x154>
 8001198:	1a8d      	subs	r5, r1, r2
 800119a:	2101      	movs	r1, #1
 800119c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80011a0:	fa1f f882 	uxth.w	r8, r2
 80011a4:	fbb5 fcfe 	udiv	ip, r5, lr
 80011a8:	fb0e 551c 	mls	r5, lr, ip, r5
 80011ac:	fb08 f00c 	mul.w	r0, r8, ip
 80011b0:	0c22      	lsrs	r2, r4, #16
 80011b2:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80011b6:	42a8      	cmp	r0, r5
 80011b8:	d907      	bls.n	80011ca <__udivmoddi4+0xe6>
 80011ba:	197d      	adds	r5, r7, r5
 80011bc:	f10c 32ff 	add.w	r2, ip, #4294967295
 80011c0:	d202      	bcs.n	80011c8 <__udivmoddi4+0xe4>
 80011c2:	42a8      	cmp	r0, r5
 80011c4:	f200 80e9 	bhi.w	800139a <__udivmoddi4+0x2b6>
 80011c8:	4694      	mov	ip, r2
 80011ca:	1a2d      	subs	r5, r5, r0
 80011cc:	fbb5 f0fe 	udiv	r0, r5, lr
 80011d0:	fb0e 5510 	mls	r5, lr, r0, r5
 80011d4:	fb08 f800 	mul.w	r8, r8, r0
 80011d8:	b2a4      	uxth	r4, r4
 80011da:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80011de:	45a0      	cmp	r8, r4
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x10e>
 80011e2:	193c      	adds	r4, r7, r4
 80011e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80011e8:	d202      	bcs.n	80011f0 <__udivmoddi4+0x10c>
 80011ea:	45a0      	cmp	r8, r4
 80011ec:	f200 80d9 	bhi.w	80013a2 <__udivmoddi4+0x2be>
 80011f0:	4610      	mov	r0, r2
 80011f2:	eba4 0408 	sub.w	r4, r4, r8
 80011f6:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80011fa:	e7c0      	b.n	800117e <__udivmoddi4+0x9a>
 80011fc:	428b      	cmp	r3, r1
 80011fe:	d908      	bls.n	8001212 <__udivmoddi4+0x12e>
 8001200:	2e00      	cmp	r6, #0
 8001202:	f000 80b1 	beq.w	8001368 <__udivmoddi4+0x284>
 8001206:	2100      	movs	r1, #0
 8001208:	e9c6 0500 	strd	r0, r5, [r6]
 800120c:	4608      	mov	r0, r1
 800120e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001212:	fab3 f183 	clz	r1, r3
 8001216:	2900      	cmp	r1, #0
 8001218:	d14b      	bne.n	80012b2 <__udivmoddi4+0x1ce>
 800121a:	42ab      	cmp	r3, r5
 800121c:	d302      	bcc.n	8001224 <__udivmoddi4+0x140>
 800121e:	4282      	cmp	r2, r0
 8001220:	f200 80b9 	bhi.w	8001396 <__udivmoddi4+0x2b2>
 8001224:	1a84      	subs	r4, r0, r2
 8001226:	eb65 0303 	sbc.w	r3, r5, r3
 800122a:	2001      	movs	r0, #1
 800122c:	469e      	mov	lr, r3
 800122e:	2e00      	cmp	r6, #0
 8001230:	d0aa      	beq.n	8001188 <__udivmoddi4+0xa4>
 8001232:	e9c6 4e00 	strd	r4, lr, [r6]
 8001236:	e7a7      	b.n	8001188 <__udivmoddi4+0xa4>
 8001238:	409f      	lsls	r7, r3
 800123a:	f1c3 0220 	rsb	r2, r3, #32
 800123e:	40d1      	lsrs	r1, r2
 8001240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001244:	fbb1 f0fe 	udiv	r0, r1, lr
 8001248:	fa1f f887 	uxth.w	r8, r7
 800124c:	fb0e 1110 	mls	r1, lr, r0, r1
 8001250:	fa24 f202 	lsr.w	r2, r4, r2
 8001254:	409d      	lsls	r5, r3
 8001256:	fb00 fc08 	mul.w	ip, r0, r8
 800125a:	432a      	orrs	r2, r5
 800125c:	0c15      	lsrs	r5, r2, #16
 800125e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001262:	45ac      	cmp	ip, r5
 8001264:	fa04 f403 	lsl.w	r4, r4, r3
 8001268:	d909      	bls.n	800127e <__udivmoddi4+0x19a>
 800126a:	197d      	adds	r5, r7, r5
 800126c:	f100 31ff 	add.w	r1, r0, #4294967295
 8001270:	f080 808f 	bcs.w	8001392 <__udivmoddi4+0x2ae>
 8001274:	45ac      	cmp	ip, r5
 8001276:	f240 808c 	bls.w	8001392 <__udivmoddi4+0x2ae>
 800127a:	3802      	subs	r0, #2
 800127c:	443d      	add	r5, r7
 800127e:	eba5 050c 	sub.w	r5, r5, ip
 8001282:	fbb5 f1fe 	udiv	r1, r5, lr
 8001286:	fb0e 5c11 	mls	ip, lr, r1, r5
 800128a:	fb01 f908 	mul.w	r9, r1, r8
 800128e:	b295      	uxth	r5, r2
 8001290:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001294:	45a9      	cmp	r9, r5
 8001296:	d907      	bls.n	80012a8 <__udivmoddi4+0x1c4>
 8001298:	197d      	adds	r5, r7, r5
 800129a:	f101 32ff 	add.w	r2, r1, #4294967295
 800129e:	d274      	bcs.n	800138a <__udivmoddi4+0x2a6>
 80012a0:	45a9      	cmp	r9, r5
 80012a2:	d972      	bls.n	800138a <__udivmoddi4+0x2a6>
 80012a4:	3902      	subs	r1, #2
 80012a6:	443d      	add	r5, r7
 80012a8:	eba5 0509 	sub.w	r5, r5, r9
 80012ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80012b0:	e778      	b.n	80011a4 <__udivmoddi4+0xc0>
 80012b2:	f1c1 0720 	rsb	r7, r1, #32
 80012b6:	408b      	lsls	r3, r1
 80012b8:	fa22 fc07 	lsr.w	ip, r2, r7
 80012bc:	ea4c 0c03 	orr.w	ip, ip, r3
 80012c0:	fa25 f407 	lsr.w	r4, r5, r7
 80012c4:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80012c8:	fbb4 f9fe 	udiv	r9, r4, lr
 80012cc:	fa1f f88c 	uxth.w	r8, ip
 80012d0:	fb0e 4419 	mls	r4, lr, r9, r4
 80012d4:	fa20 f307 	lsr.w	r3, r0, r7
 80012d8:	fb09 fa08 	mul.w	sl, r9, r8
 80012dc:	408d      	lsls	r5, r1
 80012de:	431d      	orrs	r5, r3
 80012e0:	0c2b      	lsrs	r3, r5, #16
 80012e2:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80012e6:	45a2      	cmp	sl, r4
 80012e8:	fa02 f201 	lsl.w	r2, r2, r1
 80012ec:	fa00 f301 	lsl.w	r3, r0, r1
 80012f0:	d909      	bls.n	8001306 <__udivmoddi4+0x222>
 80012f2:	eb1c 0404 	adds.w	r4, ip, r4
 80012f6:	f109 30ff 	add.w	r0, r9, #4294967295
 80012fa:	d248      	bcs.n	800138e <__udivmoddi4+0x2aa>
 80012fc:	45a2      	cmp	sl, r4
 80012fe:	d946      	bls.n	800138e <__udivmoddi4+0x2aa>
 8001300:	f1a9 0902 	sub.w	r9, r9, #2
 8001304:	4464      	add	r4, ip
 8001306:	eba4 040a 	sub.w	r4, r4, sl
 800130a:	fbb4 f0fe 	udiv	r0, r4, lr
 800130e:	fb0e 4410 	mls	r4, lr, r0, r4
 8001312:	fb00 fa08 	mul.w	sl, r0, r8
 8001316:	b2ad      	uxth	r5, r5
 8001318:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800131c:	45a2      	cmp	sl, r4
 800131e:	d908      	bls.n	8001332 <__udivmoddi4+0x24e>
 8001320:	eb1c 0404 	adds.w	r4, ip, r4
 8001324:	f100 35ff 	add.w	r5, r0, #4294967295
 8001328:	d22d      	bcs.n	8001386 <__udivmoddi4+0x2a2>
 800132a:	45a2      	cmp	sl, r4
 800132c:	d92b      	bls.n	8001386 <__udivmoddi4+0x2a2>
 800132e:	3802      	subs	r0, #2
 8001330:	4464      	add	r4, ip
 8001332:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001336:	fba0 8902 	umull	r8, r9, r0, r2
 800133a:	eba4 040a 	sub.w	r4, r4, sl
 800133e:	454c      	cmp	r4, r9
 8001340:	46c6      	mov	lr, r8
 8001342:	464d      	mov	r5, r9
 8001344:	d319      	bcc.n	800137a <__udivmoddi4+0x296>
 8001346:	d016      	beq.n	8001376 <__udivmoddi4+0x292>
 8001348:	b15e      	cbz	r6, 8001362 <__udivmoddi4+0x27e>
 800134a:	ebb3 020e 	subs.w	r2, r3, lr
 800134e:	eb64 0405 	sbc.w	r4, r4, r5
 8001352:	fa04 f707 	lsl.w	r7, r4, r7
 8001356:	fa22 f301 	lsr.w	r3, r2, r1
 800135a:	431f      	orrs	r7, r3
 800135c:	40cc      	lsrs	r4, r1
 800135e:	e9c6 7400 	strd	r7, r4, [r6]
 8001362:	2100      	movs	r1, #0
 8001364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001368:	4631      	mov	r1, r6
 800136a:	4630      	mov	r0, r6
 800136c:	e70c      	b.n	8001188 <__udivmoddi4+0xa4>
 800136e:	468c      	mov	ip, r1
 8001370:	e6eb      	b.n	800114a <__udivmoddi4+0x66>
 8001372:	4610      	mov	r0, r2
 8001374:	e6ff      	b.n	8001176 <__udivmoddi4+0x92>
 8001376:	4543      	cmp	r3, r8
 8001378:	d2e6      	bcs.n	8001348 <__udivmoddi4+0x264>
 800137a:	ebb8 0e02 	subs.w	lr, r8, r2
 800137e:	eb69 050c 	sbc.w	r5, r9, ip
 8001382:	3801      	subs	r0, #1
 8001384:	e7e0      	b.n	8001348 <__udivmoddi4+0x264>
 8001386:	4628      	mov	r0, r5
 8001388:	e7d3      	b.n	8001332 <__udivmoddi4+0x24e>
 800138a:	4611      	mov	r1, r2
 800138c:	e78c      	b.n	80012a8 <__udivmoddi4+0x1c4>
 800138e:	4681      	mov	r9, r0
 8001390:	e7b9      	b.n	8001306 <__udivmoddi4+0x222>
 8001392:	4608      	mov	r0, r1
 8001394:	e773      	b.n	800127e <__udivmoddi4+0x19a>
 8001396:	4608      	mov	r0, r1
 8001398:	e749      	b.n	800122e <__udivmoddi4+0x14a>
 800139a:	f1ac 0c02 	sub.w	ip, ip, #2
 800139e:	443d      	add	r5, r7
 80013a0:	e713      	b.n	80011ca <__udivmoddi4+0xe6>
 80013a2:	3802      	subs	r0, #2
 80013a4:	443c      	add	r4, r7
 80013a6:	e724      	b.n	80011f2 <__udivmoddi4+0x10e>

080013a8 <__aeabi_idiv0>:
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	0000      	movs	r0, r0
	...

080013b0 <processBattery>:
#include "radio.h"
#include "batt.h"
#include "config.h"

int processBattery(struct rscode_driver *rsDriver,ADC_HandleTypeDef* hadc)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b09b      	sub	sp, #108	; 0x6c
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 80013ba:	2301      	movs	r3, #1
 80013bc:	667b      	str	r3, [r7, #100]	; 0x64
	uint16_t len = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

	struct HABPacketBattInfoDataType HABPacketBattInfoData;

	//2032 = 3v
	//1785 = 2.7
	memset(&HABPacketBattInfoData, '\0', sizeof(HABPacketBattInfoData));
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2210      	movs	r2, #16
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f007 f8c9 	bl	8008564 <memset>

	HAL_ADC_Start(hadc);
 80013d2:	6838      	ldr	r0, [r7, #0]
 80013d4:	f004 f912 	bl	80055fc <HAL_ADC_Start>
	HAL_Status = HAL_ADC_PollForConversion(hadc,100);
 80013d8:	2164      	movs	r1, #100	; 0x64
 80013da:	6838      	ldr	r0, [r7, #0]
 80013dc:	f004 f9ae 	bl	800573c <HAL_ADC_PollForConversion>
 80013e0:	4603      	mov	r3, r0
 80013e2:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
	if(HAL_Status == HAL_OK)
 80013e6:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d14f      	bne.n	800148e <processBattery+0xde>
	{
	  adcVal = HAL_ADC_GetValue(hadc);
 80013ee:	6838      	ldr	r0, [r7, #0]
 80013f0:	f004 faaa 	bl	8005948 <HAL_ADC_GetValue>
 80013f4:	65f8      	str	r0, [r7, #92]	; 0x5c
	  HAL_ADC_Stop(hadc);
 80013f6:	6838      	ldr	r0, [r7, #0]
 80013f8:	f004 f974 	bl	80056e4 <HAL_ADC_Stop>
	  adcValFloat = (float)adcVal / 4095 * 2 * 3.3 * 1.1;
 80013fc:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80013fe:	f7ff fbe3 	bl	8000bc8 <__aeabi_ui2f>
 8001402:	4603      	mov	r3, r0
 8001404:	4940      	ldr	r1, [pc, #256]	; (8001508 <processBattery+0x158>)
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fcea 	bl	8000de0 <__aeabi_fdiv>
 800140c:	4603      	mov	r3, r0
 800140e:	4619      	mov	r1, r3
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fb29 	bl	8000a68 <__addsf3>
 8001416:	4603      	mov	r3, r0
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f865 	bl	80004e8 <__aeabi_f2d>
 800141e:	a336      	add	r3, pc, #216	; (adr r3, 80014f8 <processBattery+0x148>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f8b8 	bl	8000598 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	a333      	add	r3, pc, #204	; (adr r3, 8001500 <processBattery+0x150>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff f8af 	bl	8000598 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fabb 	bl	80009bc <__aeabi_d2f>
 8001446:	4603      	mov	r3, r0
 8001448:	65bb      	str	r3, [r7, #88]	; 0x58
	  adcValFloat = adcValFloat - ADC_BAT_CAL;
 800144a:	4930      	ldr	r1, [pc, #192]	; (800150c <processBattery+0x15c>)
 800144c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800144e:	f7ff fb09 	bl	8000a64 <__aeabi_fsub>
 8001452:	4603      	mov	r3, r0
 8001454:	65bb      	str	r3, [r7, #88]	; 0x58
	  HABPacketBattInfoData.battInfoData = round(adcValFloat*10)/10;
 8001456:	492e      	ldr	r1, [pc, #184]	; (8001510 <processBattery+0x160>)
 8001458:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800145a:	f7ff fc0d 	bl	8000c78 <__aeabi_fmul>
 800145e:	4603      	mov	r3, r0
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff f841 	bl	80004e8 <__aeabi_f2d>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	4610      	mov	r0, r2
 800146c:	4619      	mov	r1, r3
 800146e:	f007 f893 	bl	8008598 <round>
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <processBattery+0x164>)
 8001478:	f7ff f9b8 	bl	80007ec <__aeabi_ddiv>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4610      	mov	r0, r2
 8001482:	4619      	mov	r1, r3
 8001484:	f7ff fa9a 	bl	80009bc <__aeabi_d2f>
 8001488:	4603      	mov	r3, r0
 800148a:	f8c7 300a 	str.w	r3, [r7, #10]
	  //HABPacketBattInfoData.battInfoData = round(adcValTemp * 10000.0)/10000.0;
	}

	HABPacketBattInfoData.packetType  = BATT_INFO;
 800148e:	2366      	movs	r3, #102	; 0x66
 8001490:	813b      	strh	r3, [r7, #8]
	len = sizeof(HABPacketBattInfoData)-sizeof(HABPacketBattInfoData.crc16)-NPAR;
 8001492:	2306      	movs	r3, #6
 8001494:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	HABPacketBattInfoData.crc16 = crc_16((unsigned char *)&HABPacketBattInfoData,len);
 8001498:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800149c:	f107 0308 	add.w	r3, r7, #8
 80014a0:	4611      	mov	r1, r2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f001 fdbe 	bl	8003024 <crc_16>
 80014a8:	4603      	mov	r3, r0
 80014aa:	81fb      	strh	r3, [r7, #14]
	rscode_encode(rsDriver, (unsigned char *)&HABPacketBattInfoData, sizeof(HABPacketBattInfoData)-NPAR, (unsigned char *)&HABPacketBattInfoData);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	f107 0108 	add.w	r1, r7, #8
 80014b4:	2208      	movs	r2, #8
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f002 f864 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketBattInfoData,sizeof(HABPacketBattInfoData));
 80014bc:	f107 0418 	add.w	r4, r7, #24
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketBattInfoData));;
 80014ca:	f107 0318 	add.w	r3, r7, #24
 80014ce:	2110      	movs	r1, #16
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 fa3f 	bl	8004954 <radioTxData>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
	if(HAL_Status != HAL_OK)
 80014dc:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <processBattery+0x138>
	{
	status = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	667b      	str	r3, [r7, #100]	; 0x64
	}

	  return status;
 80014e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	376c      	adds	r7, #108	; 0x6c
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd90      	pop	{r4, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	f3af 8000 	nop.w
 80014f8:	66666666 	.word	0x66666666
 80014fc:	400a6666 	.word	0x400a6666
 8001500:	9999999a 	.word	0x9999999a
 8001504:	3ff19999 	.word	0x3ff19999
 8001508:	457ff000 	.word	0x457ff000
 800150c:	3ef5c28f 	.word	0x3ef5c28f
 8001510:	41200000 	.word	0x41200000
 8001514:	40240000 	.word	0x40240000

08001518 <copy_poly>:
  int i;
  for (i = 0; i < MAXDEG; i++) dst[i] ^= src[i];
}

void copy_poly (__attribute__((unused)) struct rscode_driver * driver, int dst[], int src[]) 
{
 8001518:	b480      	push	{r7}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  int i;
  for (i = 0; i < MAXDEG; i++) dst[i] = src[i];
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e00c      	b.n	8001544 <copy_poly+0x2c>
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	441a      	add	r2, r3
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	68b9      	ldr	r1, [r7, #8]
 8001538:	440b      	add	r3, r1
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	2b0f      	cmp	r3, #15
 8001548:	ddef      	ble.n	800152a <copy_poly+0x12>
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	bc80      	pop	{r7}
 8001554:	4770      	bx	lr

08001556 <zero_poly>:
  for (i = 0; i < MAXDEG; i++) poly[i] = gmult(driver, k, poly[i]);
}


void zero_poly (__attribute__((unused)) struct rscode_driver * driver, int poly[]) 
{
 8001556:	b480      	push	{r7}
 8001558:	b085      	sub	sp, #20
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	6039      	str	r1, [r7, #0]
  int i;
  for (i = 0; i < MAXDEG; i++) poly[i] = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	e008      	b.n	8001578 <zero_poly+0x22>
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	3301      	adds	r3, #1
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2b0f      	cmp	r3, #15
 800157c:	ddf3      	ble.n	8001566 <zero_poly+0x10>
}
 800157e:	bf00      	nop
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <mult_polys>:
}

/* polynomial multiplication */
void
mult_polys (struct rscode_driver * driver, int dst[], int p1[], int p2[])
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b0a6      	sub	sp, #152	; 0x98
 800158e:	af00      	add	r7, sp, #0
 8001590:	60f8      	str	r0, [r7, #12]
 8001592:	60b9      	str	r1, [r7, #8]
 8001594:	607a      	str	r2, [r7, #4]
 8001596:	603b      	str	r3, [r7, #0]
  int i, j;
  int tmp1[MAXDEG*2];
  
  for (i=0; i < (MAXDEG*2); i++) dst[i] = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800159e:	e00b      	b.n	80015b8 <mult_polys+0x2e>
 80015a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	4413      	add	r3, r2
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015b2:	3301      	adds	r3, #1
 80015b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015bc:	2b1f      	cmp	r3, #31
 80015be:	ddef      	ble.n	80015a0 <mult_polys+0x16>
  
  for (i = 0; i < MAXDEG; i++) {
 80015c0:	2300      	movs	r3, #0
 80015c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015c6:	e09c      	b.n	8001702 <mult_polys+0x178>
    for(j=MAXDEG; j<(MAXDEG*2); j++) tmp1[j]=0;
 80015c8:	2310      	movs	r3, #16
 80015ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ce:	e00d      	b.n	80015ec <mult_polys+0x62>
 80015d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80015da:	4413      	add	r3, r2
 80015dc:	2200      	movs	r2, #0
 80015de:	f843 2c88 	str.w	r2, [r3, #-136]
 80015e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015e6:	3301      	adds	r3, #1
 80015e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015f0:	2b1f      	cmp	r3, #31
 80015f2:	dded      	ble.n	80015d0 <mult_polys+0x46>
    
    /* scale tmp1 by p1[i] */
    for(j=0; j<MAXDEG; j++) tmp1[j]=gmult(driver, p2[j], p1[i]);
 80015f4:	2300      	movs	r3, #0
 80015f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015fa:	e01d      	b.n	8001638 <mult_polys+0xae>
 80015fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	4413      	add	r3, r2
 8001606:	6819      	ldr	r1, [r3, #0]
 8001608:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	461a      	mov	r2, r3
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f002 f860 	bl	80036dc <gmult>
 800161c:	4602      	mov	r2, r0
 800161e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8001628:	440b      	add	r3, r1
 800162a:	f843 2c88 	str.w	r2, [r3, #-136]
 800162e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001632:	3301      	adds	r3, #1
 8001634:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001638:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800163c:	2b0f      	cmp	r3, #15
 800163e:	dddd      	ble.n	80015fc <mult_polys+0x72>
    /* and mult (shift) tmp1 right by i */
    for (j = (MAXDEG*2)-1; j >= i; j--) tmp1[j] = tmp1[j-i];
 8001640:	231f      	movs	r3, #31
 8001642:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001646:	e017      	b.n	8001678 <mult_polys+0xee>
 8001648:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800164c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001658:	4413      	add	r3, r2
 800165a:	f853 2c88 	ldr.w	r2, [r3, #-136]
 800165e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8001668:	440b      	add	r3, r1
 800166a:	f843 2c88 	str.w	r2, [r3, #-136]
 800166e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001672:	3b01      	subs	r3, #1
 8001674:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001678:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800167c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001680:	429a      	cmp	r2, r3
 8001682:	dae1      	bge.n	8001648 <mult_polys+0xbe>
    for (j = 0; j < i; j++) tmp1[j] = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800168a:	e00d      	b.n	80016a8 <mult_polys+0x11e>
 800168c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8001696:	4413      	add	r3, r2
 8001698:	2200      	movs	r2, #0
 800169a:	f843 2c88 	str.w	r2, [r3, #-136]
 800169e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016a2:	3301      	adds	r3, #1
 80016a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80016a8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80016ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80016b0:	429a      	cmp	r2, r3
 80016b2:	dbeb      	blt.n	800168c <mult_polys+0x102>
    
    /* add into partial product */
    for(j=0; j < (MAXDEG*2); j++) dst[j] ^= tmp1[j];
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80016ba:	e019      	b.n	80016f0 <mult_polys+0x166>
 80016bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	4413      	add	r3, r2
 80016c6:	6819      	ldr	r1, [r3, #0]
 80016c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80016d2:	4413      	add	r3, r2
 80016d4:	f853 2c88 	ldr.w	r2, [r3, #-136]
 80016d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	68b8      	ldr	r0, [r7, #8]
 80016e0:	4403      	add	r3, r0
 80016e2:	404a      	eors	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016ea:	3301      	adds	r3, #1
 80016ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80016f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80016f4:	2b1f      	cmp	r3, #31
 80016f6:	dde1      	ble.n	80016bc <mult_polys+0x132>
  for (i = 0; i < MAXDEG; i++) {
 80016f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80016fc:	3301      	adds	r3, #1
 80016fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001702:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001706:	2b0f      	cmp	r3, #15
 8001708:	f77f af5e 	ble.w	80015c8 <mult_polys+0x3e>
  }
}
 800170c:	bf00      	nop
 800170e:	bf00      	nop
 8001710:	3798      	adds	r7, #152	; 0x98
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <setBit>:
static SPI_HandleTypeDef *hspi;
static struct SensorCalibrationType SensorCalibration;
static struct bme280SensorSettingsType  bme280SensorSettings;

uint8_t setBit(uint8_t n, int k)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	4603      	mov	r3, r0
 800171e:	6039      	str	r1, [r7, #0]
 8001720:	71fb      	strb	r3, [r7, #7]
    return (n | (1 << (k - 1)));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	3b01      	subs	r3, #1
 8001726:	2201      	movs	r2, #1
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	b25a      	sxtb	r2, r3
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr

08001742 <clearBit>:

// Function to clear the kth bit of n
uint8_t clearBit(uint8_t n, int k)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	6039      	str	r1, [r7, #0]
 800174c:	71fb      	strb	r3, [r7, #7]
    return (n & (~(1 << (k - 1))));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	3b01      	subs	r3, #1
 8001752:	2201      	movs	r2, #1
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	b25b      	sxtb	r3, r3
 800175a:	43db      	mvns	r3, r3
 800175c:	b25a      	sxtb	r2, r3
 800175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001762:	4013      	ands	r3, r2
 8001764:	b25b      	sxtb	r3, r3
 8001766:	b2db      	uxtb	r3, r3
}
 8001768:	4618      	mov	r0, r3
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	bc80      	pop	{r7}
 8001770:	4770      	bx	lr
	...

08001774 <bmeReadRegister>:

uint8_t bmeReadRegister(const uint8_t register_addr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef HAL_Status;
  uint8_t val;
  uint8_t addr;

  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_RESET);
 800177e:	2200      	movs	r2, #0
 8001780:	2104      	movs	r1, #4
 8001782:	4819      	ldr	r0, [pc, #100]	; (80017e8 <bmeReadRegister+0x74>)
 8001784:	f004 fce4 	bl	8006150 <HAL_GPIO_WritePin>

  addr = setBit(register_addr,8);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	2108      	movs	r1, #8
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ffc2 	bl	8001716 <setBit>
 8001792:	4603      	mov	r3, r0
 8001794:	737b      	strb	r3, [r7, #13]

  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <bmeReadRegister+0x78>)
 8001798:	6818      	ldr	r0, [r3, #0]
 800179a:	f107 010d 	add.w	r1, r7, #13
 800179e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a2:	2201      	movs	r2, #1
 80017a4:	f005 fa98 	bl	8006cd8 <HAL_SPI_Transmit>
 80017a8:	4603      	mov	r3, r0
 80017aa:	73fb      	strb	r3, [r7, #15]
  HAL_Delay(1);
 80017ac:	2001      	movs	r0, #1
 80017ae:	f003 fe29 	bl	8005404 <HAL_Delay>
  HAL_Status = HAL_SPI_Receive(hspi, &val, 1, 1000);
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <bmeReadRegister+0x78>)
 80017b4:	6818      	ldr	r0, [r3, #0]
 80017b6:	f107 010e 	add.w	r1, r7, #14
 80017ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017be:	2201      	movs	r2, #1
 80017c0:	f005 fbc6 	bl	8006f50 <HAL_SPI_Receive>
 80017c4:	4603      	mov	r3, r0
 80017c6:	73fb      	strb	r3, [r7, #15]

  if(HAL_Status != HAL_OK)
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <bmeReadRegister+0x5e>
  {
	  val = -1;
 80017ce:	23ff      	movs	r3, #255	; 0xff
 80017d0:	73bb      	strb	r3, [r7, #14]
  }

  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_SET);
 80017d2:	2201      	movs	r2, #1
 80017d4:	2104      	movs	r1, #4
 80017d6:	4804      	ldr	r0, [pc, #16]	; (80017e8 <bmeReadRegister+0x74>)
 80017d8:	f004 fcba 	bl	8006150 <HAL_GPIO_WritePin>

  return val;
 80017dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40010c00 	.word	0x40010c00
 80017ec:	200000bc 	.word	0x200000bc

080017f0 <bmeWriteRegister>:

uint8_t bmeWriteRegister(const uint8_t register_addr, uint8_t value)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	460a      	mov	r2, r1
 80017fa:	71fb      	strb	r3, [r7, #7]
 80017fc:	4613      	mov	r3, r2
 80017fe:	71bb      	strb	r3, [r7, #6]
	  HAL_StatusTypeDef HAL_Status;
	  uint8_t addr;

	  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	2104      	movs	r1, #4
 8001804:	4815      	ldr	r0, [pc, #84]	; (800185c <bmeWriteRegister+0x6c>)
 8001806:	f004 fca3 	bl	8006150 <HAL_GPIO_WritePin>

	  addr = clearBit(register_addr,8);
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	2108      	movs	r1, #8
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff ff97 	bl	8001742 <clearBit>
 8001814:	4603      	mov	r3, r0
 8001816:	73bb      	strb	r3, [r7, #14]

	  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 8001818:	4b11      	ldr	r3, [pc, #68]	; (8001860 <bmeWriteRegister+0x70>)
 800181a:	6818      	ldr	r0, [r3, #0]
 800181c:	f107 010e 	add.w	r1, r7, #14
 8001820:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001824:	2201      	movs	r2, #1
 8001826:	f005 fa57 	bl	8006cd8 <HAL_SPI_Transmit>
 800182a:	4603      	mov	r3, r0
 800182c:	73fb      	strb	r3, [r7, #15]
	  HAL_Delay(1);
 800182e:	2001      	movs	r0, #1
 8001830:	f003 fde8 	bl	8005404 <HAL_Delay>
	  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&value, 1, 1000);
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <bmeWriteRegister+0x70>)
 8001836:	6818      	ldr	r0, [r3, #0]
 8001838:	1db9      	adds	r1, r7, #6
 800183a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183e:	2201      	movs	r2, #1
 8001840:	f005 fa4a 	bl	8006cd8 <HAL_SPI_Transmit>
 8001844:	4603      	mov	r3, r0
 8001846:	73fb      	strb	r3, [r7, #15]

	  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_SET);
 8001848:	2201      	movs	r2, #1
 800184a:	2104      	movs	r1, #4
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <bmeWriteRegister+0x6c>)
 800184e:	f004 fc7f 	bl	8006150 <HAL_GPIO_WritePin>

	  return HAL_Status;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40010c00 	.word	0x40010c00
 8001860:	200000bc 	.word	0x200000bc

08001864 <bmeReadBurst>:

HAL_StatusTypeDef bmeReadBurst(const uint8_t register_addr, uint8_t *pData, int len)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
 8001870:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef HAL_Status;
  uint8_t addr;

  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_RESET);
 8001872:	2200      	movs	r2, #0
 8001874:	2104      	movs	r1, #4
 8001876:	481d      	ldr	r0, [pc, #116]	; (80018ec <bmeReadBurst+0x88>)
 8001878:	f004 fc6a 	bl	8006150 <HAL_GPIO_WritePin>

  addr = setBit(register_addr,8);
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	2108      	movs	r1, #8
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff ff48 	bl	8001716 <setBit>
 8001886:	4603      	mov	r3, r0
 8001888:	75fb      	strb	r3, [r7, #23]

  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 800188a:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <bmeReadBurst+0x8c>)
 800188c:	6818      	ldr	r0, [r3, #0]
 800188e:	f107 0117 	add.w	r1, r7, #23
 8001892:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001896:	2201      	movs	r2, #1
 8001898:	f005 fa1e 	bl	8006cd8 <HAL_SPI_Transmit>
 800189c:	4603      	mov	r3, r0
 800189e:	77fb      	strb	r3, [r7, #31]
  HAL_Delay(1);
 80018a0:	2001      	movs	r0, #1
 80018a2:	f003 fdaf 	bl	8005404 <HAL_Delay>
  for(int i = 0; i < len;i++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	e011      	b.n	80018d0 <bmeReadBurst+0x6c>
  {
	  HAL_Status = HAL_SPI_Receive(hspi,&pData[i], 1, 1000);
 80018ac:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <bmeReadBurst+0x8c>)
 80018ae:	6818      	ldr	r0, [r3, #0]
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	68ba      	ldr	r2, [r7, #8]
 80018b4:	18d1      	adds	r1, r2, r3
 80018b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ba:	2201      	movs	r2, #1
 80018bc:	f005 fb48 	bl	8006f50 <HAL_SPI_Receive>
 80018c0:	4603      	mov	r3, r0
 80018c2:	77fb      	strb	r3, [r7, #31]
	  HAL_Delay(1);
 80018c4:	2001      	movs	r0, #1
 80018c6:	f003 fd9d 	bl	8005404 <HAL_Delay>
  for(int i = 0; i < len;i++)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	3301      	adds	r3, #1
 80018ce:	61bb      	str	r3, [r7, #24]
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dbe9      	blt.n	80018ac <bmeReadBurst+0x48>
  }

  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_SET);
 80018d8:	2201      	movs	r2, #1
 80018da:	2104      	movs	r1, #4
 80018dc:	4803      	ldr	r0, [pc, #12]	; (80018ec <bmeReadBurst+0x88>)
 80018de:	f004 fc37 	bl	8006150 <HAL_GPIO_WritePin>

  return HAL_Status;
 80018e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40010c00 	.word	0x40010c00
 80018f0:	200000bc 	.word	0x200000bc

080018f4 <getCalibrationData>:

BME_StatusTypeDef getCalibrationData()
{
 80018f4:	b590      	push	{r4, r7, lr}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
	BME_StatusTypeDef BME_Status = BME_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	71fb      	strb	r3, [r7, #7]

	//Reading all compensation data, range 0x88:A1, 0xE1:E7
	SensorCalibration.dig_T1 = ((uint16_t)((bmeReadRegister(BME280_DIG_T1_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_T1_LSB_REG)));
 80018fe:	2089      	movs	r0, #137	; 0x89
 8001900:	f7ff ff38 	bl	8001774 <bmeReadRegister>
 8001904:	4603      	mov	r3, r0
 8001906:	b29b      	uxth	r3, r3
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	b29c      	uxth	r4, r3
 800190c:	2088      	movs	r0, #136	; 0x88
 800190e:	f7ff ff31 	bl	8001774 <bmeReadRegister>
 8001912:	4603      	mov	r3, r0
 8001914:	b29b      	uxth	r3, r3
 8001916:	4423      	add	r3, r4
 8001918:	b29a      	uxth	r2, r3
 800191a:	4b89      	ldr	r3, [pc, #548]	; (8001b40 <getCalibrationData+0x24c>)
 800191c:	801a      	strh	r2, [r3, #0]
	SensorCalibration.dig_T2 = ((int16_t)((bmeReadRegister(BME280_DIG_T2_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_T2_LSB_REG)));
 800191e:	208b      	movs	r0, #139	; 0x8b
 8001920:	f7ff ff28 	bl	8001774 <bmeReadRegister>
 8001924:	4603      	mov	r3, r0
 8001926:	b29b      	uxth	r3, r3
 8001928:	021b      	lsls	r3, r3, #8
 800192a:	b29c      	uxth	r4, r3
 800192c:	208a      	movs	r0, #138	; 0x8a
 800192e:	f7ff ff21 	bl	8001774 <bmeReadRegister>
 8001932:	4603      	mov	r3, r0
 8001934:	b29b      	uxth	r3, r3
 8001936:	4423      	add	r3, r4
 8001938:	b29b      	uxth	r3, r3
 800193a:	b21a      	sxth	r2, r3
 800193c:	4b80      	ldr	r3, [pc, #512]	; (8001b40 <getCalibrationData+0x24c>)
 800193e:	805a      	strh	r2, [r3, #2]
	SensorCalibration.dig_T3 = ((int16_t)((bmeReadRegister(BME280_DIG_T3_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_T3_LSB_REG)));
 8001940:	208d      	movs	r0, #141	; 0x8d
 8001942:	f7ff ff17 	bl	8001774 <bmeReadRegister>
 8001946:	4603      	mov	r3, r0
 8001948:	b29b      	uxth	r3, r3
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	b29c      	uxth	r4, r3
 800194e:	208c      	movs	r0, #140	; 0x8c
 8001950:	f7ff ff10 	bl	8001774 <bmeReadRegister>
 8001954:	4603      	mov	r3, r0
 8001956:	b29b      	uxth	r3, r3
 8001958:	4423      	add	r3, r4
 800195a:	b29b      	uxth	r3, r3
 800195c:	b21a      	sxth	r2, r3
 800195e:	4b78      	ldr	r3, [pc, #480]	; (8001b40 <getCalibrationData+0x24c>)
 8001960:	809a      	strh	r2, [r3, #4]

	SensorCalibration.dig_P1 = ((uint16_t)((bmeReadRegister(BME280_DIG_P1_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P1_LSB_REG)));
 8001962:	208f      	movs	r0, #143	; 0x8f
 8001964:	f7ff ff06 	bl	8001774 <bmeReadRegister>
 8001968:	4603      	mov	r3, r0
 800196a:	b29b      	uxth	r3, r3
 800196c:	021b      	lsls	r3, r3, #8
 800196e:	b29c      	uxth	r4, r3
 8001970:	208e      	movs	r0, #142	; 0x8e
 8001972:	f7ff feff 	bl	8001774 <bmeReadRegister>
 8001976:	4603      	mov	r3, r0
 8001978:	b29b      	uxth	r3, r3
 800197a:	4423      	add	r3, r4
 800197c:	b29a      	uxth	r2, r3
 800197e:	4b70      	ldr	r3, [pc, #448]	; (8001b40 <getCalibrationData+0x24c>)
 8001980:	80da      	strh	r2, [r3, #6]
	SensorCalibration.dig_P2 = ((int16_t)((bmeReadRegister(BME280_DIG_P2_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P2_LSB_REG)));
 8001982:	2091      	movs	r0, #145	; 0x91
 8001984:	f7ff fef6 	bl	8001774 <bmeReadRegister>
 8001988:	4603      	mov	r3, r0
 800198a:	b29b      	uxth	r3, r3
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	b29c      	uxth	r4, r3
 8001990:	2090      	movs	r0, #144	; 0x90
 8001992:	f7ff feef 	bl	8001774 <bmeReadRegister>
 8001996:	4603      	mov	r3, r0
 8001998:	b29b      	uxth	r3, r3
 800199a:	4423      	add	r3, r4
 800199c:	b29b      	uxth	r3, r3
 800199e:	b21a      	sxth	r2, r3
 80019a0:	4b67      	ldr	r3, [pc, #412]	; (8001b40 <getCalibrationData+0x24c>)
 80019a2:	811a      	strh	r2, [r3, #8]
	SensorCalibration.dig_P3 = ((int16_t)((bmeReadRegister(BME280_DIG_P3_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P3_LSB_REG)));
 80019a4:	2093      	movs	r0, #147	; 0x93
 80019a6:	f7ff fee5 	bl	8001774 <bmeReadRegister>
 80019aa:	4603      	mov	r3, r0
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	b29c      	uxth	r4, r3
 80019b2:	2092      	movs	r0, #146	; 0x92
 80019b4:	f7ff fede 	bl	8001774 <bmeReadRegister>
 80019b8:	4603      	mov	r3, r0
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	4423      	add	r3, r4
 80019be:	b29b      	uxth	r3, r3
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	4b5f      	ldr	r3, [pc, #380]	; (8001b40 <getCalibrationData+0x24c>)
 80019c4:	815a      	strh	r2, [r3, #10]
	SensorCalibration.dig_P4 = ((int16_t)((bmeReadRegister(BME280_DIG_P4_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P4_LSB_REG)));
 80019c6:	2095      	movs	r0, #149	; 0x95
 80019c8:	f7ff fed4 	bl	8001774 <bmeReadRegister>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	021b      	lsls	r3, r3, #8
 80019d2:	b29c      	uxth	r4, r3
 80019d4:	2094      	movs	r0, #148	; 0x94
 80019d6:	f7ff fecd 	bl	8001774 <bmeReadRegister>
 80019da:	4603      	mov	r3, r0
 80019dc:	b29b      	uxth	r3, r3
 80019de:	4423      	add	r3, r4
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	4b56      	ldr	r3, [pc, #344]	; (8001b40 <getCalibrationData+0x24c>)
 80019e6:	819a      	strh	r2, [r3, #12]
	SensorCalibration.dig_P5 = ((int16_t)((bmeReadRegister(BME280_DIG_P5_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P5_LSB_REG)));
 80019e8:	2097      	movs	r0, #151	; 0x97
 80019ea:	f7ff fec3 	bl	8001774 <bmeReadRegister>
 80019ee:	4603      	mov	r3, r0
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	021b      	lsls	r3, r3, #8
 80019f4:	b29c      	uxth	r4, r3
 80019f6:	2096      	movs	r0, #150	; 0x96
 80019f8:	f7ff febc 	bl	8001774 <bmeReadRegister>
 80019fc:	4603      	mov	r3, r0
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4423      	add	r3, r4
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	b21a      	sxth	r2, r3
 8001a06:	4b4e      	ldr	r3, [pc, #312]	; (8001b40 <getCalibrationData+0x24c>)
 8001a08:	81da      	strh	r2, [r3, #14]
	SensorCalibration.dig_P6 = ((int16_t)((bmeReadRegister(BME280_DIG_P6_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P6_LSB_REG)));
 8001a0a:	2099      	movs	r0, #153	; 0x99
 8001a0c:	f7ff feb2 	bl	8001774 <bmeReadRegister>
 8001a10:	4603      	mov	r3, r0
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	b29c      	uxth	r4, r3
 8001a18:	2098      	movs	r0, #152	; 0x98
 8001a1a:	f7ff feab 	bl	8001774 <bmeReadRegister>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	4423      	add	r3, r4
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	4b45      	ldr	r3, [pc, #276]	; (8001b40 <getCalibrationData+0x24c>)
 8001a2a:	821a      	strh	r2, [r3, #16]
	SensorCalibration.dig_P7 = ((int16_t)((bmeReadRegister(BME280_DIG_P7_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P7_LSB_REG)));
 8001a2c:	209b      	movs	r0, #155	; 0x9b
 8001a2e:	f7ff fea1 	bl	8001774 <bmeReadRegister>
 8001a32:	4603      	mov	r3, r0
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	b29c      	uxth	r4, r3
 8001a3a:	209a      	movs	r0, #154	; 0x9a
 8001a3c:	f7ff fe9a 	bl	8001774 <bmeReadRegister>
 8001a40:	4603      	mov	r3, r0
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	4423      	add	r3, r4
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	b21a      	sxth	r2, r3
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	; (8001b40 <getCalibrationData+0x24c>)
 8001a4c:	825a      	strh	r2, [r3, #18]
	SensorCalibration.dig_P8 = ((int16_t)((bmeReadRegister(BME280_DIG_P8_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P8_LSB_REG)));
 8001a4e:	209d      	movs	r0, #157	; 0x9d
 8001a50:	f7ff fe90 	bl	8001774 <bmeReadRegister>
 8001a54:	4603      	mov	r3, r0
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	021b      	lsls	r3, r3, #8
 8001a5a:	b29c      	uxth	r4, r3
 8001a5c:	209c      	movs	r0, #156	; 0x9c
 8001a5e:	f7ff fe89 	bl	8001774 <bmeReadRegister>
 8001a62:	4603      	mov	r3, r0
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	4423      	add	r3, r4
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	b21a      	sxth	r2, r3
 8001a6c:	4b34      	ldr	r3, [pc, #208]	; (8001b40 <getCalibrationData+0x24c>)
 8001a6e:	829a      	strh	r2, [r3, #20]
	SensorCalibration.dig_P9 = ((int16_t)((bmeReadRegister(BME280_DIG_P9_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_P9_LSB_REG)));
 8001a70:	209f      	movs	r0, #159	; 0x9f
 8001a72:	f7ff fe7f 	bl	8001774 <bmeReadRegister>
 8001a76:	4603      	mov	r3, r0
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	b29c      	uxth	r4, r3
 8001a7e:	209e      	movs	r0, #158	; 0x9e
 8001a80:	f7ff fe78 	bl	8001774 <bmeReadRegister>
 8001a84:	4603      	mov	r3, r0
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	4423      	add	r3, r4
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	4b2c      	ldr	r3, [pc, #176]	; (8001b40 <getCalibrationData+0x24c>)
 8001a90:	82da      	strh	r2, [r3, #22]

	SensorCalibration.dig_H1 = ((uint8_t)(bmeReadRegister(BME280_DIG_H1_REG)));
 8001a92:	20a1      	movs	r0, #161	; 0xa1
 8001a94:	f7ff fe6e 	bl	8001774 <bmeReadRegister>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b28      	ldr	r3, [pc, #160]	; (8001b40 <getCalibrationData+0x24c>)
 8001a9e:	761a      	strb	r2, [r3, #24]
	SensorCalibration.dig_H2 = ((int16_t)((bmeReadRegister(BME280_DIG_H2_MSB_REG) << 8) + bmeReadRegister(BME280_DIG_H2_LSB_REG)));
 8001aa0:	20e2      	movs	r0, #226	; 0xe2
 8001aa2:	f7ff fe67 	bl	8001774 <bmeReadRegister>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	b29c      	uxth	r4, r3
 8001aae:	20e1      	movs	r0, #225	; 0xe1
 8001ab0:	f7ff fe60 	bl	8001774 <bmeReadRegister>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	4423      	add	r3, r4
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	4b20      	ldr	r3, [pc, #128]	; (8001b40 <getCalibrationData+0x24c>)
 8001ac0:	835a      	strh	r2, [r3, #26]
	SensorCalibration.dig_H3 = ((uint8_t)(bmeReadRegister(BME280_DIG_H3_REG)));
 8001ac2:	20e3      	movs	r0, #227	; 0xe3
 8001ac4:	f7ff fe56 	bl	8001774 <bmeReadRegister>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	461a      	mov	r2, r3
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <getCalibrationData+0x24c>)
 8001ace:	771a      	strb	r2, [r3, #28]
	SensorCalibration.dig_H4 = ((int16_t)((bmeReadRegister(BME280_DIG_H4_MSB_REG) << 4) + (bmeReadRegister(BME280_DIG_H4_LSB_REG) & 0x0F)));
 8001ad0:	20e4      	movs	r0, #228	; 0xe4
 8001ad2:	f7ff fe4f 	bl	8001774 <bmeReadRegister>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	b29c      	uxth	r4, r3
 8001ade:	20e5      	movs	r0, #229	; 0xe5
 8001ae0:	f7ff fe48 	bl	8001774 <bmeReadRegister>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	4423      	add	r3, r4
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	b21a      	sxth	r2, r3
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <getCalibrationData+0x24c>)
 8001af6:	83da      	strh	r2, [r3, #30]
	SensorCalibration.dig_H5 = ((int16_t)((bmeReadRegister(BME280_DIG_H5_MSB_REG) << 4) + ((bmeReadRegister(BME280_DIG_H4_LSB_REG) >> 4) & 0x0F)));
 8001af8:	20e6      	movs	r0, #230	; 0xe6
 8001afa:	f7ff fe3b 	bl	8001774 <bmeReadRegister>
 8001afe:	4603      	mov	r3, r0
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	b29c      	uxth	r4, r3
 8001b06:	20e5      	movs	r0, #229	; 0xe5
 8001b08:	f7ff fe34 	bl	8001774 <bmeReadRegister>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	091b      	lsrs	r3, r3, #4
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	f003 030f 	and.w	r3, r3, #15
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	4423      	add	r3, r4
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	b21a      	sxth	r2, r3
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <getCalibrationData+0x24c>)
 8001b22:	841a      	strh	r2, [r3, #32]
	SensorCalibration.dig_H6 = ((int8_t)bmeReadRegister(BME280_DIG_H6_REG));
 8001b24:	20e7      	movs	r0, #231	; 0xe7
 8001b26:	f7ff fe25 	bl	8001774 <bmeReadRegister>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	b25a      	sxtb	r2, r3
 8001b2e:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <getCalibrationData+0x24c>)
 8001b30:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	return BME_Status;
 8001b34:	79fb      	ldrb	r3, [r7, #7]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd90      	pop	{r4, r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200000c0 	.word	0x200000c0

08001b44 <setStandbyTime>:

BME_StatusTypeDef setStandbyTime(uint8_t timeSetting)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	73fb      	strb	r3, [r7, #15]

	if(timeSetting > 0b111) timeSetting = 0; //Error check. Default to 0.5ms
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	2b07      	cmp	r3, #7
 8001b56:	d901      	bls.n	8001b5c <setStandbyTime+0x18>
 8001b58:	2300      	movs	r3, #0
 8001b5a:	71fb      	strb	r3, [r7, #7]

	uint8_t controlData = bmeReadRegister(BME280_CONFIG_REG);
 8001b5c:	20f5      	movs	r0, #245	; 0xf5
 8001b5e:	f7ff fe09 	bl	8001774 <bmeReadRegister>
 8001b62:	4603      	mov	r3, r0
 8001b64:	73bb      	strb	r3, [r7, #14]
	controlData &= ~( (1<<7) | (1<<6) | (1<<5) ); //Clear the 7/6/5 bits
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	73bb      	strb	r3, [r7, #14]
	controlData |= (timeSetting << 5); //Align with bits 7/6/5
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	015b      	lsls	r3, r3, #5
 8001b72:	b25a      	sxtb	r2, r3
 8001b74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	b25b      	sxtb	r3, r3
 8001b7c:	73bb      	strb	r3, [r7, #14]
	bmeWriteRegister(BME280_CONFIG_REG, controlData);
 8001b7e:	7bbb      	ldrb	r3, [r7, #14]
 8001b80:	4619      	mov	r1, r3
 8001b82:	20f5      	movs	r0, #245	; 0xf5
 8001b84:	f7ff fe34 	bl	80017f0 <bmeWriteRegister>

	return BME_Status;
 8001b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <setFilter>:

BME_StatusTypeDef setFilter(uint8_t filterSetting)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b084      	sub	sp, #16
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	4603      	mov	r3, r0
 8001b9a:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

	if(filterSetting > 0b111) filterSetting = 0; //Error check. Default to filter off
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	2b07      	cmp	r3, #7
 8001ba4:	d901      	bls.n	8001baa <setFilter+0x18>
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	71fb      	strb	r3, [r7, #7]

	uint8_t controlData = bmeReadRegister(BME280_CONFIG_REG);
 8001baa:	20f5      	movs	r0, #245	; 0xf5
 8001bac:	f7ff fde2 	bl	8001774 <bmeReadRegister>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	73bb      	strb	r3, [r7, #14]
	controlData &= ~( (1<<4) | (1<<3) | (1<<2) ); //Clear the 4/3/2 bits
 8001bb4:	7bbb      	ldrb	r3, [r7, #14]
 8001bb6:	f023 031c 	bic.w	r3, r3, #28
 8001bba:	73bb      	strb	r3, [r7, #14]
	controlData |= (filterSetting << 2); //Align with bits 4/3/2
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	b25a      	sxtb	r2, r3
 8001bc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	b25b      	sxtb	r3, r3
 8001bca:	73bb      	strb	r3, [r7, #14]
	bmeWriteRegister(BME280_CONFIG_REG, controlData);
 8001bcc:	7bbb      	ldrb	r3, [r7, #14]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	20f5      	movs	r0, #245	; 0xf5
 8001bd2:	f7ff fe0d 	bl	80017f0 <bmeWriteRegister>

	return BME_Status;
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <checkSampleValue>:

uint8_t checkSampleValue(uint8_t userValue)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
	switch(userValue)
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2b10      	cmp	r3, #16
 8001bee:	d831      	bhi.n	8001c54 <checkSampleValue+0x74>
 8001bf0:	a201      	add	r2, pc, #4	; (adr r2, 8001bf8 <checkSampleValue+0x18>)
 8001bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf6:	bf00      	nop
 8001bf8:	08001c3d 	.word	0x08001c3d
 8001bfc:	08001c41 	.word	0x08001c41
 8001c00:	08001c45 	.word	0x08001c45
 8001c04:	08001c55 	.word	0x08001c55
 8001c08:	08001c49 	.word	0x08001c49
 8001c0c:	08001c55 	.word	0x08001c55
 8001c10:	08001c55 	.word	0x08001c55
 8001c14:	08001c55 	.word	0x08001c55
 8001c18:	08001c4d 	.word	0x08001c4d
 8001c1c:	08001c55 	.word	0x08001c55
 8001c20:	08001c55 	.word	0x08001c55
 8001c24:	08001c55 	.word	0x08001c55
 8001c28:	08001c55 	.word	0x08001c55
 8001c2c:	08001c55 	.word	0x08001c55
 8001c30:	08001c55 	.word	0x08001c55
 8001c34:	08001c55 	.word	0x08001c55
 8001c38:	08001c51 	.word	0x08001c51
	{
		case(0):
			return 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	e00a      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		case(1):
			return 1;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e008      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		case(2):
			return 2;
 8001c44:	2302      	movs	r3, #2
 8001c46:	e006      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		case(4):
			return 3;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e004      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		case(8):
			return 4;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	e002      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		case(16):
			return 5;
 8001c50:	2305      	movs	r3, #5
 8001c52:	e000      	b.n	8001c56 <checkSampleValue+0x76>
			break; //Valid
		default:
			return 1; //Default to 1x
 8001c54:	2301      	movs	r3, #1
			break; //Good
	}
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <getMode>:

uint8_t getMode()
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
	uint8_t controlData = bmeReadRegister(BME280_CTRL_MEAS_REG);
 8001c66:	20f4      	movs	r0, #244	; 0xf4
 8001c68:	f7ff fd84 	bl	8001774 <bmeReadRegister>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	71fb      	strb	r3, [r7, #7]
	return(controlData & 0b00000011); //Clear bits 7 through 2
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	b2db      	uxtb	r3, r3
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <setMode>:

BME_StatusTypeDef setMode(uint8_t mode)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	73fb      	strb	r3, [r7, #15]

	if(mode > 0b11) mode = 0; //Error check. Default to sleep mode
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	2b03      	cmp	r3, #3
 8001c92:	d901      	bls.n	8001c98 <setMode+0x18>
 8001c94:	2300      	movs	r3, #0
 8001c96:	71fb      	strb	r3, [r7, #7]

	uint8_t controlData = bmeReadRegister(BME280_CTRL_MEAS_REG);
 8001c98:	20f4      	movs	r0, #244	; 0xf4
 8001c9a:	f7ff fd6b 	bl	8001774 <bmeReadRegister>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	73bb      	strb	r3, [r7, #14]
	controlData &= ~( (1<<1) | (1<<0) ); //Clear the mode[1:0] bits
 8001ca2:	7bbb      	ldrb	r3, [r7, #14]
 8001ca4:	f023 0303 	bic.w	r3, r3, #3
 8001ca8:	73bb      	strb	r3, [r7, #14]
	controlData |= mode; //Set
 8001caa:	7bba      	ldrb	r2, [r7, #14]
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	73bb      	strb	r3, [r7, #14]
	bmeWriteRegister(BME280_CTRL_MEAS_REG, controlData);
 8001cb2:	7bbb      	ldrb	r3, [r7, #14]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	20f4      	movs	r0, #244	; 0xf4
 8001cb8:	f7ff fd9a 	bl	80017f0 <bmeWriteRegister>
	return BME_Status;
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <setTempOverSample>:

BME_StatusTypeDef setTempOverSample(uint8_t overSampleAmount)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b084      	sub	sp, #16
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]

	overSampleAmount = checkSampleValue(overSampleAmount); //Error check
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff ff82 	bl	8001be0 <checkSampleValue>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	71fb      	strb	r3, [r7, #7]

	uint8_t originalMode = getMode(); //Get the current mode so we can go back to it at the end
 8001ce0:	f7ff ffbe 	bl	8001c60 <getMode>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	73bb      	strb	r3, [r7, #14]

	setMode(MODE_SLEEP); //Config will only be writeable in sleep mode, so first go to sleep mode
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f7ff ffc9 	bl	8001c80 <setMode>

	//Set the osrs_t bits (7, 6, 5) to overSampleAmount
	uint8_t controlData = bmeReadRegister(BME280_CTRL_MEAS_REG);
 8001cee:	20f4      	movs	r0, #244	; 0xf4
 8001cf0:	f7ff fd40 	bl	8001774 <bmeReadRegister>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	737b      	strb	r3, [r7, #13]
	controlData &= ~( (1<<7) | (1<<6) | (1<<5) ); //Clear bits 765
 8001cf8:	7b7b      	ldrb	r3, [r7, #13]
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	737b      	strb	r3, [r7, #13]
	controlData |= overSampleAmount << 5; //Align overSampleAmount to bits 7/6/5
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	015b      	lsls	r3, r3, #5
 8001d04:	b25a      	sxtb	r2, r3
 8001d06:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	737b      	strb	r3, [r7, #13]
	bmeWriteRegister(BME280_CTRL_MEAS_REG, controlData);
 8001d10:	7b7b      	ldrb	r3, [r7, #13]
 8001d12:	4619      	mov	r1, r3
 8001d14:	20f4      	movs	r0, #244	; 0xf4
 8001d16:	f7ff fd6b 	bl	80017f0 <bmeWriteRegister>

	setMode(originalMode); //Return to the original user's choice
 8001d1a:	7bbb      	ldrb	r3, [r7, #14]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ffaf 	bl	8001c80 <setMode>

	return BME_Status;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <setPressureOverSample>:

BME_StatusTypeDef setPressureOverSample(uint8_t overSampleAmount)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]

	overSampleAmount = checkSampleValue(overSampleAmount); //Error check
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff4f 	bl	8001be0 <checkSampleValue>
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]

	uint8_t originalMode = getMode(); //Get the current mode so we can go back to it at the end
 8001d46:	f7ff ff8b 	bl	8001c60 <getMode>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	73bb      	strb	r3, [r7, #14]

	setMode(MODE_SLEEP); //Config will only be writeable in sleep mode, so first go to sleep mode
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f7ff ff96 	bl	8001c80 <setMode>

	//Set the osrs_p bits (4, 3, 2) to overSampleAmount
	uint8_t controlData = bmeReadRegister(BME280_CTRL_MEAS_REG);
 8001d54:	20f4      	movs	r0, #244	; 0xf4
 8001d56:	f7ff fd0d 	bl	8001774 <bmeReadRegister>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	737b      	strb	r3, [r7, #13]
	controlData &= ~( (1<<4) | (1<<3) | (1<<2) ); //Clear bits 432
 8001d5e:	7b7b      	ldrb	r3, [r7, #13]
 8001d60:	f023 031c 	bic.w	r3, r3, #28
 8001d64:	737b      	strb	r3, [r7, #13]
	controlData |= overSampleAmount << 2; //Align overSampleAmount to bits 4/3/2
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	b25a      	sxtb	r2, r3
 8001d6c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b25b      	sxtb	r3, r3
 8001d74:	737b      	strb	r3, [r7, #13]
	bmeWriteRegister(BME280_CTRL_MEAS_REG, controlData);
 8001d76:	7b7b      	ldrb	r3, [r7, #13]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	20f4      	movs	r0, #244	; 0xf4
 8001d7c:	f7ff fd38 	bl	80017f0 <bmeWriteRegister>

	setMode(originalMode); //Return to the original user's choice
 8001d80:	7bbb      	ldrb	r3, [r7, #14]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ff7c 	bl	8001c80 <setMode>


	return BME_Status;
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <setHumidityOverSample>:

BME_StatusTypeDef setHumidityOverSample(uint8_t overSampleAmount)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	4603      	mov	r3, r0
 8001d9a:	71fb      	strb	r3, [r7, #7]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	73fb      	strb	r3, [r7, #15]

	overSampleAmount = checkSampleValue(overSampleAmount); //Error check
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ff1c 	bl	8001be0 <checkSampleValue>
 8001da8:	4603      	mov	r3, r0
 8001daa:	71fb      	strb	r3, [r7, #7]

	uint8_t originalMode = getMode(); //Get the current mode so we can go back to it at the end
 8001dac:	f7ff ff58 	bl	8001c60 <getMode>
 8001db0:	4603      	mov	r3, r0
 8001db2:	73bb      	strb	r3, [r7, #14]

	setMode(MODE_SLEEP); //Config will only be writeable in sleep mode, so first go to sleep mode
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7ff ff63 	bl	8001c80 <setMode>

	//Set the osrs_h bits (2, 1, 0) to overSampleAmount
	uint8_t controlData = bmeReadRegister(BME280_CTRL_HUMIDITY_REG);
 8001dba:	20f2      	movs	r0, #242	; 0xf2
 8001dbc:	f7ff fcda 	bl	8001774 <bmeReadRegister>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	737b      	strb	r3, [r7, #13]
	controlData &= ~( (1<<2) | (1<<1) | (1<<0) ); //Clear bits 2/1/0
 8001dc4:	7b7b      	ldrb	r3, [r7, #13]
 8001dc6:	f023 0307 	bic.w	r3, r3, #7
 8001dca:	737b      	strb	r3, [r7, #13]
	controlData |= overSampleAmount << 0; //Align overSampleAmount to bits 2/1/0
 8001dcc:	7b7a      	ldrb	r2, [r7, #13]
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	737b      	strb	r3, [r7, #13]
	bmeWriteRegister(BME280_CTRL_HUMIDITY_REG, controlData);
 8001dd4:	7b7b      	ldrb	r3, [r7, #13]
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	20f2      	movs	r0, #242	; 0xf2
 8001dda:	f7ff fd09 	bl	80017f0 <bmeWriteRegister>

	setMode(originalMode); //Return to the original user's choice
 8001dde:	7bbb      	ldrb	r3, [r7, #14]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff4d 	bl	8001c80 <setMode>

	return BME_Status;
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <readTempFromBurst>:

float readTempFromBurst(uint8_t buffer[])
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	int32_t adc_T = ((uint32_t)buffer[3] << 12) | ((uint32_t)buffer[4] << 4) | ((buffer[5] >> 4) & 0x0F);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3303      	adds	r3, #3
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	031a      	lsls	r2, r3, #12
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3304      	adds	r3, #4
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3305      	adds	r3, #5
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	091b      	lsrs	r3, r3, #4
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	f003 030f 	and.w	r3, r3, #15
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t t_fine;

	//By datasheet, calibrate
	int64_t var1, var2;

	var1 = ((((adc_T>>3) - ((int32_t)SensorCalibration.dig_T1<<1))) * ((int32_t)SensorCalibration.dig_T2)) >> 11;
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1e:	10da      	asrs	r2, r3, #3
 8001e20:	4b24      	ldr	r3, [pc, #144]	; (8001eb4 <readTempFromBurst+0xc4>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	4a22      	ldr	r2, [pc, #136]	; (8001eb4 <readTempFromBurst+0xc4>)
 8001e2a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001e2e:	fb02 f303 	mul.w	r3, r2, r3
 8001e32:	12db      	asrs	r3, r3, #11
 8001e34:	461a      	mov	r2, r3
 8001e36:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001e3a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = (((((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1)) * ((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1))) >> 12) *
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e40:	111b      	asrs	r3, r3, #4
 8001e42:	4a1c      	ldr	r2, [pc, #112]	; (8001eb4 <readTempFromBurst+0xc4>)
 8001e44:	8812      	ldrh	r2, [r2, #0]
 8001e46:	1a9b      	subs	r3, r3, r2
 8001e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e4a:	1112      	asrs	r2, r2, #4
 8001e4c:	4919      	ldr	r1, [pc, #100]	; (8001eb4 <readTempFromBurst+0xc4>)
 8001e4e:	8809      	ldrh	r1, [r1, #0]
 8001e50:	1a52      	subs	r2, r2, r1
 8001e52:	fb02 f303 	mul.w	r3, r2, r3
 8001e56:	131b      	asrs	r3, r3, #12
	((int32_t)SensorCalibration.dig_T3)) >> 14;
 8001e58:	4a16      	ldr	r2, [pc, #88]	; (8001eb4 <readTempFromBurst+0xc4>)
 8001e5a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
	var2 = (((((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1)) * ((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1))) >> 12) *
 8001e5e:	fb02 f303 	mul.w	r3, r2, r3
	((int32_t)SensorCalibration.dig_T3)) >> 14;
 8001e62:	139b      	asrs	r3, r3, #14
	var2 = (((((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1)) * ((adc_T>>4) - ((int32_t)SensorCalibration.dig_T1))) >> 12) *
 8001e64:	461a      	mov	r2, r3
 8001e66:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001e6a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	t_fine = var1 + var2;
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	4413      	add	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
	float output = (t_fine * 5 + 128) >> 8;
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	4613      	mov	r3, r2
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3380      	adds	r3, #128	; 0x80
 8001e80:	121b      	asrs	r3, r3, #8
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe fea4 	bl	8000bd0 <__aeabi_i2f>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	60bb      	str	r3, [r7, #8]

	output = output / 100 + bme280SensorSettings.tempCorrection;
 8001e8c:	490a      	ldr	r1, [pc, #40]	; (8001eb8 <readTempFromBurst+0xc8>)
 8001e8e:	68b8      	ldr	r0, [r7, #8]
 8001e90:	f7fe ffa6 	bl	8000de0 <__aeabi_fdiv>
 8001e94:	4603      	mov	r3, r0
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <readTempFromBurst+0xcc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	f7fe fde2 	bl	8000a68 <__addsf3>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	60bb      	str	r3, [r7, #8]

 	return output;
 8001ea8:	68bb      	ldr	r3, [r7, #8]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3728      	adds	r7, #40	; 0x28
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	200000c0 	.word	0x200000c0
 8001eb8:	42c80000 	.word	0x42c80000
 8001ebc:	200000e4 	.word	0x200000e4

08001ec0 <readTempFFromBurst>:

BME_StatusTypeDef readTempFFromBurst(uint8_t buffer[], struct bme280SensorMeasurementsType *measurements)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]

	float output = readTempFromBurst(buffer);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ff8e 	bl	8001df0 <readTempFromBurst>
 8001ed4:	60b8      	str	r0, [r7, #8]
	output = (output * 9) / 5 + 32;
 8001ed6:	490c      	ldr	r1, [pc, #48]	; (8001f08 <readTempFFromBurst+0x48>)
 8001ed8:	68b8      	ldr	r0, [r7, #8]
 8001eda:	f7fe fecd 	bl	8000c78 <__aeabi_fmul>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	490a      	ldr	r1, [pc, #40]	; (8001f0c <readTempFFromBurst+0x4c>)
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe ff7c 	bl	8000de0 <__aeabi_fdiv>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fdba 	bl	8000a68 <__addsf3>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	60bb      	str	r3, [r7, #8]

	measurements->temperature = output;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	601a      	str	r2, [r3, #0]

	return BME_Status;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	41100000 	.word	0x41100000
 8001f0c:	40a00000 	.word	0x40a00000

08001f10 <readTempCFromBurst>:

BME_StatusTypeDef readTempCFromBurst(uint8_t buffer[], struct bme280SensorMeasurementsType *measurements)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
	BME_StatusTypeDef BME_Status = BME_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73fb      	strb	r3, [r7, #15]

	measurements->temperature = readTempFromBurst(buffer);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ff66 	bl	8001df0 <readTempFromBurst>
 8001f24:	4602      	mov	r2, r0
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	601a      	str	r2, [r3, #0]

	return BME_Status;
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <readFloatPressureFromBurst>:

BME_StatusTypeDef readFloatPressureFromBurst(uint8_t buffer[], struct bme280SensorMeasurementsType *measurements)
{
 8001f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f38:	b09e      	sub	sp, #120	; 0x78
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	64f8      	str	r0, [r7, #76]	; 0x4c
 8001f3e:	64b9      	str	r1, [r7, #72]	; 0x48

	BME_StatusTypeDef BME_Status = BME_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	int32_t t_fine = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	673b      	str	r3, [r7, #112]	; 0x70

	// Set pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
	// Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa

	int32_t adc_P = ((uint32_t)buffer[0] << 12) | ((uint32_t)buffer[1] << 4) | ((buffer[2] >> 4) & 0x0F);
 8001f4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	031a      	lsls	r2, r3, #12
 8001f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f52:	3301      	adds	r3, #1
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	011b      	lsls	r3, r3, #4
 8001f58:	431a      	orrs	r2, r3
 8001f5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	f003 030f 	and.w	r3, r3, #15
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	66fb      	str	r3, [r7, #108]	; 0x6c

	int64_t var1, var2, p_acc;
	var1 = ((int64_t)t_fine) - 128000;
 8001f6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f6e:	461a      	mov	r2, r3
 8001f70:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001f74:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8001f78:	f143 35ff 	adc.w	r5, r3, #4294967295
 8001f7c:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
	var2 = var1 * var1 * (int64_t)SensorCalibration.dig_P6;
 8001f80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001f82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f84:	fb03 f102 	mul.w	r1, r3, r2
 8001f88:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001f8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f8c:	fb03 f302 	mul.w	r3, r3, r2
 8001f90:	18ca      	adds	r2, r1, r3
 8001f92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f94:	fba3 4503 	umull	r4, r5, r3, r3
 8001f98:	1953      	adds	r3, r2, r5
 8001f9a:	461d      	mov	r5, r3
 8001f9c:	4b60      	ldr	r3, [pc, #384]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 8001f9e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001fa2:	b21a      	sxth	r2, r3
 8001fa4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001fa8:	fb02 f005 	mul.w	r0, r2, r5
 8001fac:	fb04 f103 	mul.w	r1, r4, r3
 8001fb0:	4401      	add	r1, r0
 8001fb2:	fba4 2302 	umull	r2, r3, r4, r2
 8001fb6:	4419      	add	r1, r3
 8001fb8:	460b      	mov	r3, r1
 8001fba:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 8001fbe:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	var2 = var2 + ((var1 * (int64_t)SensorCalibration.dig_P5)<<17);
 8001fc2:	4b57      	ldr	r3, [pc, #348]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 8001fc4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001fc8:	b21a      	sxth	r2, r3
 8001fca:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001fce:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001fd0:	fb03 f001 	mul.w	r0, r3, r1
 8001fd4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001fd6:	fb02 f101 	mul.w	r1, r2, r1
 8001fda:	4408      	add	r0, r1
 8001fdc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001fde:	fba1 2302 	umull	r2, r3, r1, r2
 8001fe2:	18c1      	adds	r1, r0, r3
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	f04f 0000 	mov.w	r0, #0
 8001fea:	f04f 0100 	mov.w	r1, #0
 8001fee:	0459      	lsls	r1, r3, #17
 8001ff0:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001ff4:	0450      	lsls	r0, r2, #17
 8001ff6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001ffa:	eb12 0800 	adds.w	r8, r2, r0
 8001ffe:	eb43 0901 	adc.w	r9, r3, r1
 8002002:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
	var2 = var2 + (((int64_t)SensorCalibration.dig_P4)<<35);
 8002006:	4b46      	ldr	r3, [pc, #280]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 8002008:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800200c:	b21a      	sxth	r2, r3
 800200e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002012:	f04f 0000 	mov.w	r0, #0
 8002016:	f04f 0100 	mov.w	r1, #0
 800201a:	00d1      	lsls	r1, r2, #3
 800201c:	2000      	movs	r0, #0
 800201e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002022:	1814      	adds	r4, r2, r0
 8002024:	61bc      	str	r4, [r7, #24]
 8002026:	414b      	adcs	r3, r1
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800202e:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	var1 = ((var1 * var1 * (int64_t)SensorCalibration.dig_P3)>>8) + ((var1 * (int64_t)SensorCalibration.dig_P2)<<12);
 8002032:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002034:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002036:	fb03 f102 	mul.w	r1, r3, r2
 800203a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800203c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800203e:	fb03 f302 	mul.w	r3, r3, r2
 8002042:	18ca      	adds	r2, r1, r3
 8002044:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002046:	fba3 4503 	umull	r4, r5, r3, r3
 800204a:	1953      	adds	r3, r2, r5
 800204c:	461d      	mov	r5, r3
 800204e:	4b34      	ldr	r3, [pc, #208]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 8002050:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002054:	b21a      	sxth	r2, r3
 8002056:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800205a:	fb02 f005 	mul.w	r0, r2, r5
 800205e:	fb04 f103 	mul.w	r1, r4, r3
 8002062:	4401      	add	r1, r0
 8002064:	fba4 2302 	umull	r2, r3, r4, r2
 8002068:	4419      	add	r1, r3
 800206a:	460b      	mov	r3, r1
 800206c:	f04f 0800 	mov.w	r8, #0
 8002070:	f04f 0900 	mov.w	r9, #0
 8002074:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8002078:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 800207c:	ea4f 2923 	mov.w	r9, r3, asr #8
 8002080:	4b27      	ldr	r3, [pc, #156]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 8002082:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002086:	b21a      	sxth	r2, r3
 8002088:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800208c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800208e:	fb03 f001 	mul.w	r0, r3, r1
 8002092:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002094:	fb02 f101 	mul.w	r1, r2, r1
 8002098:	1844      	adds	r4, r0, r1
 800209a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800209c:	fba1 0102 	umull	r0, r1, r1, r2
 80020a0:	1863      	adds	r3, r4, r1
 80020a2:	4619      	mov	r1, r3
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	030b      	lsls	r3, r1, #12
 80020ae:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 80020b2:	0302      	lsls	r2, r0, #12
 80020b4:	eb18 0102 	adds.w	r1, r8, r2
 80020b8:	6139      	str	r1, [r7, #16]
 80020ba:	eb49 0303 	adc.w	r3, r9, r3
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80020c4:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)SensorCalibration.dig_P1)>>33;
 80020c8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80020cc:	1c11      	adds	r1, r2, #0
 80020ce:	6439      	str	r1, [r7, #64]	; 0x40
 80020d0:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 80020d4:	647b      	str	r3, [r7, #68]	; 0x44
 80020d6:	4b12      	ldr	r3, [pc, #72]	; (8002120 <readFloatPressureFromBurst+0x1ec>)
 80020d8:	88db      	ldrh	r3, [r3, #6]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	f04f 0300 	mov.w	r3, #0
 80020e0:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80020e4:	4629      	mov	r1, r5
 80020e6:	fb02 f001 	mul.w	r0, r2, r1
 80020ea:	4621      	mov	r1, r4
 80020ec:	fb01 f103 	mul.w	r1, r1, r3
 80020f0:	4401      	add	r1, r0
 80020f2:	4620      	mov	r0, r4
 80020f4:	fba0 2302 	umull	r2, r3, r0, r2
 80020f8:	4419      	add	r1, r3
 80020fa:	460b      	mov	r3, r1
 80020fc:	f04f 0000 	mov.w	r0, #0
 8002100:	f04f 0100 	mov.w	r1, #0
 8002104:	1058      	asrs	r0, r3, #1
 8002106:	17d9      	asrs	r1, r3, #31
 8002108:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
	if (var1 == 0)
 800210c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002110:	4313      	orrs	r3, r2
 8002112:	d107      	bne.n	8002124 <readFloatPressureFromBurst+0x1f0>
	{
		measurements->pressure = 0; // avoid exception caused by division by zero
 8002114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	e0f1      	b.n	8002302 <readFloatPressureFromBurst+0x3ce>
 800211e:	bf00      	nop
 8002120:	200000c0 	.word	0x200000c0
	}
	else
	{
		p_acc = 1048576 - adc_P;
 8002124:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002126:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800212a:	461a      	mov	r2, r3
 800212c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002130:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		p_acc = (((p_acc<<31) - var2)*3125)/var1;
 8002134:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002136:	105b      	asrs	r3, r3, #1
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800213c:	07db      	lsls	r3, r3, #31
 800213e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002140:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002144:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8002148:	4621      	mov	r1, r4
 800214a:	ebb1 0a02 	subs.w	sl, r1, r2
 800214e:	4629      	mov	r1, r5
 8002150:	eb61 0b03 	sbc.w	fp, r1, r3
 8002154:	4652      	mov	r2, sl
 8002156:	465b      	mov	r3, fp
 8002158:	1891      	adds	r1, r2, r2
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	415b      	adcs	r3, r3
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002164:	eb12 020a 	adds.w	r2, r2, sl
 8002168:	eb43 030b 	adc.w	r3, r3, fp
 800216c:	f04f 0000 	mov.w	r0, #0
 8002170:	f04f 0100 	mov.w	r1, #0
 8002174:	0199      	lsls	r1, r3, #6
 8002176:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 800217a:	0190      	lsls	r0, r2, #6
 800217c:	1812      	adds	r2, r2, r0
 800217e:	eb41 0303 	adc.w	r3, r1, r3
 8002182:	f04f 0000 	mov.w	r0, #0
 8002186:	f04f 0100 	mov.w	r1, #0
 800218a:	0099      	lsls	r1, r3, #2
 800218c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002190:	0090      	lsls	r0, r2, #2
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	eb12 020a 	adds.w	r2, r2, sl
 800219a:	eb43 030b 	adc.w	r3, r3, fp
 800219e:	f04f 0000 	mov.w	r0, #0
 80021a2:	f04f 0100 	mov.w	r1, #0
 80021a6:	0099      	lsls	r1, r3, #2
 80021a8:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80021ac:	0090      	lsls	r0, r2, #2
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	eb12 010a 	adds.w	r1, r2, sl
 80021b6:	6339      	str	r1, [r7, #48]	; 0x30
 80021b8:	eb43 030b 	adc.w	r3, r3, fp
 80021bc:	637b      	str	r3, [r7, #52]	; 0x34
 80021be:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80021c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80021c6:	f7fe ff3d 	bl	8001044 <__aeabi_ldivmod>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		var1 = (((int64_t)SensorCalibration.dig_P9) * (p_acc>>13) * (p_acc>>13)) >> 25;
 80021d2:	4b4f      	ldr	r3, [pc, #316]	; (8002310 <readFloatPressureFromBurst+0x3dc>)
 80021d4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80021d8:	b218      	sxth	r0, r3
 80021da:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80021de:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	0b62      	lsrs	r2, r4, #13
 80021ec:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80021f0:	136b      	asrs	r3, r5, #13
 80021f2:	fb02 f501 	mul.w	r5, r2, r1
 80021f6:	fb00 f403 	mul.w	r4, r0, r3
 80021fa:	442c      	add	r4, r5
 80021fc:	fba0 0102 	umull	r0, r1, r0, r2
 8002200:	1863      	adds	r3, r4, r1
 8002202:	4619      	mov	r1, r3
 8002204:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	f04f 0300 	mov.w	r3, #0
 8002210:	0b62      	lsrs	r2, r4, #13
 8002212:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8002216:	136b      	asrs	r3, r5, #13
 8002218:	fb02 f501 	mul.w	r5, r2, r1
 800221c:	fb00 f403 	mul.w	r4, r0, r3
 8002220:	442c      	add	r4, r5
 8002222:	fba0 0102 	umull	r0, r1, r0, r2
 8002226:	1863      	adds	r3, r4, r1
 8002228:	4619      	mov	r1, r3
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	f04f 0300 	mov.w	r3, #0
 8002232:	0e42      	lsrs	r2, r0, #25
 8002234:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8002238:	164b      	asrs	r3, r1, #25
 800223a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
		var2 = (((int64_t)SensorCalibration.dig_P8) * p_acc) >> 19;
 800223e:	4b34      	ldr	r3, [pc, #208]	; (8002310 <readFloatPressureFromBurst+0x3dc>)
 8002240:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002244:	b21a      	sxth	r2, r3
 8002246:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800224a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800224c:	fb03 f001 	mul.w	r0, r3, r1
 8002250:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002252:	fb02 f101 	mul.w	r1, r2, r1
 8002256:	1844      	adds	r4, r0, r1
 8002258:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800225a:	fba1 0102 	umull	r0, r1, r1, r2
 800225e:	1863      	adds	r3, r4, r1
 8002260:	4619      	mov	r1, r3
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	f04f 0300 	mov.w	r3, #0
 800226a:	0cc2      	lsrs	r2, r0, #19
 800226c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002270:	14cb      	asrs	r3, r1, #19
 8002272:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
		p_acc = ((p_acc + var1 + var2) >> 8) + (((int64_t)SensorCalibration.dig_P7)<<4);
 8002276:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800227a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800227e:	1884      	adds	r4, r0, r2
 8002280:	62bc      	str	r4, [r7, #40]	; 0x28
 8002282:	eb41 0303 	adc.w	r3, r1, r3
 8002286:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002288:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800228c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8002290:	4621      	mov	r1, r4
 8002292:	1889      	adds	r1, r1, r2
 8002294:	6239      	str	r1, [r7, #32]
 8002296:	4629      	mov	r1, r5
 8002298:	eb43 0101 	adc.w	r1, r3, r1
 800229c:	6279      	str	r1, [r7, #36]	; 0x24
 800229e:	f04f 0000 	mov.w	r0, #0
 80022a2:	f04f 0100 	mov.w	r1, #0
 80022a6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022aa:	4623      	mov	r3, r4
 80022ac:	0a18      	lsrs	r0, r3, #8
 80022ae:	462b      	mov	r3, r5
 80022b0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80022b4:	462b      	mov	r3, r5
 80022b6:	1219      	asrs	r1, r3, #8
 80022b8:	4b15      	ldr	r3, [pc, #84]	; (8002310 <readFloatPressureFromBurst+0x3dc>)
 80022ba:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80022be:	b21c      	sxth	r4, r3
 80022c0:	ea4f 75e4 	mov.w	r5, r4, asr #31
 80022c4:	f04f 0200 	mov.w	r2, #0
 80022c8:	f04f 0300 	mov.w	r3, #0
 80022cc:	012b      	lsls	r3, r5, #4
 80022ce:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80022d2:	0122      	lsls	r2, r4, #4
 80022d4:	1884      	adds	r4, r0, r2
 80022d6:	603c      	str	r4, [r7, #0]
 80022d8:	eb41 0303 	adc.w	r3, r1, r3
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	e9d7 3400 	ldrd	r3, r4, [r7]
 80022e2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50

		measurements->pressure = (float)p_acc / 256.0;
 80022e6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80022ea:	f7fe fc87 	bl	8000bfc <__aeabi_l2f>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe fd73 	bl	8000de0 <__aeabi_fdiv>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461a      	mov	r2, r3
 80022fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002300:	605a      	str	r2, [r3, #4]
	}

	return BME_Status;
 8002302:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002306:	4618      	mov	r0, r3
 8002308:	3778      	adds	r7, #120	; 0x78
 800230a:	46bd      	mov	sp, r7
 800230c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002310:	200000c0 	.word	0x200000c0

08002314 <readFloatHumidityFromBurst>:

BME_StatusTypeDef readFloatHumidityFromBurst(uint8_t buffer[], struct bme280SensorMeasurementsType *measurements)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
	BME_StatusTypeDef BME_Status = BME_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	75fb      	strb	r3, [r7, #23]
	int32_t t_fine = 0;
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]

	// Set humidity in %RH as unsigned 32 bit integer in Q22. 10 format (22 integer and 10 fractional bits).
	// Output value of “47445” represents 47445/1024 = 46. 333 %RH
	int32_t adc_H = ((uint32_t)buffer[6] << 8) | ((uint32_t)buffer[7]);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3306      	adds	r3, #6
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	021b      	lsls	r3, r3, #8
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	3207      	adds	r2, #7
 8002332:	7812      	ldrb	r2, [r2, #0]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

	int32_t var1;
	var1 = (t_fine - ((int32_t)76800));
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800233e:	60bb      	str	r3, [r7, #8]
	var1 = (((((adc_H << 14) - (((int32_t)SensorCalibration.dig_H4) << 20) - (((int32_t)SensorCalibration.dig_H5) * var1)) +
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	039a      	lsls	r2, r3, #14
 8002344:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 8002346:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800234a:	051b      	lsls	r3, r3, #20
 800234c:	1ad2      	subs	r2, r2, r3
 800234e:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 8002350:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002354:	4619      	mov	r1, r3
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	fb03 f301 	mul.w	r3, r3, r1
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
	((int32_t)16384)) >> 15) * (((((((var1 * ((int32_t)SensorCalibration.dig_H6)) >> 10) * (((var1 * ((int32_t)SensorCalibration.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8002362:	13db      	asrs	r3, r3, #15
 8002364:	4a27      	ldr	r2, [pc, #156]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 8002366:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800236a:	4611      	mov	r1, r2
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	fb02 f201 	mul.w	r2, r2, r1
 8002372:	1292      	asrs	r2, r2, #10
 8002374:	4923      	ldr	r1, [pc, #140]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 8002376:	7f09      	ldrb	r1, [r1, #28]
 8002378:	4608      	mov	r0, r1
 800237a:	68b9      	ldr	r1, [r7, #8]
 800237c:	fb01 f100 	mul.w	r1, r1, r0
 8002380:	12c9      	asrs	r1, r1, #11
 8002382:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8002386:	fb01 f202 	mul.w	r2, r1, r2
 800238a:	1292      	asrs	r2, r2, #10
 800238c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
	((int32_t)SensorCalibration.dig_H2) + 8192) >> 14));
 8002390:	491c      	ldr	r1, [pc, #112]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 8002392:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
	((int32_t)16384)) >> 15) * (((((((var1 * ((int32_t)SensorCalibration.dig_H6)) >> 10) * (((var1 * ((int32_t)SensorCalibration.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 8002396:	fb01 f202 	mul.w	r2, r1, r2
	((int32_t)SensorCalibration.dig_H2) + 8192) >> 14));
 800239a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800239e:	1392      	asrs	r2, r2, #14
	var1 = (((((adc_H << 14) - (((int32_t)SensorCalibration.dig_H4) << 20) - (((int32_t)SensorCalibration.dig_H5) * var1)) +
 80023a0:	fb02 f303 	mul.w	r3, r2, r3
 80023a4:	60bb      	str	r3, [r7, #8]
	var1 = (var1 - (((((var1 >> 15) * (var1 >> 15)) >> 7) * ((int32_t)SensorCalibration.dig_H1)) >> 4));
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	13db      	asrs	r3, r3, #15
 80023aa:	68ba      	ldr	r2, [r7, #8]
 80023ac:	13d2      	asrs	r2, r2, #15
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	11db      	asrs	r3, r3, #7
 80023b4:	4a13      	ldr	r2, [pc, #76]	; (8002404 <readFloatHumidityFromBurst+0xf0>)
 80023b6:	7e12      	ldrb	r2, [r2, #24]
 80023b8:	fb02 f303 	mul.w	r3, r2, r3
 80023bc:	111b      	asrs	r3, r3, #4
 80023be:	68ba      	ldr	r2, [r7, #8]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	60bb      	str	r3, [r7, #8]
	var1 = (var1 < 0 ? 0 : var1);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80023ca:	60bb      	str	r3, [r7, #8]
	var1 = (var1 > 419430400 ? 419430400 : var1);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80023d2:	bfa8      	it	ge
 80023d4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80023d8:	60bb      	str	r3, [r7, #8]

	measurements->humidity = (float)(var1>>12) / 1024.0;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	131b      	asrs	r3, r3, #12
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe fbf6 	bl	8000bd0 <__aeabi_i2f>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7fe fcf8 	bl	8000de0 <__aeabi_fdiv>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	609a      	str	r2, [r3, #8]

	return BME_Status;
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200000c0 	.word	0x200000c0

08002408 <isMeasuring>:

uint8_t isMeasuring(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
	uint8_t rtn = 1;
 800240e:	2301      	movs	r3, #1
 8002410:	71fb      	strb	r3, [r7, #7]

	uint8_t stat = bmeReadRegister(BME280_STAT_REG);
 8002412:	20f3      	movs	r0, #243	; 0xf3
 8002414:	f7ff f9ae 	bl	8001774 <bmeReadRegister>
 8002418:	4603      	mov	r3, r0
 800241a:	71bb      	strb	r3, [r7, #6]
	if( (stat & (1<<3)) == 0)
 800241c:	79bb      	ldrb	r3, [r7, #6]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <isMeasuring+0x22>
	{
		rtn = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	71fb      	strb	r3, [r7, #7]
	}
	return rtn;
 800242a:	79fb      	ldrb	r3, [r7, #7]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <readAllMeasurements>:

BME_StatusTypeDef readAllMeasurements(struct bme280SensorMeasurementsType *measurements, uint8_t tempScale)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	70fb      	strb	r3, [r7, #3]

	BME_StatusTypeDef BME_Status = BME_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	77fb      	strb	r3, [r7, #31]
	HAL_StatusTypeDef HAL_Status;
	int measureCount = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]

	uint8_t dataBurst[8];

	while(isMeasuring() != 0)
 8002448:	e006      	b.n	8002458 <readAllMeasurements+0x24>
	{
		measureCount++;
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	3301      	adds	r3, #1
 800244e:	61bb      	str	r3, [r7, #24]
		if(measureCount > 1000)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002456:	dc05      	bgt.n	8002464 <readAllMeasurements+0x30>
	while(isMeasuring() != 0)
 8002458:	f7ff ffd6 	bl	8002408 <isMeasuring>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d1f3      	bne.n	800244a <readAllMeasurements+0x16>
 8002462:	e000      	b.n	8002466 <readAllMeasurements+0x32>
		{
			break;
 8002464:	bf00      	nop
		}
	}

	HAL_Status =  bmeReadBurst(BME280_MEASUREMENTS_REG, dataBurst, sizeof(dataBurst));
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	2208      	movs	r2, #8
 800246c:	4619      	mov	r1, r3
 800246e:	20f7      	movs	r0, #247	; 0xf7
 8002470:	f7ff f9f8 	bl	8001864 <bmeReadBurst>
 8002474:	4603      	mov	r3, r0
 8002476:	75fb      	strb	r3, [r7, #23]
	if(HAL_Status == HAL_OK)
 8002478:	7dfb      	ldrb	r3, [r7, #23]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d11c      	bne.n	80024b8 <readAllMeasurements+0x84>
	{
		if(tempScale == CELSIUS_SCALE)
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d106      	bne.n	8002492 <readAllMeasurements+0x5e>
		{
			readTempCFromBurst(dataBurst, measurements);
 8002484:	f107 030c 	add.w	r3, r7, #12
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff fd40 	bl	8001f10 <readTempCFromBurst>
 8002490:	e005      	b.n	800249e <readAllMeasurements+0x6a>
		}
		else
		{
			readTempFFromBurst(dataBurst, measurements);
 8002492:	f107 030c 	add.w	r3, r7, #12
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fd11 	bl	8001ec0 <readTempFFromBurst>
		}

		readFloatPressureFromBurst(dataBurst, measurements);
 800249e:	f107 030c 	add.w	r3, r7, #12
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fd45 	bl	8001f34 <readFloatPressureFromBurst>
		readFloatHumidityFromBurst(dataBurst, measurements);
 80024aa:	f107 030c 	add.w	r3, r7, #12
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff2f 	bl	8002314 <readFloatHumidityFromBurst>
 80024b6:	e001      	b.n	80024bc <readAllMeasurements+0x88>
	}
	else
	{
		BME_Status = BME_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	77fb      	strb	r3, [r7, #31]
	}

	return BME_Status;
 80024bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3720      	adds	r7, #32
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <bme280_init>:

BME_StatusTypeDef bme280_init(SPI_HandleTypeDef *hspiParam)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
	BME_StatusTypeDef BME_Status = BME_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]
	hspi = hspiParam;
 80024d4:	4a2b      	ldr	r2, [pc, #172]	; (8002584 <bme280_init+0xbc>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6013      	str	r3, [r2, #0]
	uint8_t chipID;

	bme280SensorSettings.runMode = MODE_NORMAL; //Normal/Run
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <bme280_init+0xc0>)
 80024dc:	2203      	movs	r2, #3
 80024de:	701a      	strb	r2, [r3, #0]
	bme280SensorSettings.tStandby = 0; //0.5ms
 80024e0:	4b29      	ldr	r3, [pc, #164]	; (8002588 <bme280_init+0xc0>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	705a      	strb	r2, [r3, #1]
	bme280SensorSettings.filter = 0; //Filter off
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <bme280_init+0xc0>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	709a      	strb	r2, [r3, #2]
	bme280SensorSettings.tempOverSample  = 1;
 80024ec:	4b26      	ldr	r3, [pc, #152]	; (8002588 <bme280_init+0xc0>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	70da      	strb	r2, [r3, #3]
	bme280SensorSettings.pressOverSample = 1;
 80024f2:	4b25      	ldr	r3, [pc, #148]	; (8002588 <bme280_init+0xc0>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	711a      	strb	r2, [r3, #4]
	bme280SensorSettings.humidOverSample = 1;
 80024f8:	4b23      	ldr	r3, [pc, #140]	; (8002588 <bme280_init+0xc0>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	715a      	strb	r2, [r3, #5]
	bme280SensorSettings.tempCorrection = 0.f; // correction of temperature - added to the result
 80024fe:	4b22      	ldr	r3, [pc, #136]	; (8002588 <bme280_init+0xc0>)
 8002500:	f04f 0200 	mov.w	r2, #0
 8002504:	609a      	str	r2, [r3, #8]


	chipID = bmeReadRegister(BME280_CHIP_ID_REG);
 8002506:	20d0      	movs	r0, #208	; 0xd0
 8002508:	f7ff f934 	bl	8001774 <bmeReadRegister>
 800250c:	4603      	mov	r3, r0
 800250e:	73bb      	strb	r3, [r7, #14]
	if(chipID !=BME280_CHIP_ID )
 8002510:	7bbb      	ldrb	r3, [r7, #14]
 8002512:	2b60      	cmp	r3, #96	; 0x60
 8002514:	d002      	beq.n	800251c <bme280_init+0x54>
	{
		BME_Status = BME_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	73fb      	strb	r3, [r7, #15]
 800251a:	e02e      	b.n	800257a <bme280_init+0xb2>
	}
	else
	{
		setMode(MODE_SLEEP);
 800251c:	2000      	movs	r0, #0
 800251e:	f7ff fbaf 	bl	8001c80 <setMode>
		BME_Status = getCalibrationData();
 8002522:	f7ff f9e7 	bl	80018f4 <getCalibrationData>
 8002526:	4603      	mov	r3, r0
 8002528:	73fb      	strb	r3, [r7, #15]
		BME_Status = setStandbyTime(bme280SensorSettings.tStandby);
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <bme280_init+0xc0>)
 800252c:	785b      	ldrb	r3, [r3, #1]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fb08 	bl	8001b44 <setStandbyTime>
 8002534:	4603      	mov	r3, r0
 8002536:	73fb      	strb	r3, [r7, #15]
		BME_Status = setFilter(bme280SensorSettings.filter);
 8002538:	4b13      	ldr	r3, [pc, #76]	; (8002588 <bme280_init+0xc0>)
 800253a:	789b      	ldrb	r3, [r3, #2]
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff fb28 	bl	8001b92 <setFilter>
 8002542:	4603      	mov	r3, r0
 8002544:	73fb      	strb	r3, [r7, #15]
		BME_Status = setPressureOverSample(bme280SensorSettings.pressOverSample);
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <bme280_init+0xc0>)
 8002548:	791b      	ldrb	r3, [r3, #4]
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fbee 	bl	8001d2c <setPressureOverSample>
 8002550:	4603      	mov	r3, r0
 8002552:	73fb      	strb	r3, [r7, #15]
		BME_Status = setHumidityOverSample(bme280SensorSettings.humidOverSample);
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <bme280_init+0xc0>)
 8002556:	795b      	ldrb	r3, [r3, #5]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff fc1a 	bl	8001d92 <setHumidityOverSample>
 800255e:	4603      	mov	r3, r0
 8002560:	73fb      	strb	r3, [r7, #15]
		BME_Status = setTempOverSample(bme280SensorSettings.tempOverSample);
 8002562:	4b09      	ldr	r3, [pc, #36]	; (8002588 <bme280_init+0xc0>)
 8002564:	78db      	ldrb	r3, [r3, #3]
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff fbad 	bl	8001cc6 <setTempOverSample>
 800256c:	4603      	mov	r3, r0
 800256e:	73fb      	strb	r3, [r7, #15]
		setMode(bme280SensorSettings.runMode);
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <bme280_init+0xc0>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fb83 	bl	8001c80 <setMode>
	}

	return BME_Status;
 800257a:	7bfb      	ldrb	r3, [r7, #15]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	200000bc 	.word	0x200000bc
 8002588:	200000e4 	.word	0x200000e4

0800258c <processCallSign>:
#include "radio.h"
#include "cw.h"
#include "callSign.h"

int processCallSign(struct rscode_driver *rsDriver)
{
 800258c:	b5b0      	push	{r4, r5, r7, lr}
 800258e:	b09c      	sub	sp, #112	; 0x70
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 8002594:	2301      	movs	r3, #1
 8002596:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint16_t len = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	uint8_t txBuf[MTU_SIZE];
	struct HABPacketCallSignDataType HABPacketCallSignData;

	memset(&HABPacketCallSignData, '\0', sizeof(HABPacketCallSignData));
 800259e:	f107 030c 	add.w	r3, r7, #12
 80025a2:	2219      	movs	r2, #25
 80025a4:	2100      	movs	r1, #0
 80025a6:	4618      	mov	r0, r3
 80025a8:	f005 ffdc 	bl	8008564 <memset>
	HABPacketCallSignData.packetType      = CW_ID;
 80025ac:	2322      	movs	r3, #34	; 0x22
 80025ae:	81bb      	strh	r3, [r7, #12]
	HABPacketCallSignData.callSignDataLen = strlen(CALL_SIGN);
 80025b0:	2305      	movs	r3, #5
 80025b2:	73bb      	strb	r3, [r7, #14]
	memcpy(HABPacketCallSignData.callSignData,CALL_SIGN,HABPacketCallSignData.callSignDataLen);
 80025b4:	7bbb      	ldrb	r3, [r7, #14]
 80025b6:	461a      	mov	r2, r3
 80025b8:	f107 030c 	add.w	r3, r7, #12
 80025bc:	3303      	adds	r3, #3
 80025be:	4930      	ldr	r1, [pc, #192]	; (8002680 <processCallSign+0xf4>)
 80025c0:	4618      	mov	r0, r3
 80025c2:	f005 ffc1 	bl	8008548 <memcpy>
	len = sizeof(HABPacketCallSignData)-sizeof(HABPacketCallSignData.crc16)-NPAR;
 80025c6:	230f      	movs	r3, #15
 80025c8:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	HABPacketCallSignData.crc16 = crc_16((unsigned char *)&HABPacketCallSignData,len);
 80025cc:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 80025d0:	f107 030c 	add.w	r3, r7, #12
 80025d4:	4611      	mov	r1, r2
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 fd24 	bl	8003024 <crc_16>
 80025dc:	4603      	mov	r3, r0
 80025de:	f8a7 301b 	strh.w	r3, [r7, #27]
	rscode_encode(rsDriver, (unsigned char *)&HABPacketCallSignData, sizeof(HABPacketCallSignData)-NPAR, (unsigned char *)&HABPacketCallSignData);
 80025e2:	f107 030c 	add.w	r3, r7, #12
 80025e6:	f107 010c 	add.w	r1, r7, #12
 80025ea:	2211      	movs	r2, #17
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 ffc9 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketCallSignData,sizeof(HABPacketCallSignData));
 80025f2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80025f6:	f107 050c 	add.w	r5, r7, #12
 80025fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002602:	c403      	stmia	r4!, {r0, r1}
 8002604:	7022      	strb	r2, [r4, #0]
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketCallSignData));
 8002606:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800260a:	2119      	movs	r1, #25
 800260c:	4618      	mov	r0, r3
 800260e:	f002 f9a1 	bl	8004954 <radioTxData>
 8002612:	4603      	mov	r3, r0
 8002614:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	if(HAL_Status != HAL_OK)
 8002618:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <processCallSign+0x98>
	{
	  status = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	66fb      	str	r3, [r7, #108]	; 0x6c
	}
	HAL_Status = setCW();
 8002624:	f001 ffb8 	bl	8004598 <setCW>
 8002628:	4603      	mov	r3, r0
 800262a:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	if(HAL_Status != HAL_OK)
 800262e:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <processCallSign+0xae>
	{
	  status = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	66fb      	str	r3, [r7, #108]	; 0x6c
	}
	sendCallCW(CALL_SIGN,strlen(CALL_SIGN));
 800263a:	2105      	movs	r1, #5
 800263c:	4810      	ldr	r0, [pc, #64]	; (8002680 <processCallSign+0xf4>)
 800263e:	f000 ff71 	bl	8003524 <sendCallCW>
	HAL_Delay(300);
 8002642:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002646:	f002 fedd 	bl	8005404 <HAL_Delay>
	HAL_Status = setPreamble();
 800264a:	f001 ffc1 	bl	80045d0 <setPreamble>
 800264e:	4603      	mov	r3, r0
 8002650:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	if(HAL_Status != HAL_OK)
 8002654:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <processCallSign+0xd4>
	{
	  status = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	66fb      	str	r3, [r7, #108]	; 0x6c
	}
	HAL_Status = setGFSK();
 8002660:	f001 ffa8 	bl	80045b4 <setGFSK>
 8002664:	4603      	mov	r3, r0
 8002666:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
	if(HAL_Status != HAL_OK)
 800266a:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <processCallSign+0xea>
	{
	  status = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	66fb      	str	r3, [r7, #108]	; 0x6c
	}
	return status;
 8002676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
}
 8002678:	4618      	mov	r0, r3
 800267a:	3770      	adds	r7, #112	; 0x70
 800267c:	46bd      	mov	sp, r7
 800267e:	bdb0      	pop	{r4, r5, r7, pc}
 8002680:	08008640 	.word	0x08008640

08002684 <resetCam>:
 0x00,//xh
 0x00 //xl
};

CAM_StatusTypeDef resetCam(UART_HandleTypeDef *huart)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b08c      	sub	sp, #48	; 0x30
 8002688:	af02      	add	r7, sp, #8
 800268a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	CAM_StatusTypeDef camStatus  = CAM_OK;
 800268c:	2300      	movs	r3, #0
 800268e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	uint8_t resetCmd[] = { 0x56, 0x00, 0x26, 0x00 };
 8002692:	4b23      	ldr	r3, [pc, #140]	; (8002720 <resetCam+0x9c>)
 8002694:	61bb      	str	r3, [r7, #24]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x26, 0x00 };
 8002696:	4b23      	ldr	r3, [pc, #140]	; (8002724 <resetCam+0xa0>)
 8002698:	617b      	str	r3, [r7, #20]
	uint8_t rspBuf[4];
	uint16_t received;

	HAL_Status = HAL_UART_Transmit(huart,resetCmd,sizeof(resetCmd),1000);
 800269a:	f107 0118 	add.w	r1, r7, #24
 800269e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026a2:	2204      	movs	r2, #4
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f005 fc74 	bl	8007f92 <HAL_UART_Transmit>
 80026aa:	4603      	mov	r3, r0
 80026ac:	77fb      	strb	r3, [r7, #31]
	if(HAL_Status != HAL_OK)
 80026ae:	7ffb      	ldrb	r3, [r7, #31]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <resetCam+0x38>
	{
		camStatus = CAM_FAIL;
 80026b4:	2301      	movs	r3, #1
 80026b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80026ba:	e02b      	b.n	8002714 <resetCam+0x90>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 80026bc:	f107 030e 	add.w	r3, r7, #14
 80026c0:	f107 0110 	add.w	r1, r7, #16
 80026c4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026c8:	9200      	str	r2, [sp, #0]
 80026ca:	2204      	movs	r2, #4
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f005 fcf2 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 80026d2:	4603      	mov	r3, r0
 80026d4:	77fb      	strb	r3, [r7, #31]
	  if(received != sizeof(rspBuf))
 80026d6:	89fb      	ldrh	r3, [r7, #14]
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d003      	beq.n	80026e4 <resetCam+0x60>
	  {
		  camStatus = CAM_FAIL;
 80026dc:	2301      	movs	r3, #1
 80026de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80026e2:	e017      	b.n	8002714 <resetCam+0x90>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf);i++)
 80026e4:	2300      	movs	r3, #0
 80026e6:	623b      	str	r3, [r7, #32]
 80026e8:	e011      	b.n	800270e <resetCam+0x8a>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 80026ea:	f107 0210 	add.w	r2, r7, #16
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	4413      	add	r3, r2
 80026f2:	781a      	ldrb	r2, [r3, #0]
 80026f4:	f107 0114 	add.w	r1, r7, #20
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	440b      	add	r3, r1
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d002      	beq.n	8002708 <resetCam+0x84>
			  {
				  camStatus = CAM_FAIL;
 8002702:	2301      	movs	r3, #1
 8002704:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  for(int i=0;i<sizeof(rspBuf);i++)
 8002708:	6a3b      	ldr	r3, [r7, #32]
 800270a:	3301      	adds	r3, #1
 800270c:	623b      	str	r3, [r7, #32]
 800270e:	6a3b      	ldr	r3, [r7, #32]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d9ea      	bls.n	80026ea <resetCam+0x66>
			  }
		  }
	  }
	}

  return camStatus;
 8002714:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002718:	4618      	mov	r0, r3
 800271a:	3728      	adds	r7, #40	; 0x28
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	00260056 	.word	0x00260056
 8002724:	00260076 	.word	0x00260076

08002728 <stopTakingPicture>:

  return camStatus;
}

CAM_StatusTypeDef stopTakingPicture(UART_HandleTypeDef *huart)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b08e      	sub	sp, #56	; 0x38
 800272c:	af02      	add	r7, sp, #8
 800272e:	6078      	str	r0, [r7, #4]

	CAM_StatusTypeDef camStatus  = CAM_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	HAL_StatusTypeDef HAL_Status;

	uint8_t stopTakingPictureCmd[] = { 0x56, 0x00, 0x36, 0x01, 0x03 };
 8002736:	4a2c      	ldr	r2, [pc, #176]	; (80027e8 <stopTakingPicture+0xc0>)
 8002738:	f107 0320 	add.w	r3, r7, #32
 800273c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002740:	6018      	str	r0, [r3, #0]
 8002742:	3304      	adds	r3, #4
 8002744:	7019      	strb	r1, [r3, #0]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x36, 0x00, 0x00 };
 8002746:	4a29      	ldr	r2, [pc, #164]	; (80027ec <stopTakingPicture+0xc4>)
 8002748:	f107 0318 	add.w	r3, r7, #24
 800274c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002750:	6018      	str	r0, [r3, #0]
 8002752:	3304      	adds	r3, #4
 8002754:	7019      	strb	r1, [r3, #0]
	uint8_t rspBuf[5];
	uint16_t received;

	totReveived     = 0;
 8002756:	4b26      	ldr	r3, [pc, #152]	; (80027f0 <stopTakingPicture+0xc8>)
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]

	HAL_Status = HAL_UART_Transmit(huart,stopTakingPictureCmd,sizeof(stopTakingPictureCmd),1000);
 800275c:	f107 0120 	add.w	r1, r7, #32
 8002760:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002764:	2205      	movs	r2, #5
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f005 fc13 	bl	8007f92 <HAL_UART_Transmit>
 800276c:	4603      	mov	r3, r0
 800276e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(HAL_Status != HAL_OK)
 8002772:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <stopTakingPicture+0x5a>
	{
		camStatus = CAM_FAIL;
 800277a:	2301      	movs	r3, #1
 800277c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002780:	e02c      	b.n	80027dc <stopTakingPicture+0xb4>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 8002782:	f107 030e 	add.w	r3, r7, #14
 8002786:	f107 0110 	add.w	r1, r7, #16
 800278a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800278e:	9200      	str	r2, [sp, #0]
 8002790:	2205      	movs	r2, #5
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f005 fc8f 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 8002798:	4603      	mov	r3, r0
 800279a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  if(received != sizeof(rspBuf))
 800279e:	89fb      	ldrh	r3, [r7, #14]
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d003      	beq.n	80027ac <stopTakingPicture+0x84>
	  {
		camStatus = CAM_FAIL;
 80027a4:	2301      	movs	r3, #1
 80027a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80027aa:	e017      	b.n	80027dc <stopTakingPicture+0xb4>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf);i++)
 80027ac:	2300      	movs	r3, #0
 80027ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80027b0:	e011      	b.n	80027d6 <stopTakingPicture+0xae>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 80027b2:	f107 0210 	add.w	r2, r7, #16
 80027b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b8:	4413      	add	r3, r2
 80027ba:	781a      	ldrb	r2, [r3, #0]
 80027bc:	f107 0118 	add.w	r1, r7, #24
 80027c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c2:	440b      	add	r3, r1
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d002      	beq.n	80027d0 <stopTakingPicture+0xa8>
			  {
				camStatus = CAM_FAIL;
 80027ca:	2301      	movs	r3, #1
 80027cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  for(int i=0;i<sizeof(rspBuf);i++)
 80027d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027d2:	3301      	adds	r3, #1
 80027d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80027d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027d8:	2b04      	cmp	r3, #4
 80027da:	d9ea      	bls.n	80027b2 <stopTakingPicture+0x8a>
			  }
		  }
	  }
	}

  return camStatus;
 80027dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3730      	adds	r7, #48	; 0x30
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	08008658 	.word	0x08008658
 80027ec:	08008650 	.word	0x08008650
 80027f0:	200000f0 	.word	0x200000f0

080027f4 <setPhotoSize>:

CAM_StatusTypeDef setPhotoSize(UART_HandleTypeDef *huart)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08e      	sub	sp, #56	; 0x38
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	6078      	str	r0, [r7, #4]
	CAM_StatusTypeDef camStatus  = CAM_OK;
 80027fc:	2300      	movs	r3, #0
 80027fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_StatusTypeDef HAL_Status;

	uint8_t setPhotoSizeCmd[] = { 0x56, 0x00, 0x31, 0x05, 0x04, 0x01, 0x00, 0x19, 0x00 };
 8002802:	4a2a      	ldr	r2, [pc, #168]	; (80028ac <setPhotoSize+0xb8>)
 8002804:	f107 031c 	add.w	r3, r7, #28
 8002808:	ca07      	ldmia	r2, {r0, r1, r2}
 800280a:	c303      	stmia	r3!, {r0, r1}
 800280c:	701a      	strb	r2, [r3, #0]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x31, 0x00, 0x00 };
 800280e:	4a28      	ldr	r2, [pc, #160]	; (80028b0 <setPhotoSize+0xbc>)
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002818:	6018      	str	r0, [r3, #0]
 800281a:	3304      	adds	r3, #4
 800281c:	7019      	strb	r1, [r3, #0]
	uint8_t rspBuf[5];
	uint16_t received;

	HAL_Status = HAL_UART_Transmit(huart,setPhotoSizeCmd,sizeof(setPhotoSizeCmd),1000);
 800281e:	f107 011c 	add.w	r1, r7, #28
 8002822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002826:	2209      	movs	r2, #9
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f005 fbb2 	bl	8007f92 <HAL_UART_Transmit>
 800282e:	4603      	mov	r3, r0
 8002830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(HAL_Status != HAL_OK)
 8002834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <setPhotoSize+0x50>
	{
		camStatus = CAM_FAIL;
 800283c:	2301      	movs	r3, #1
 800283e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002842:	e02c      	b.n	800289e <setPhotoSize+0xaa>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 8002844:	f107 030a 	add.w	r3, r7, #10
 8002848:	f107 010c 	add.w	r1, r7, #12
 800284c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002850:	9200      	str	r2, [sp, #0]
 8002852:	2205      	movs	r2, #5
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f005 fc2e 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 800285a:	4603      	mov	r3, r0
 800285c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  if(received != sizeof(rspBuf))
 8002860:	897b      	ldrh	r3, [r7, #10]
 8002862:	2b05      	cmp	r3, #5
 8002864:	d003      	beq.n	800286e <setPhotoSize+0x7a>
	  {
		camStatus = CAM_FAIL;
 8002866:	2301      	movs	r3, #1
 8002868:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800286c:	e017      	b.n	800289e <setPhotoSize+0xaa>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf);i++)
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
 8002872:	e011      	b.n	8002898 <setPhotoSize+0xa4>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 8002874:	f107 020c 	add.w	r2, r7, #12
 8002878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287a:	4413      	add	r3, r2
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	f107 0114 	add.w	r1, r7, #20
 8002882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002884:	440b      	add	r3, r1
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d002      	beq.n	8002892 <setPhotoSize+0x9e>
			  {
				camStatus = CAM_FAIL;
 800288c:	2301      	movs	r3, #1
 800288e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  for(int i=0;i<sizeof(rspBuf);i++)
 8002892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002894:	3301      	adds	r3, #1
 8002896:	62bb      	str	r3, [r7, #40]	; 0x28
 8002898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289a:	2b04      	cmp	r3, #4
 800289c:	d9ea      	bls.n	8002874 <setPhotoSize+0x80>
			  }
		  }
	  }
	}

	return camStatus;
 800289e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3730      	adds	r7, #48	; 0x30
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	08008660 	.word	0x08008660
 80028b0:	0800866c 	.word	0x0800866c

080028b4 <setCompression>:


CAM_StatusTypeDef setCompression(UART_HandleTypeDef *huart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08e      	sub	sp, #56	; 0x38
 80028b8:	af02      	add	r7, sp, #8
 80028ba:	6078      	str	r0, [r7, #4]
	CAM_StatusTypeDef camStatus  = CAM_OK;
 80028bc:	2300      	movs	r3, #0
 80028be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_StatusTypeDef HAL_Status;

	uint8_t setCompressionCmd[] = { 0x56, 0x00, 0x31, 0x05, 0x01, 0x01, 0x12, 0x04, 0x36 };
 80028c2:	4a2a      	ldr	r2, [pc, #168]	; (800296c <setCompression+0xb8>)
 80028c4:	f107 031c 	add.w	r3, r7, #28
 80028c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80028ca:	c303      	stmia	r3!, {r0, r1}
 80028cc:	701a      	strb	r2, [r3, #0]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x31, 0x00, 0x00 };
 80028ce:	4a28      	ldr	r2, [pc, #160]	; (8002970 <setCompression+0xbc>)
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028d8:	6018      	str	r0, [r3, #0]
 80028da:	3304      	adds	r3, #4
 80028dc:	7019      	strb	r1, [r3, #0]
	uint8_t rspBuf[5];
	uint16_t received;

	HAL_Status = HAL_UART_Transmit(huart,setCompressionCmd,sizeof(setCompressionCmd),1000);
 80028de:	f107 011c 	add.w	r1, r7, #28
 80028e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028e6:	2209      	movs	r2, #9
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f005 fb52 	bl	8007f92 <HAL_UART_Transmit>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(HAL_Status != HAL_OK)
 80028f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d003      	beq.n	8002904 <setCompression+0x50>
	{
		camStatus = CAM_FAIL;
 80028fc:	2301      	movs	r3, #1
 80028fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002902:	e02c      	b.n	800295e <setCompression+0xaa>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 8002904:	f107 030a 	add.w	r3, r7, #10
 8002908:	f107 010c 	add.w	r1, r7, #12
 800290c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002910:	9200      	str	r2, [sp, #0]
 8002912:	2205      	movs	r2, #5
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f005 fbce 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 800291a:	4603      	mov	r3, r0
 800291c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  if(received != sizeof(rspBuf))
 8002920:	897b      	ldrh	r3, [r7, #10]
 8002922:	2b05      	cmp	r3, #5
 8002924:	d003      	beq.n	800292e <setCompression+0x7a>
	  {
		camStatus = CAM_FAIL;
 8002926:	2301      	movs	r3, #1
 8002928:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800292c:	e017      	b.n	800295e <setCompression+0xaa>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf);i++)
 800292e:	2300      	movs	r3, #0
 8002930:	62bb      	str	r3, [r7, #40]	; 0x28
 8002932:	e011      	b.n	8002958 <setCompression+0xa4>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 8002934:	f107 020c 	add.w	r2, r7, #12
 8002938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293a:	4413      	add	r3, r2
 800293c:	781a      	ldrb	r2, [r3, #0]
 800293e:	f107 0114 	add.w	r1, r7, #20
 8002942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002944:	440b      	add	r3, r1
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	429a      	cmp	r2, r3
 800294a:	d002      	beq.n	8002952 <setCompression+0x9e>
			  {
				camStatus = CAM_FAIL;
 800294c:	2301      	movs	r3, #1
 800294e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  for(int i=0;i<sizeof(rspBuf);i++)
 8002952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002954:	3301      	adds	r3, #1
 8002956:	62bb      	str	r3, [r7, #40]	; 0x28
 8002958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800295a:	2b04      	cmp	r3, #4
 800295c:	d9ea      	bls.n	8002934 <setCompression+0x80>
			  }
		  }
	  }
	}

	return camStatus;
 800295e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002962:	4618      	mov	r0, r3
 8002964:	3730      	adds	r7, #48	; 0x30
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	08008674 	.word	0x08008674
 8002970:	0800866c 	.word	0x0800866c

08002974 <getLenOfPhoto>:

CAM_StatusTypeDef getLenOfPhoto(UART_HandleTypeDef *huart, uint16_t *len)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b090      	sub	sp, #64	; 0x40
 8002978:	af02      	add	r7, sp, #8
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
	CAM_StatusTypeDef camStatus  = CAM_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	HAL_StatusTypeDef HAL_Status;

	uint16_t rtnLen;

	uint8_t getLenOfPhotoCmd[] = { 0x56, 0x00, 0x34, 0x01, 0x00};
 8002984:	4a3e      	ldr	r2, [pc, #248]	; (8002a80 <getLenOfPhoto+0x10c>)
 8002986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800298a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800298e:	6018      	str	r0, [r3, #0]
 8002990:	3304      	adds	r3, #4
 8002992:	7019      	strb	r1, [r3, #0]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x34, 0x00, 0x04, 0x00, 0x00};
 8002994:	4a3b      	ldr	r2, [pc, #236]	; (8002a84 <getLenOfPhoto+0x110>)
 8002996:	f107 031c 	add.w	r3, r7, #28
 800299a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800299e:	6018      	str	r0, [r3, #0]
 80029a0:	3304      	adds	r3, #4
 80029a2:	8019      	strh	r1, [r3, #0]
 80029a4:	3302      	adds	r3, #2
 80029a6:	0c0a      	lsrs	r2, r1, #16
 80029a8:	701a      	strb	r2, [r3, #0]
	uint8_t rspBuf[9];
	uint16_t received;

	HAL_Status = HAL_UART_Transmit(huart,getLenOfPhotoCmd,sizeof(getLenOfPhotoCmd),1000);
 80029aa:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80029ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029b2:	2205      	movs	r2, #5
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f005 faec 	bl	8007f92 <HAL_UART_Transmit>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if(HAL_Status != HAL_OK)
 80029c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <getLenOfPhoto+0x5c>
	{
		camStatus = CAM_FAIL;
 80029c8:	2301      	movs	r3, #1
 80029ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80029ce:	e051      	b.n	8002a74 <getLenOfPhoto+0x100>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 80029d0:	f107 030e 	add.w	r3, r7, #14
 80029d4:	f107 0110 	add.w	r1, r7, #16
 80029d8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80029dc:	9200      	str	r2, [sp, #0]
 80029de:	2209      	movs	r2, #9
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f005 fb68 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	  if(received != sizeof(rspBuf))
 80029ec:	89fb      	ldrh	r3, [r7, #14]
 80029ee:	2b09      	cmp	r3, #9
 80029f0:	d003      	beq.n	80029fa <getLenOfPhoto+0x86>
	  {
		 camStatus = CAM_FAIL;
 80029f2:	2301      	movs	r3, #1
 80029f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80029f8:	e03c      	b.n	8002a74 <getLenOfPhoto+0x100>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf)-2;i++)
 80029fa:	2300      	movs	r3, #0
 80029fc:	633b      	str	r3, [r7, #48]	; 0x30
 80029fe:	e011      	b.n	8002a24 <getLenOfPhoto+0xb0>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 8002a00:	f107 0210 	add.w	r2, r7, #16
 8002a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a06:	4413      	add	r3, r2
 8002a08:	781a      	ldrb	r2, [r3, #0]
 8002a0a:	f107 011c 	add.w	r1, r7, #28
 8002a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a10:	440b      	add	r3, r1
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d002      	beq.n	8002a1e <getLenOfPhoto+0xaa>
			  {
				 camStatus = CAM_FAIL;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  for(int i=0;i<sizeof(rspBuf)-2;i++)
 8002a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a20:	3301      	adds	r3, #1
 8002a22:	633b      	str	r3, [r7, #48]	; 0x30
 8002a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d9ea      	bls.n	8002a00 <getLenOfPhoto+0x8c>
			  }
		  }

		  if(camStatus == CAM_OK)
 8002a2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d120      	bne.n	8002a74 <getLenOfPhoto+0x100>
		  {
			  rtnLen = (uint16_t)(rspBuf[sizeof(rspBuf)-2] << 8 | rspBuf[sizeof(rspBuf)-1]);
 8002a32:	7dfb      	ldrb	r3, [r7, #23]
 8002a34:	021b      	lsls	r3, r3, #8
 8002a36:	b21a      	sxth	r2, r3
 8002a38:	7e3b      	ldrb	r3, [r7, #24]
 8002a3a:	b21b      	sxth	r3, r3
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	b21b      	sxth	r3, r3
 8002a40:	85bb      	strh	r3, [r7, #44]	; 0x2c
			  *len = rtnLen;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002a46:	801a      	strh	r2, [r3, #0]
			  lenFromCam = rtnLen;
 8002a48:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002a4a:	4a0f      	ldr	r2, [pc, #60]	; (8002a88 <getLenOfPhoto+0x114>)
 8002a4c:	6013      	str	r3, [r2, #0]
			  if( (rtnLen % IMG_BUF_DATA_SIZE) != 0 )
 8002a4e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002a50:	08d3      	lsrs	r3, r2, #3
 8002a52:	490e      	ldr	r1, [pc, #56]	; (8002a8c <getLenOfPhoto+0x118>)
 8002a54:	fba1 3103 	umull	r3, r1, r1, r3
 8002a58:	460b      	mov	r3, r1
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	1a5b      	subs	r3, r3, r1
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d005      	beq.n	8002a74 <getLenOfPhoto+0x100>
			  {
				  camStatus = CAM_FAIL;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					HAL_Delay(100);
 8002a6e:	2064      	movs	r0, #100	; 0x64
 8002a70:	f002 fcc8 	bl	8005404 <HAL_Delay>
			  }
		  }
	  }
	}

	return camStatus;
 8002a74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3738      	adds	r7, #56	; 0x38
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	08008680 	.word	0x08008680
 8002a84:	08008688 	.word	0x08008688
 8002a88:	200000f4 	.word	0x200000f4
 8002a8c:	24924925 	.word	0x24924925

08002a90 <takePhoto>:

CAM_StatusTypeDef takePhoto(UART_HandleTypeDef *huart)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08e      	sub	sp, #56	; 0x38
 8002a94:	af02      	add	r7, sp, #8
 8002a96:	6078      	str	r0, [r7, #4]
	CAM_StatusTypeDef camStatus  = CAM_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_StatusTypeDef HAL_Status;

	uint8_t takePhotoCmd[] = { 0x56, 0x00, 0x36, 0x01, 0x00 };
 8002a9e:	4a2b      	ldr	r2, [pc, #172]	; (8002b4c <takePhoto+0xbc>)
 8002aa0:	f107 0320 	add.w	r3, r7, #32
 8002aa4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002aa8:	6018      	str	r0, [r3, #0]
 8002aaa:	3304      	adds	r3, #4
 8002aac:	7019      	strb	r1, [r3, #0]
	uint8_t expectedRsp[] = {0x76, 0x00, 0x36, 0x00, 0x00 };
 8002aae:	4a28      	ldr	r2, [pc, #160]	; (8002b50 <takePhoto+0xc0>)
 8002ab0:	f107 0318 	add.w	r3, r7, #24
 8002ab4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ab8:	6018      	str	r0, [r3, #0]
 8002aba:	3304      	adds	r3, #4
 8002abc:	7019      	strb	r1, [r3, #0]
	uint8_t rspBuf[5];
	uint16_t received;

	HAL_Status = HAL_UART_Transmit(huart,takePhotoCmd,sizeof(takePhotoCmd),1000);
 8002abe:	f107 0120 	add.w	r1, r7, #32
 8002ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ac6:	2205      	movs	r2, #5
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f005 fa62 	bl	8007f92 <HAL_UART_Transmit>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(HAL_Status != HAL_OK)
 8002ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <takePhoto+0x54>
	{
		camStatus = CAM_FAIL;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002ae2:	e02c      	b.n	8002b3e <takePhoto+0xae>
	}
	else
	{
	  HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 8002ae4:	f107 030e 	add.w	r3, r7, #14
 8002ae8:	f107 0110 	add.w	r1, r7, #16
 8002aec:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002af0:	9200      	str	r2, [sp, #0]
 8002af2:	2205      	movs	r2, #5
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f005 fade 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  if(received != sizeof(rspBuf))
 8002b00:	89fb      	ldrh	r3, [r7, #14]
 8002b02:	2b05      	cmp	r3, #5
 8002b04:	d003      	beq.n	8002b0e <takePhoto+0x7e>
	  {
		  camStatus = CAM_FAIL;
 8002b06:	2301      	movs	r3, #1
 8002b08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002b0c:	e017      	b.n	8002b3e <takePhoto+0xae>
	  }
	  else
	  {
		  for(int i=0;i<sizeof(rspBuf);i++)
 8002b0e:	2300      	movs	r3, #0
 8002b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b12:	e011      	b.n	8002b38 <takePhoto+0xa8>
		  {
			  if(rspBuf[i] != expectedRsp[i])
 8002b14:	f107 0210 	add.w	r2, r7, #16
 8002b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1a:	4413      	add	r3, r2
 8002b1c:	781a      	ldrb	r2, [r3, #0]
 8002b1e:	f107 0118 	add.w	r1, r7, #24
 8002b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b24:	440b      	add	r3, r1
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d002      	beq.n	8002b32 <takePhoto+0xa2>
			  {
				  camStatus = CAM_FAIL;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		  for(int i=0;i<sizeof(rspBuf);i++)
 8002b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b34:	3301      	adds	r3, #1
 8002b36:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d9ea      	bls.n	8002b14 <takePhoto+0x84>
			  }
		  }
	  }
	}

  return camStatus;
 8002b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3730      	adds	r7, #48	; 0x30
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	08008690 	.word	0x08008690
 8002b50:	08008650 	.word	0x08008650

08002b54 <readData>:

CAM_StatusTypeDef readData(UART_HandleTypeDef *huart, uint8_t camDataBuf[], uint16_t *len )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08e      	sub	sp, #56	; 0x38
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
	CAM_StatusTypeDef status = CAM_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_StatusTypeDef HAL_Status;

	uint16_t received;

	uint16_t k = CAM_DATA_LEN; // packet size
 8002b66:	2338      	movs	r3, #56	; 0x38
 8002b68:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t x = 0; //interval time xx xx * 0.01m[sec]
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	843b      	strh	r3, [r7, #32]
	uint8_t adrMSB;
	uint8_t adrLSB;
	uint8_t intervalMSB;
	uint8_t intervalLSB;

	adrMSB = totReveived >> 8;
 8002b6e:	4b58      	ldr	r3, [pc, #352]	; (8002cd0 <readData+0x17c>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	121b      	asrs	r3, r3, #8
 8002b74:	77fb      	strb	r3, [r7, #31]
	adrLSB = (uint8_t)totReveived;
 8002b76:	4b56      	ldr	r3, [pc, #344]	; (8002cd0 <readData+0x17c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	77bb      	strb	r3, [r7, #30]
	readDataCmd[8] = adrMSB;
 8002b7c:	4a55      	ldr	r2, [pc, #340]	; (8002cd4 <readData+0x180>)
 8002b7e:	7ffb      	ldrb	r3, [r7, #31]
 8002b80:	7213      	strb	r3, [r2, #8]
	readDataCmd[9] = adrLSB;
 8002b82:	4a54      	ldr	r2, [pc, #336]	; (8002cd4 <readData+0x180>)
 8002b84:	7fbb      	ldrb	r3, [r7, #30]
 8002b86:	7253      	strb	r3, [r2, #9]

	lenMSB = k >> 8;
 8002b88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002b8a:	0a1b      	lsrs	r3, r3, #8
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	777b      	strb	r3, [r7, #29]
	lenLSB = (uint8_t)k;
 8002b90:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002b92:	773b      	strb	r3, [r7, #28]
	readDataCmd[12] = lenMSB;
 8002b94:	4a4f      	ldr	r2, [pc, #316]	; (8002cd4 <readData+0x180>)
 8002b96:	7f7b      	ldrb	r3, [r7, #29]
 8002b98:	7313      	strb	r3, [r2, #12]
	readDataCmd[13] = lenLSB;
 8002b9a:	4a4e      	ldr	r2, [pc, #312]	; (8002cd4 <readData+0x180>)
 8002b9c:	7f3b      	ldrb	r3, [r7, #28]
 8002b9e:	7353      	strb	r3, [r2, #13]

	intervalMSB = x >> 8;
 8002ba0:	8c3b      	ldrh	r3, [r7, #32]
 8002ba2:	0a1b      	lsrs	r3, r3, #8
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	76fb      	strb	r3, [r7, #27]
	intervalLSB = (uint8_t)x;
 8002ba8:	8c3b      	ldrh	r3, [r7, #32]
 8002baa:	76bb      	strb	r3, [r7, #26]
	readDataCmd[14] = intervalMSB;
 8002bac:	4a49      	ldr	r2, [pc, #292]	; (8002cd4 <readData+0x180>)
 8002bae:	7efb      	ldrb	r3, [r7, #27]
 8002bb0:	7393      	strb	r3, [r2, #14]
	readDataCmd[15] = intervalLSB;
 8002bb2:	4a48      	ldr	r2, [pc, #288]	; (8002cd4 <readData+0x180>)
 8002bb4:	7ebb      	ldrb	r3, [r7, #26]
 8002bb6:	73d3      	strb	r3, [r2, #15]

	status = CAM_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	HAL_Status = HAL_UART_Transmit(huart,readDataCmd,sizeof(readDataCmd),1000);
 8002bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	4943      	ldr	r1, [pc, #268]	; (8002cd4 <readData+0x180>)
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f005 f9e3 	bl	8007f92 <HAL_UART_Transmit>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	767b      	strb	r3, [r7, #25]
	if(HAL_Status != HAL_OK)
 8002bd0:	7e7b      	ldrb	r3, [r7, #25]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <readData+0x8a>
	{
		status = CAM_FAIL;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002bdc:	e028      	b.n	8002c30 <readData+0xdc>
	}
	else
	{
		HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, header, sizeof(header), &received, 3000);
 8002bde:	f107 0316 	add.w	r3, r7, #22
 8002be2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002be6:	9200      	str	r2, [sp, #0]
 8002be8:	2205      	movs	r2, #5
 8002bea:	493b      	ldr	r1, [pc, #236]	; (8002cd8 <readData+0x184>)
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f005 fa62 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	767b      	strb	r3, [r7, #25]
		if(received != sizeof(header))
 8002bf6:	8afb      	ldrh	r3, [r7, #22]
 8002bf8:	2b05      	cmp	r3, #5
 8002bfa:	d003      	beq.n	8002c04 <readData+0xb0>
		{
			 status = CAM_FAIL;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002c02:	e015      	b.n	8002c30 <readData+0xdc>
		}
		else
		{
			for(int i=0;i<sizeof(header);i++)
 8002c04:	2300      	movs	r3, #0
 8002c06:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c08:	e00f      	b.n	8002c2a <readData+0xd6>
			{
				if(header[i] != headerRsp[i])
 8002c0a:	4a33      	ldr	r2, [pc, #204]	; (8002cd8 <readData+0x184>)
 8002c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c0e:	4413      	add	r3, r2
 8002c10:	781a      	ldrb	r2, [r3, #0]
 8002c12:	4932      	ldr	r1, [pc, #200]	; (8002cdc <readData+0x188>)
 8002c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c16:	440b      	add	r3, r1
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d002      	beq.n	8002c24 <readData+0xd0>
				{
					status = CAM_FAIL;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for(int i=0;i<sizeof(header);i++)
 8002c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c26:	3301      	adds	r3, #1
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d9ec      	bls.n	8002c0a <readData+0xb6>
				}
			}
		}
	}

	if(status == CAM_OK)
 8002c30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d145      	bne.n	8002cc4 <readData+0x170>
	{
		HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, camDataBuf, CAM_DATA_LEN, &received, 3000);
 8002c38:	f107 0316 	add.w	r3, r7, #22
 8002c3c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c40:	9200      	str	r2, [sp, #0]
 8002c42:	2238      	movs	r2, #56	; 0x38
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f005 fa35 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	767b      	strb	r3, [r7, #25]
		if(received != CAM_DATA_LEN)
 8002c50:	8afb      	ldrh	r3, [r7, #22]
 8002c52:	2b38      	cmp	r3, #56	; 0x38
 8002c54:	d003      	beq.n	8002c5e <readData+0x10a>
		{
		  status = CAM_FAIL;
 8002c56:	2301      	movs	r3, #1
 8002c58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002c5c:	e032      	b.n	8002cc4 <readData+0x170>
		}
		else
		{
			*len = received;
 8002c5e:	8afa      	ldrh	r2, [r7, #22]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	801a      	strh	r2, [r3, #0]
			totReveived = totReveived + received;
 8002c64:	8afb      	ldrh	r3, [r7, #22]
 8002c66:	461a      	mov	r2, r3
 8002c68:	4b19      	ldr	r3, [pc, #100]	; (8002cd0 <readData+0x17c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	4a18      	ldr	r2, [pc, #96]	; (8002cd0 <readData+0x17c>)
 8002c70:	6013      	str	r3, [r2, #0]
			for(int i=0;i<received;i++)
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
 8002c76:	e013      	b.n	8002ca0 <readData+0x14c>
			{
				if((camDataBuf[i-1] == 0xff) && (camDataBuf[i-0] == 0xD9))
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	4413      	add	r3, r2
 8002c80:	781b      	ldrb	r3, [r3, #0]
 8002c82:	2bff      	cmp	r3, #255	; 0xff
 8002c84:	d109      	bne.n	8002c9a <readData+0x146>
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	68ba      	ldr	r2, [r7, #8]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	2bd9      	cmp	r3, #217	; 0xd9
 8002c90:	d103      	bne.n	8002c9a <readData+0x146>
				{
					status = CAM_END;
 8002c92:	2302      	movs	r3, #2
 8002c94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					break;
 8002c98:	e007      	b.n	8002caa <readData+0x156>
			for(int i=0;i<received;i++)
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca0:	8afb      	ldrh	r3, [r7, #22]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	dbe6      	blt.n	8002c78 <readData+0x124>
				}
			}
			if(status == CAM_END)
 8002caa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d108      	bne.n	8002cc4 <readData+0x170>
			{
				if(lenFromCam != totReveived)
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <readData+0x18c>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <readData+0x17c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d002      	beq.n	8002cc4 <readData+0x170>
				{
					status = CAM_FAIL;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
//				}
			}
		}
	}

	return status;
 8002cc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3730      	adds	r7, #48	; 0x30
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	200000f0 	.word	0x200000f0
 8002cd4:	20000008 	.word	0x20000008
 8002cd8:	2000043c 	.word	0x2000043c
 8002cdc:	20000000 	.word	0x20000000
 8002ce0:	200000f4 	.word	0x200000f4

08002ce4 <processCAM>:

CAM_StatusTypeDef processCAM(UART_HandleTypeDef *huart,struct rscode_driver *rsDriver)
{
 8002ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ce6:	b0a5      	sub	sp, #148	; 0x94
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef HAL_Status;
	CAM_StatusTypeDef camStatus  = CAM_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	uint16_t imageLen     = 0;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	uint16_t imageXferLen = 0;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    uint16_t len          = 0;
 8002d00:	2300      	movs	r3, #0
 8002d02:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	static uint16_t  imageSeqnum = 0;

	uint8_t txBuf[MTU_SIZE];
	uint8_t camDataBuf[CAM_DATA_LEN];

	switch(CAM_State)
 8002d06:	4bc0      	ldr	r3, [pc, #768]	; (8003008 <processCAM+0x324>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	f200 8176 	bhi.w	8002ffc <processCAM+0x318>
 8002d10:	a201      	add	r2, pc, #4	; (adr r2, 8002d18 <processCAM+0x34>)
 8002d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d16:	bf00      	nop
 8002d18:	08002d29 	.word	0x08002d29
 8002d1c:	08002d59 	.word	0x08002d59
 8002d20:	08002e65 	.word	0x08002e65
 8002d24:	08002f61 	.word	0x08002f61
	{
		case CAM_SETUP:
		{
			camStatus = setPhotoSize(huart);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff fd63 	bl	80027f4 <setPhotoSize>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			camStatus = resetCam(huart);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff fca5 	bl	8002684 <resetCam>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			if(camStatus == CAM_OK)
 8002d40:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d103      	bne.n	8002d50 <processCAM+0x6c>
			{
				CAM_State = CAM_TAKE_PIC;
 8002d48:	4baf      	ldr	r3, [pc, #700]	; (8003008 <processCAM+0x324>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				CAM_State = CAM_SETUP;
			}
			break;
 8002d4e:	e155      	b.n	8002ffc <processCAM+0x318>
				CAM_State = CAM_SETUP;
 8002d50:	4bad      	ldr	r3, [pc, #692]	; (8003008 <processCAM+0x324>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	701a      	strb	r2, [r3, #0]
			break;
 8002d56:	e151      	b.n	8002ffc <processCAM+0x318>
		}
		case CAM_TAKE_PIC:
		{
			camStatus = stopTakingPicture(huart);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff fce5 	bl	8002728 <stopTakingPicture>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			HAL_Delay(500);
 8002d64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d68:	f002 fb4c 	bl	8005404 <HAL_Delay>
			camStatus =  setCompression(huart);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f7ff fda1 	bl	80028b4 <setCompression>
 8002d72:	4603      	mov	r3, r0
 8002d74:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			if(camStatus == CAM_OK)
 8002d78:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f040 813a 	bne.w	8002ff6 <processCAM+0x312>
			{
				camStatus = takePhoto(huart);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff fe84 	bl	8002a90 <takePhoto>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				if(camStatus == CAM_OK)
 8002d8e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d162      	bne.n	8002e5c <processCAM+0x178>
				{
					camStatus = getLenOfPhoto(huart, &imageLen);
 8002d96:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff fde9 	bl	8002974 <getLenOfPhoto>
 8002da2:	4603      	mov	r3, r0
 8002da4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
					if(camStatus == CAM_OK)
 8002da8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d151      	bne.n	8002e54 <processCAM+0x170>
					{
						imageSeqnum = 0;
 8002db0:	4b96      	ldr	r3, [pc, #600]	; (800300c <processCAM+0x328>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	801a      	strh	r2, [r3, #0]
						memset(&HABPacketImageStart,'\0',sizeof(HABPacketImageStart));
 8002db6:	2211      	movs	r2, #17
 8002db8:	2100      	movs	r1, #0
 8002dba:	4895      	ldr	r0, [pc, #596]	; (8003010 <processCAM+0x32c>)
 8002dbc:	f005 fbd2 	bl	8008564 <memset>
						HABPacketImageStart.packetType  = START_IMAGE;
 8002dc0:	4b93      	ldr	r3, [pc, #588]	; (8003010 <processCAM+0x32c>)
 8002dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc6:	701a      	strb	r2, [r3, #0]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	705a      	strb	r2, [r3, #1]
						HABPacketImageStart.imageFileID = imageFileID;
 8002dcc:	4b91      	ldr	r3, [pc, #580]	; (8003014 <processCAM+0x330>)
 8002dce:	781a      	ldrb	r2, [r3, #0]
 8002dd0:	4b8f      	ldr	r3, [pc, #572]	; (8003010 <processCAM+0x32c>)
 8002dd2:	709a      	strb	r2, [r3, #2]
						HABPacketImageStart.fileSize    = imageLen;
 8002dd4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b8d      	ldr	r3, [pc, #564]	; (8003010 <processCAM+0x32c>)
 8002ddc:	f8c3 2003 	str.w	r2, [r3, #3]
						len = sizeof(HABPacketImageStart)-sizeof(HABPacketImageStart.crc16)-NPAR;
 8002de0:	2307      	movs	r3, #7
 8002de2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
						HABPacketImageStart.crc16 = crc_16((unsigned char *)&HABPacketImageStart,len);
 8002de6:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8002dea:	4619      	mov	r1, r3
 8002dec:	4888      	ldr	r0, [pc, #544]	; (8003010 <processCAM+0x32c>)
 8002dee:	f000 f919 	bl	8003024 <crc_16>
 8002df2:	4603      	mov	r3, r0
 8002df4:	461a      	mov	r2, r3
 8002df6:	4b86      	ldr	r3, [pc, #536]	; (8003010 <processCAM+0x32c>)
 8002df8:	f8a3 2007 	strh.w	r2, [r3, #7]
						rscode_encode(rsDriver, (unsigned char *)&HABPacketImageStart, sizeof(HABPacketImageStart)-NPAR, (unsigned char *)&HABPacketImageStart);
 8002dfc:	4b84      	ldr	r3, [pc, #528]	; (8003010 <processCAM+0x32c>)
 8002dfe:	2209      	movs	r2, #9
 8002e00:	4983      	ldr	r1, [pc, #524]	; (8003010 <processCAM+0x32c>)
 8002e02:	6838      	ldr	r0, [r7, #0]
 8002e04:	f000 fbbe 	bl	8003584 <rscode_encode>

						memset(&txBuf,'\0',sizeof(txBuf));
 8002e08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e0c:	2240      	movs	r2, #64	; 0x40
 8002e0e:	2100      	movs	r1, #0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f005 fba7 	bl	8008564 <memset>
						memcpy(txBuf,&HABPacketImageStart,sizeof(HABPacketImageStart));
 8002e16:	4b7e      	ldr	r3, [pc, #504]	; (8003010 <processCAM+0x32c>)
 8002e18:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002e1c:	461d      	mov	r5, r3
 8002e1e:	6828      	ldr	r0, [r5, #0]
 8002e20:	6869      	ldr	r1, [r5, #4]
 8002e22:	68aa      	ldr	r2, [r5, #8]
 8002e24:	68eb      	ldr	r3, [r5, #12]
 8002e26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e28:	7c2b      	ldrb	r3, [r5, #16]
 8002e2a:	7023      	strb	r3, [r4, #0]
						HAL_Status =  radioTxData(txBuf,sizeof(HABPacketImageStart));
 8002e2c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002e30:	2111      	movs	r1, #17
 8002e32:	4618      	mov	r0, r3
 8002e34:	f001 fd8e 	bl	8004954 <radioTxData>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
						if(HAL_Status != HAL_OK)
 8002e3e:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d002      	beq.n	8002e4c <processCAM+0x168>
						{
							CAM_State = CAM_SETUP;
 8002e46:	4b70      	ldr	r3, [pc, #448]	; (8003008 <processCAM+0x324>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	701a      	strb	r2, [r3, #0]
						}
						CAM_State = CAM_DATA_XFER;
 8002e4c:	4b6e      	ldr	r3, [pc, #440]	; (8003008 <processCAM+0x324>)
 8002e4e:	2202      	movs	r2, #2
 8002e50:	701a      	strb	r2, [r3, #0]
				else
				{
					CAM_State = CAM_TAKE_PIC;
				}
			}
			break;
 8002e52:	e0d0      	b.n	8002ff6 <processCAM+0x312>
						CAM_State = CAM_SETUP;
 8002e54:	4b6c      	ldr	r3, [pc, #432]	; (8003008 <processCAM+0x324>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	701a      	strb	r2, [r3, #0]
			break;
 8002e5a:	e0cc      	b.n	8002ff6 <processCAM+0x312>
					CAM_State = CAM_TAKE_PIC;
 8002e5c:	4b6a      	ldr	r3, [pc, #424]	; (8003008 <processCAM+0x324>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	701a      	strb	r2, [r3, #0]
			break;
 8002e62:	e0c8      	b.n	8002ff6 <processCAM+0x312>
		}
		case CAM_DATA_XFER:
		{
			camStatus =  readData(huart, camDataBuf, &imageXferLen);
 8002e64:	f107 0286 	add.w	r2, r7, #134	; 0x86
 8002e68:	f107 030c 	add.w	r3, r7, #12
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fe70 	bl	8002b54 <readData>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			switch(camStatus)
 8002e7a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d007      	beq.n	8002e92 <processCAM+0x1ae>
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	f300 80b9 	bgt.w	8002ffa <processCAM+0x316>
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <processCAM+0x1ae>
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d062      	beq.n	8002f56 <processCAM+0x272>
				{
					CAM_State = CAM_TAKE_PIC;
					break;
				}
			}
			break;
 8002e90:	e0b3      	b.n	8002ffa <processCAM+0x316>
					HABPacketImageData.packetType = IMAGE_DATA;
 8002e92:	4b61      	ldr	r3, [pc, #388]	; (8003018 <processCAM+0x334>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	f062 0211 	orn	r2, r2, #17
 8002e9a:	701a      	strb	r2, [r3, #0]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	705a      	strb	r2, [r3, #1]
					HABPacketImageData.imageFileID = imageFileID;
 8002ea0:	4b5c      	ldr	r3, [pc, #368]	; (8003014 <processCAM+0x330>)
 8002ea2:	781a      	ldrb	r2, [r3, #0]
 8002ea4:	4b5c      	ldr	r3, [pc, #368]	; (8003018 <processCAM+0x334>)
 8002ea6:	709a      	strb	r2, [r3, #2]
					HABPacketImageData.imageSeqnum = imageSeqnum;
 8002ea8:	4b58      	ldr	r3, [pc, #352]	; (800300c <processCAM+0x328>)
 8002eaa:	881a      	ldrh	r2, [r3, #0]
 8002eac:	4b5a      	ldr	r3, [pc, #360]	; (8003018 <processCAM+0x334>)
 8002eae:	f8a3 2003 	strh.w	r2, [r3, #3]
					HABPacketImageData.imageDataLen = imageXferLen;
 8002eb2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	4b57      	ldr	r3, [pc, #348]	; (8003018 <processCAM+0x334>)
 8002eba:	715a      	strb	r2, [r3, #5]
					memcpy(&HABPacketImageData.imageData,&camDataBuf,HABPacketImageData.imageDataLen);
 8002ebc:	4b56      	ldr	r3, [pc, #344]	; (8003018 <processCAM+0x334>)
 8002ebe:	795b      	ldrb	r3, [r3, #5]
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	f107 030c 	add.w	r3, r7, #12
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4854      	ldr	r0, [pc, #336]	; (800301c <processCAM+0x338>)
 8002eca:	f005 fb3d 	bl	8008548 <memcpy>
					len = sizeof(HABPacketImageData)-sizeof(HABPacketImageData.crc16);
 8002ece:	233e      	movs	r3, #62	; 0x3e
 8002ed0:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
					HABPacketImageData.crc16 = crc_16((unsigned char *)&HABPacketImageData,len);
 8002ed4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8002ed8:	4619      	mov	r1, r3
 8002eda:	484f      	ldr	r0, [pc, #316]	; (8003018 <processCAM+0x334>)
 8002edc:	f000 f8a2 	bl	8003024 <crc_16>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	4b4c      	ldr	r3, [pc, #304]	; (8003018 <processCAM+0x334>)
 8002ee6:	87da      	strh	r2, [r3, #62]	; 0x3e
					memset(&txBuf,'\0',sizeof(txBuf));
 8002ee8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002eec:	2240      	movs	r2, #64	; 0x40
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f005 fb37 	bl	8008564 <memset>
					memcpy(txBuf,&HABPacketImageData,sizeof(HABPacketImageData));
 8002ef6:	4b48      	ldr	r3, [pc, #288]	; (8003018 <processCAM+0x334>)
 8002ef8:	461c      	mov	r4, r3
 8002efa:	f107 0644 	add.w	r6, r7, #68	; 0x44
 8002efe:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8002f02:	4635      	mov	r5, r6
 8002f04:	4623      	mov	r3, r4
 8002f06:	6818      	ldr	r0, [r3, #0]
 8002f08:	6859      	ldr	r1, [r3, #4]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f10:	3410      	adds	r4, #16
 8002f12:	3610      	adds	r6, #16
 8002f14:	4564      	cmp	r4, ip
 8002f16:	d1f4      	bne.n	8002f02 <processCAM+0x21e>
					HAL_Status =  radioTxData(txBuf,sizeof(HABPacketImageData));
 8002f18:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f1c:	2140      	movs	r1, #64	; 0x40
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f001 fd18 	bl	8004954 <radioTxData>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
					if(HAL_Status != HAL_OK)
 8002f2a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <processCAM+0x256>
						CAM_State = CAM_SETUP;
 8002f32:	4b35      	ldr	r3, [pc, #212]	; (8003008 <processCAM+0x324>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
 8002f38:	e006      	b.n	8002f48 <processCAM+0x264>
						if(camStatus == CAM_END)
 8002f3a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d102      	bne.n	8002f48 <processCAM+0x264>
							CAM_State = CAM_END_XFER;
 8002f42:	4b31      	ldr	r3, [pc, #196]	; (8003008 <processCAM+0x324>)
 8002f44:	2203      	movs	r2, #3
 8002f46:	701a      	strb	r2, [r3, #0]
					imageSeqnum = imageSeqnum + 1;
 8002f48:	4b30      	ldr	r3, [pc, #192]	; (800300c <processCAM+0x328>)
 8002f4a:	881b      	ldrh	r3, [r3, #0]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	4b2e      	ldr	r3, [pc, #184]	; (800300c <processCAM+0x328>)
 8002f52:	801a      	strh	r2, [r3, #0]
					break;
 8002f54:	e003      	b.n	8002f5e <processCAM+0x27a>
					CAM_State = CAM_TAKE_PIC;
 8002f56:	4b2c      	ldr	r3, [pc, #176]	; (8003008 <processCAM+0x324>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
					break;
 8002f5c:	bf00      	nop
			break;
 8002f5e:	e04c      	b.n	8002ffa <processCAM+0x316>
		}
		case CAM_END_XFER:
		{

			HABPacketImageEnd.packetType    = END_IMAGE;
 8002f60:	4b2f      	ldr	r3, [pc, #188]	; (8003020 <processCAM+0x33c>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	f062 0222 	orn	r2, r2, #34	; 0x22
 8002f68:	701a      	strb	r2, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	705a      	strb	r2, [r3, #1]
			HABPacketImageEnd.imageFileID   = imageFileID;
 8002f6e:	4b29      	ldr	r3, [pc, #164]	; (8003014 <processCAM+0x330>)
 8002f70:	781a      	ldrb	r2, [r3, #0]
 8002f72:	4b2b      	ldr	r3, [pc, #172]	; (8003020 <processCAM+0x33c>)
 8002f74:	709a      	strb	r2, [r3, #2]
			len = sizeof(HABPacketImageEnd)-sizeof(HABPacketImageEnd.crc16)-NPAR;
 8002f76:	2303      	movs	r3, #3
 8002f78:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
			HABPacketImageEnd.crc16 = crc_16((unsigned char *)&HABPacketImageEnd,len);
 8002f7c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8002f80:	4619      	mov	r1, r3
 8002f82:	4827      	ldr	r0, [pc, #156]	; (8003020 <processCAM+0x33c>)
 8002f84:	f000 f84e 	bl	8003024 <crc_16>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	4b24      	ldr	r3, [pc, #144]	; (8003020 <processCAM+0x33c>)
 8002f8e:	f8a3 2003 	strh.w	r2, [r3, #3]
			rscode_encode(rsDriver, (unsigned char *)&HABPacketImageEnd, sizeof(HABPacketImageEnd)-NPAR, (unsigned char *)&HABPacketImageEnd);
 8002f92:	4b23      	ldr	r3, [pc, #140]	; (8003020 <processCAM+0x33c>)
 8002f94:	2205      	movs	r2, #5
 8002f96:	4922      	ldr	r1, [pc, #136]	; (8003020 <processCAM+0x33c>)
 8002f98:	6838      	ldr	r0, [r7, #0]
 8002f9a:	f000 faf3 	bl	8003584 <rscode_encode>
			memset(&txBuf,'\0',sizeof(txBuf));
 8002f9e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fa2:	2240      	movs	r2, #64	; 0x40
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f005 fadc 	bl	8008564 <memset>
			memcpy(txBuf,&HABPacketImageEnd,sizeof(HABPacketImageEnd));
 8002fac:	4a1c      	ldr	r2, [pc, #112]	; (8003020 <processCAM+0x33c>)
 8002fae:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fb2:	4614      	mov	r4, r2
 8002fb4:	6820      	ldr	r0, [r4, #0]
 8002fb6:	6861      	ldr	r1, [r4, #4]
 8002fb8:	68a2      	ldr	r2, [r4, #8]
 8002fba:	c307      	stmia	r3!, {r0, r1, r2}
 8002fbc:	7b22      	ldrb	r2, [r4, #12]
 8002fbe:	701a      	strb	r2, [r3, #0]
			HAL_Status =  radioTxData(txBuf,sizeof(HABPacketImageEnd));
 8002fc0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fc4:	210d      	movs	r1, #13
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f001 fcc4 	bl	8004954 <radioTxData>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			if(HAL_Status == HAL_OK)
 8002fd2:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d109      	bne.n	8002fee <processCAM+0x30a>
			{
				CAM_State = CAM_TAKE_PIC;
 8002fda:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <processCAM+0x324>)
 8002fdc:	2201      	movs	r2, #1
 8002fde:	701a      	strb	r2, [r3, #0]
				imageFileID = imageFileID +1;
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <processCAM+0x330>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <processCAM+0x330>)
 8002fea:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				CAM_State = CAM_TAKE_PIC;
			}
			break;
 8002fec:	e006      	b.n	8002ffc <processCAM+0x318>
				CAM_State = CAM_TAKE_PIC;
 8002fee:	4b06      	ldr	r3, [pc, #24]	; (8003008 <processCAM+0x324>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	701a      	strb	r2, [r3, #0]
			break;
 8002ff4:	e002      	b.n	8002ffc <processCAM+0x318>
			break;
 8002ff6:	bf00      	nop
 8002ff8:	e000      	b.n	8002ffc <processCAM+0x318>
			break;
 8002ffa:	bf00      	nop
		}
	}

	return camStatus;
 8002ffc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
};
 8003000:	4618      	mov	r0, r3
 8003002:	3794      	adds	r7, #148	; 0x94
 8003004:	46bd      	mov	sp, r7
 8003006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003008:	200000f8 	.word	0x200000f8
 800300c:	200000fa 	.word	0x200000fa
 8003010:	20000428 	.word	0x20000428
 8003014:	200000fc 	.word	0x200000fc
 8003018:	200003e8 	.word	0x200003e8
 800301c:	200003ee 	.word	0x200003ee
 8003020:	200003d0 	.word	0x200003d0

08003024 <crc_16>:
 * bytes to check is also a parameter. The number of the bytes in the string is
 * limited by the constant SIZE_MAX.
 */

uint16_t crc_16(unsigned char *input_str, size_t num_bytes )
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]

	uint16_t crc;
	const unsigned char *ptr;
	size_t a;

	if ( ! crc_tab16_init ) init_crc16_tab();
 800302e:	4b17      	ldr	r3, [pc, #92]	; (800308c <crc_16+0x68>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	f083 0301 	eor.w	r3, r3, #1
 8003036:	b2db      	uxtb	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <crc_16+0x1c>
 800303c:	f000 f82a 	bl	8003094 <init_crc16_tab>

	crc = CRC_START_16;
 8003040:	2300      	movs	r3, #0
 8003042:	82fb      	strh	r3, [r7, #22]
	ptr = input_str;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	613b      	str	r3, [r7, #16]

	if ( ptr != NULL ) for (a=0; a<num_bytes; a++) {
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d018      	beq.n	8003080 <crc_16+0x5c>
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	e011      	b.n	8003078 <crc_16+0x54>

		crc = (crc >> 8) ^ crc_tab16[ (crc ^ (uint16_t) *ptr++) & 0x00FF ];
 8003054:	8afb      	ldrh	r3, [r7, #22]
 8003056:	0a1b      	lsrs	r3, r3, #8
 8003058:	b29a      	uxth	r2, r3
 800305a:	8af9      	ldrh	r1, [r7, #22]
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1c58      	adds	r0, r3, #1
 8003060:	6138      	str	r0, [r7, #16]
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	404b      	eors	r3, r1
 8003066:	b2db      	uxtb	r3, r3
 8003068:	4909      	ldr	r1, [pc, #36]	; (8003090 <crc_16+0x6c>)
 800306a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800306e:	4053      	eors	r3, r2
 8003070:	82fb      	strh	r3, [r7, #22]
	if ( ptr != NULL ) for (a=0; a<num_bytes; a++) {
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	3301      	adds	r3, #1
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d3e9      	bcc.n	8003054 <crc_16+0x30>
	}

	return crc;
 8003080:	8afb      	ldrh	r3, [r7, #22]

}  /* crc_16 */
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	200000fd 	.word	0x200000fd
 8003090:	20000100 	.word	0x20000100

08003094 <init_crc16_tab>:
 * that can be used directly in the XOR arithmetic in the algorithm. This
 * lookup table is calculated by the init_crc16_tab() routine, the first time
 * the CRC function is called.
 */

static void init_crc16_tab( void ) {
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
	uint16_t i;
	uint16_t j;
	uint16_t crc;
	uint16_t c;

	for (i=0; i<256; i++) {
 800309a:	2300      	movs	r3, #0
 800309c:	80fb      	strh	r3, [r7, #6]
 800309e:	e029      	b.n	80030f4 <init_crc16_tab+0x60>

		crc = 0;
 80030a0:	2300      	movs	r3, #0
 80030a2:	807b      	strh	r3, [r7, #2]
		c   = i;
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	803b      	strh	r3, [r7, #0]

		for (j=0; j<8; j++) {
 80030a8:	2300      	movs	r3, #0
 80030aa:	80bb      	strh	r3, [r7, #4]
 80030ac:	e017      	b.n	80030de <init_crc16_tab+0x4a>

			if ( (crc ^ c) & 0x0001 ) crc = ( crc >> 1 ) ^ CRC_POLY_16;
 80030ae:	887a      	ldrh	r2, [r7, #2]
 80030b0:	883b      	ldrh	r3, [r7, #0]
 80030b2:	4053      	eors	r3, r2
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d006      	beq.n	80030cc <init_crc16_tab+0x38>
 80030be:	887b      	ldrh	r3, [r7, #2]
 80030c0:	085b      	lsrs	r3, r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	4b11      	ldr	r3, [pc, #68]	; (800310c <init_crc16_tab+0x78>)
 80030c6:	4053      	eors	r3, r2
 80030c8:	807b      	strh	r3, [r7, #2]
 80030ca:	e002      	b.n	80030d2 <init_crc16_tab+0x3e>
			else                      crc =   crc >> 1;
 80030cc:	887b      	ldrh	r3, [r7, #2]
 80030ce:	085b      	lsrs	r3, r3, #1
 80030d0:	807b      	strh	r3, [r7, #2]

			c = c >> 1;
 80030d2:	883b      	ldrh	r3, [r7, #0]
 80030d4:	085b      	lsrs	r3, r3, #1
 80030d6:	803b      	strh	r3, [r7, #0]
		for (j=0; j<8; j++) {
 80030d8:	88bb      	ldrh	r3, [r7, #4]
 80030da:	3301      	adds	r3, #1
 80030dc:	80bb      	strh	r3, [r7, #4]
 80030de:	88bb      	ldrh	r3, [r7, #4]
 80030e0:	2b07      	cmp	r3, #7
 80030e2:	d9e4      	bls.n	80030ae <init_crc16_tab+0x1a>
		}

		crc_tab16[i] = crc;
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	490a      	ldr	r1, [pc, #40]	; (8003110 <init_crc16_tab+0x7c>)
 80030e8:	887a      	ldrh	r2, [r7, #2]
 80030ea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i=0; i<256; i++) {
 80030ee:	88fb      	ldrh	r3, [r7, #6]
 80030f0:	3301      	adds	r3, #1
 80030f2:	80fb      	strh	r3, [r7, #6]
 80030f4:	88fb      	ldrh	r3, [r7, #6]
 80030f6:	2bff      	cmp	r3, #255	; 0xff
 80030f8:	d9d2      	bls.n	80030a0 <init_crc16_tab+0xc>
	}

	crc_tab16_init = true;
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <init_crc16_tab+0x80>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]

}  /* init_crc16_tab */
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	ffffa001 	.word	0xffffa001
 8003110:	20000100 	.word	0x20000100
 8003114:	200000fd 	.word	0x200000fd

08003118 <space>:
HAL_StatusTypeDef HAL_Status;
int spaceDelay  = 20;
uint8_t txBuf[] = {0};

void space()
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
    HAL_Delay(spaceDelay);
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <space+0x14>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f002 f96f 	bl	8005404 <HAL_Delay>
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000018 	.word	0x20000018

08003130 <characterSpace>:

void characterSpace()
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
	HAL_Delay(spaceDelay*9);
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <characterSpace+0x18>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4613      	mov	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	4413      	add	r3, r2
 800313e:	4618      	mov	r0, r3
 8003140:	f002 f960 	bl	8005404 <HAL_Delay>
}
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000018 	.word	0x20000018

0800314c <dit>:

void dit()
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	HAL_Status = radio_write_register(0x34, 0x60);
 8003150:	2160      	movs	r1, #96	; 0x60
 8003152:	2034      	movs	r0, #52	; 0x34
 8003154:	f001 fa8a 	bl	800466c <radio_write_register>
 8003158:	4603      	mov	r3, r0
 800315a:	461a      	mov	r2, r3
 800315c:	4b06      	ldr	r3, [pc, #24]	; (8003178 <dit+0x2c>)
 800315e:	701a      	strb	r2, [r3, #0]
	HAL_Status =  radioTxData(txBuf,sizeof(txBuf));
 8003160:	2101      	movs	r1, #1
 8003162:	4806      	ldr	r0, [pc, #24]	; (800317c <dit+0x30>)
 8003164:	f001 fbf6 	bl	8004954 <radioTxData>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	4b02      	ldr	r3, [pc, #8]	; (8003178 <dit+0x2c>)
 800316e:	701a      	strb	r2, [r3, #0]
	space();
 8003170:	f7ff ffd2 	bl	8003118 <space>
}
 8003174:	bf00      	nop
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20000441 	.word	0x20000441
 800317c:	20000300 	.word	0x20000300

08003180 <dah>:

void dah()
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
	HAL_Status = radio_write_register(0x34, 0xff);
 8003184:	21ff      	movs	r1, #255	; 0xff
 8003186:	2034      	movs	r0, #52	; 0x34
 8003188:	f001 fa70 	bl	800466c <radio_write_register>
 800318c:	4603      	mov	r3, r0
 800318e:	461a      	mov	r2, r3
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <dah+0x2c>)
 8003192:	701a      	strb	r2, [r3, #0]
	HAL_Status =  radioTxData(txBuf,sizeof(txBuf));
 8003194:	2101      	movs	r1, #1
 8003196:	4806      	ldr	r0, [pc, #24]	; (80031b0 <dah+0x30>)
 8003198:	f001 fbdc 	bl	8004954 <radioTxData>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	4b02      	ldr	r3, [pc, #8]	; (80031ac <dah+0x2c>)
 80031a2:	701a      	strb	r2, [r3, #0]
	space();
 80031a4:	f7ff ffb8 	bl	8003118 <space>
}
 80031a8:	bf00      	nop
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000441 	.word	0x20000441
 80031b0:	20000300 	.word	0x20000300

080031b4 <sendCharacter>:

void sendCharacter(char c)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	71fb      	strb	r3, [r7, #7]
	switch(c)
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	3b20      	subs	r3, #32
 80031c2:	2b3a      	cmp	r3, #58	; 0x3a
 80031c4:	f200 81a8 	bhi.w	8003518 <sendCharacter+0x364>
 80031c8:	a201      	add	r2, pc, #4	; (adr r2, 80031d0 <sendCharacter+0x1c>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	08003513 	.word	0x08003513
 80031d4:	08003519 	.word	0x08003519
 80031d8:	08003519 	.word	0x08003519
 80031dc:	08003519 	.word	0x08003519
 80031e0:	08003519 	.word	0x08003519
 80031e4:	08003519 	.word	0x08003519
 80031e8:	08003519 	.word	0x08003519
 80031ec:	08003519 	.word	0x08003519
 80031f0:	08003519 	.word	0x08003519
 80031f4:	08003519 	.word	0x08003519
 80031f8:	08003519 	.word	0x08003519
 80031fc:	08003519 	.word	0x08003519
 8003200:	08003519 	.word	0x08003519
 8003204:	08003519 	.word	0x08003519
 8003208:	08003519 	.word	0x08003519
 800320c:	08003519 	.word	0x08003519
 8003210:	080034fd 	.word	0x080034fd
 8003214:	08003437 	.word	0x08003437
 8003218:	0800344d 	.word	0x0800344d
 800321c:	08003463 	.word	0x08003463
 8003220:	08003479 	.word	0x08003479
 8003224:	0800348f 	.word	0x0800348f
 8003228:	080034a5 	.word	0x080034a5
 800322c:	080034bb 	.word	0x080034bb
 8003230:	080034d1 	.word	0x080034d1
 8003234:	080034e7 	.word	0x080034e7
 8003238:	08003519 	.word	0x08003519
 800323c:	08003519 	.word	0x08003519
 8003240:	08003519 	.word	0x08003519
 8003244:	08003519 	.word	0x08003519
 8003248:	08003519 	.word	0x08003519
 800324c:	08003519 	.word	0x08003519
 8003250:	08003519 	.word	0x08003519
 8003254:	080032bd 	.word	0x080032bd
 8003258:	080032c7 	.word	0x080032c7
 800325c:	080032d9 	.word	0x080032d9
 8003260:	080032eb 	.word	0x080032eb
 8003264:	080032f9 	.word	0x080032f9
 8003268:	080032ff 	.word	0x080032ff
 800326c:	0800330f 	.word	0x0800330f
 8003270:	0800331d 	.word	0x0800331d
 8003274:	0800332f 	.word	0x0800332f
 8003278:	08003339 	.word	0x08003339
 800327c:	0800334b 	.word	0x0800334b
 8003280:	08003359 	.word	0x08003359
 8003284:	0800336b 	.word	0x0800336b
 8003288:	08003375 	.word	0x08003375
 800328c:	0800337f 	.word	0x0800337f
 8003290:	0800338d 	.word	0x0800338d
 8003294:	0800339f 	.word	0x0800339f
 8003298:	080033b1 	.word	0x080033b1
 800329c:	080033bf 	.word	0x080033bf
 80032a0:	080033cd 	.word	0x080033cd
 80032a4:	080033d3 	.word	0x080033d3
 80032a8:	080033e1 	.word	0x080033e1
 80032ac:	080033f3 	.word	0x080033f3
 80032b0:	08003401 	.word	0x08003401
 80032b4:	08003413 	.word	0x08003413
 80032b8:	08003425 	.word	0x08003425
	{
		case 'A':
			dit();
 80032bc:	f7ff ff46 	bl	800314c <dit>
			dah();
 80032c0:	f7ff ff5e 	bl	8003180 <dah>
			break;
 80032c4:	e128      	b.n	8003518 <sendCharacter+0x364>
		case 'B':
			dah();
 80032c6:	f7ff ff5b 	bl	8003180 <dah>
			dit();
 80032ca:	f7ff ff3f 	bl	800314c <dit>
			dit();
 80032ce:	f7ff ff3d 	bl	800314c <dit>
			dit();
 80032d2:	f7ff ff3b 	bl	800314c <dit>
			break;
 80032d6:	e11f      	b.n	8003518 <sendCharacter+0x364>
		case 'C':
			dah();
 80032d8:	f7ff ff52 	bl	8003180 <dah>
			dit();
 80032dc:	f7ff ff36 	bl	800314c <dit>
			dah();
 80032e0:	f7ff ff4e 	bl	8003180 <dah>
			dit();
 80032e4:	f7ff ff32 	bl	800314c <dit>
			break;
 80032e8:	e116      	b.n	8003518 <sendCharacter+0x364>
		case 'D':
			dah();
 80032ea:	f7ff ff49 	bl	8003180 <dah>
			dit();
 80032ee:	f7ff ff2d 	bl	800314c <dit>
			dit();
 80032f2:	f7ff ff2b 	bl	800314c <dit>
			break;
 80032f6:	e10f      	b.n	8003518 <sendCharacter+0x364>
		case 'E':
			dit();
 80032f8:	f7ff ff28 	bl	800314c <dit>
			break;
 80032fc:	e10c      	b.n	8003518 <sendCharacter+0x364>
		case 'F':
			dit();
 80032fe:	f7ff ff25 	bl	800314c <dit>
			dit();
 8003302:	f7ff ff23 	bl	800314c <dit>
			dah();
 8003306:	f7ff ff3b 	bl	8003180 <dah>
			dit();
 800330a:	f7ff ff1f 	bl	800314c <dit>
		case 'G':
			dah();
 800330e:	f7ff ff37 	bl	8003180 <dah>
			dah();
 8003312:	f7ff ff35 	bl	8003180 <dah>
			dit();
 8003316:	f7ff ff19 	bl	800314c <dit>
			break;
 800331a:	e0fd      	b.n	8003518 <sendCharacter+0x364>
		case 'H':
			dit();
 800331c:	f7ff ff16 	bl	800314c <dit>
			dit();
 8003320:	f7ff ff14 	bl	800314c <dit>
			dit();
 8003324:	f7ff ff12 	bl	800314c <dit>
			dit();
 8003328:	f7ff ff10 	bl	800314c <dit>
			break;
 800332c:	e0f4      	b.n	8003518 <sendCharacter+0x364>
		case 'I':
			dit();
 800332e:	f7ff ff0d 	bl	800314c <dit>
			dit();
 8003332:	f7ff ff0b 	bl	800314c <dit>
			break;
 8003336:	e0ef      	b.n	8003518 <sendCharacter+0x364>
		case 'J':
			dit();
 8003338:	f7ff ff08 	bl	800314c <dit>
			dah();
 800333c:	f7ff ff20 	bl	8003180 <dah>
			dah();
 8003340:	f7ff ff1e 	bl	8003180 <dah>
			dah();
 8003344:	f7ff ff1c 	bl	8003180 <dah>
			break;
 8003348:	e0e6      	b.n	8003518 <sendCharacter+0x364>
		case 'K':
			dah();
 800334a:	f7ff ff19 	bl	8003180 <dah>
			dit();
 800334e:	f7ff fefd 	bl	800314c <dit>
			dah();
 8003352:	f7ff ff15 	bl	8003180 <dah>
			break;
 8003356:	e0df      	b.n	8003518 <sendCharacter+0x364>
		case 'L':
			dit();
 8003358:	f7ff fef8 	bl	800314c <dit>
			dah();
 800335c:	f7ff ff10 	bl	8003180 <dah>
			dit();
 8003360:	f7ff fef4 	bl	800314c <dit>
			dit();
 8003364:	f7ff fef2 	bl	800314c <dit>
			break;
 8003368:	e0d6      	b.n	8003518 <sendCharacter+0x364>
		case 'M':
			dah();
 800336a:	f7ff ff09 	bl	8003180 <dah>
			dah();
 800336e:	f7ff ff07 	bl	8003180 <dah>
			break;
 8003372:	e0d1      	b.n	8003518 <sendCharacter+0x364>
		case 'N':
			dah();
 8003374:	f7ff ff04 	bl	8003180 <dah>
			dit();
 8003378:	f7ff fee8 	bl	800314c <dit>
			break;
 800337c:	e0cc      	b.n	8003518 <sendCharacter+0x364>
		case 'O':
			dah();
 800337e:	f7ff feff 	bl	8003180 <dah>
			dah();
 8003382:	f7ff fefd 	bl	8003180 <dah>
			dah();
 8003386:	f7ff fefb 	bl	8003180 <dah>
			break;
 800338a:	e0c5      	b.n	8003518 <sendCharacter+0x364>
		case 'P':
			dit();
 800338c:	f7ff fede 	bl	800314c <dit>
			dah();
 8003390:	f7ff fef6 	bl	8003180 <dah>
			dah();
 8003394:	f7ff fef4 	bl	8003180 <dah>
			dit();
 8003398:	f7ff fed8 	bl	800314c <dit>
			break;
 800339c:	e0bc      	b.n	8003518 <sendCharacter+0x364>
		case 'Q':
			dah();
 800339e:	f7ff feef 	bl	8003180 <dah>
			dah();
 80033a2:	f7ff feed 	bl	8003180 <dah>
			dit();
 80033a6:	f7ff fed1 	bl	800314c <dit>
			dah();
 80033aa:	f7ff fee9 	bl	8003180 <dah>
			break;
 80033ae:	e0b3      	b.n	8003518 <sendCharacter+0x364>
		case 'R':
			dit();
 80033b0:	f7ff fecc 	bl	800314c <dit>
			dah();
 80033b4:	f7ff fee4 	bl	8003180 <dah>
			dit();
 80033b8:	f7ff fec8 	bl	800314c <dit>
			break;
 80033bc:	e0ac      	b.n	8003518 <sendCharacter+0x364>
		case 'S':
			dit();
 80033be:	f7ff fec5 	bl	800314c <dit>
			dit();
 80033c2:	f7ff fec3 	bl	800314c <dit>
			dit();
 80033c6:	f7ff fec1 	bl	800314c <dit>
			break;
 80033ca:	e0a5      	b.n	8003518 <sendCharacter+0x364>
		case 'T':
			dah();
 80033cc:	f7ff fed8 	bl	8003180 <dah>
			break;
 80033d0:	e0a2      	b.n	8003518 <sendCharacter+0x364>
		case 'U':
			dit();
 80033d2:	f7ff febb 	bl	800314c <dit>
			dit();
 80033d6:	f7ff feb9 	bl	800314c <dit>
			dah();
 80033da:	f7ff fed1 	bl	8003180 <dah>
			break;
 80033de:	e09b      	b.n	8003518 <sendCharacter+0x364>
		case 'V':
			dit();
 80033e0:	f7ff feb4 	bl	800314c <dit>
			dit();
 80033e4:	f7ff feb2 	bl	800314c <dit>
			dit();
 80033e8:	f7ff feb0 	bl	800314c <dit>
			dah();
 80033ec:	f7ff fec8 	bl	8003180 <dah>
			break;
 80033f0:	e092      	b.n	8003518 <sendCharacter+0x364>
		case 'W':
			dit();
 80033f2:	f7ff feab 	bl	800314c <dit>
			dah();
 80033f6:	f7ff fec3 	bl	8003180 <dah>
			dah();
 80033fa:	f7ff fec1 	bl	8003180 <dah>
			break;
 80033fe:	e08b      	b.n	8003518 <sendCharacter+0x364>
		case 'X':
			dah();
 8003400:	f7ff febe 	bl	8003180 <dah>
			dit();
 8003404:	f7ff fea2 	bl	800314c <dit>
			dit();
 8003408:	f7ff fea0 	bl	800314c <dit>
			dah();
 800340c:	f7ff feb8 	bl	8003180 <dah>
			break;
 8003410:	e082      	b.n	8003518 <sendCharacter+0x364>
		case 'Y':
			dah();
 8003412:	f7ff feb5 	bl	8003180 <dah>
			dit();
 8003416:	f7ff fe99 	bl	800314c <dit>
			dah();
 800341a:	f7ff feb1 	bl	8003180 <dah>
			dah();
 800341e:	f7ff feaf 	bl	8003180 <dah>
			break;
 8003422:	e079      	b.n	8003518 <sendCharacter+0x364>
		case 'Z':
			dah();
 8003424:	f7ff feac 	bl	8003180 <dah>
			dah();
 8003428:	f7ff feaa 	bl	8003180 <dah>
			dit();
 800342c:	f7ff fe8e 	bl	800314c <dit>
			dit();
 8003430:	f7ff fe8c 	bl	800314c <dit>
			break;
 8003434:	e070      	b.n	8003518 <sendCharacter+0x364>
		case '1':
			dit();
 8003436:	f7ff fe89 	bl	800314c <dit>
			dah();
 800343a:	f7ff fea1 	bl	8003180 <dah>
			dah();
 800343e:	f7ff fe9f 	bl	8003180 <dah>
			dah();
 8003442:	f7ff fe9d 	bl	8003180 <dah>
			dah();
 8003446:	f7ff fe9b 	bl	8003180 <dah>
			break;
 800344a:	e065      	b.n	8003518 <sendCharacter+0x364>
		case '2':
			dit();
 800344c:	f7ff fe7e 	bl	800314c <dit>
			dit();
 8003450:	f7ff fe7c 	bl	800314c <dit>
			dah();
 8003454:	f7ff fe94 	bl	8003180 <dah>
			dah();
 8003458:	f7ff fe92 	bl	8003180 <dah>
			dah();
 800345c:	f7ff fe90 	bl	8003180 <dah>
			break;
 8003460:	e05a      	b.n	8003518 <sendCharacter+0x364>
		case '3':
			dit();
 8003462:	f7ff fe73 	bl	800314c <dit>
			dit();
 8003466:	f7ff fe71 	bl	800314c <dit>
			dit();
 800346a:	f7ff fe6f 	bl	800314c <dit>
			dah();
 800346e:	f7ff fe87 	bl	8003180 <dah>
			dah();
 8003472:	f7ff fe85 	bl	8003180 <dah>

			break;
 8003476:	e04f      	b.n	8003518 <sendCharacter+0x364>
		case '4':
			dit();
 8003478:	f7ff fe68 	bl	800314c <dit>
			dit();
 800347c:	f7ff fe66 	bl	800314c <dit>
			dit();
 8003480:	f7ff fe64 	bl	800314c <dit>
			dit();
 8003484:	f7ff fe62 	bl	800314c <dit>
			dah();
 8003488:	f7ff fe7a 	bl	8003180 <dah>
			break;
 800348c:	e044      	b.n	8003518 <sendCharacter+0x364>
		case '5':
			dit();
 800348e:	f7ff fe5d 	bl	800314c <dit>
			dit();
 8003492:	f7ff fe5b 	bl	800314c <dit>
			dit();
 8003496:	f7ff fe59 	bl	800314c <dit>
			dit();
 800349a:	f7ff fe57 	bl	800314c <dit>
			dit();
 800349e:	f7ff fe55 	bl	800314c <dit>
			break;
 80034a2:	e039      	b.n	8003518 <sendCharacter+0x364>
		case '6':
			dah();
 80034a4:	f7ff fe6c 	bl	8003180 <dah>
			dit();
 80034a8:	f7ff fe50 	bl	800314c <dit>
			dit();
 80034ac:	f7ff fe4e 	bl	800314c <dit>
			dit();
 80034b0:	f7ff fe4c 	bl	800314c <dit>
			dit();
 80034b4:	f7ff fe4a 	bl	800314c <dit>
			break;
 80034b8:	e02e      	b.n	8003518 <sendCharacter+0x364>
		case '7':
			dah();
 80034ba:	f7ff fe61 	bl	8003180 <dah>
			dah();
 80034be:	f7ff fe5f 	bl	8003180 <dah>
			dit();
 80034c2:	f7ff fe43 	bl	800314c <dit>
			dit();
 80034c6:	f7ff fe41 	bl	800314c <dit>
			dit();
 80034ca:	f7ff fe3f 	bl	800314c <dit>
			break;
 80034ce:	e023      	b.n	8003518 <sendCharacter+0x364>
		case '8':
			dah();
 80034d0:	f7ff fe56 	bl	8003180 <dah>
			dah();
 80034d4:	f7ff fe54 	bl	8003180 <dah>
			dah();
 80034d8:	f7ff fe52 	bl	8003180 <dah>
			dit();
 80034dc:	f7ff fe36 	bl	800314c <dit>
			dit();
 80034e0:	f7ff fe34 	bl	800314c <dit>
			break;
 80034e4:	e018      	b.n	8003518 <sendCharacter+0x364>
		case '9':
			dah();
 80034e6:	f7ff fe4b 	bl	8003180 <dah>
			dah();
 80034ea:	f7ff fe49 	bl	8003180 <dah>
			dah();
 80034ee:	f7ff fe47 	bl	8003180 <dah>
			dah();
 80034f2:	f7ff fe45 	bl	8003180 <dah>
			dit();
 80034f6:	f7ff fe29 	bl	800314c <dit>
			break;
 80034fa:	e00d      	b.n	8003518 <sendCharacter+0x364>
		case '0':
			dah();
 80034fc:	f7ff fe40 	bl	8003180 <dah>
			dah();
 8003500:	f7ff fe3e 	bl	8003180 <dah>
			dah();
 8003504:	f7ff fe3c 	bl	8003180 <dah>
			dah();
 8003508:	f7ff fe3a 	bl	8003180 <dah>
			dah();
 800350c:	f7ff fe38 	bl	8003180 <dah>
			break;
 8003510:	e002      	b.n	8003518 <sendCharacter+0x364>
		case ' ':
			characterSpace();
 8003512:	f7ff fe0d 	bl	8003130 <characterSpace>
			break;
 8003516:	bf00      	nop
	}

	characterSpace();
 8003518:	f7ff fe0a 	bl	8003130 <characterSpace>
}
 800351c:	bf00      	nop
 800351e:	3708      	adds	r7, #8
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <sendCallCW>:

void sendCallCW(char * call, int len)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
	int i;;

	characterSpace();
 800352e:	f7ff fdff 	bl	8003130 <characterSpace>
	characterSpace();
 8003532:	f7ff fdfd 	bl	8003130 <characterSpace>

	for(i=0;i< len;i++)
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	e009      	b.n	8003550 <sendCallCW+0x2c>
		sendCharacter(call[i]);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	4413      	add	r3, r2
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff fe35 	bl	80031b4 <sendCharacter>
	for(i=0;i< len;i++)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	3301      	adds	r3, #1
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	dbf1      	blt.n	800353c <sendCallCW+0x18>
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <rscode_init>:
#include "ecc.h"
#include "rs.h"
#include "berlekamp.h"

void rscode_init(struct rscode_driver * driver)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  zero_fill_from ((unsigned char *)driver,0,sizeof(struct rscode_driver));
 800356a:	f640 1288 	movw	r2, #2440	; 0x988
 800356e:	2100      	movs	r1, #0
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f001 fa5f 	bl	8004a34 <zero_fill_from>
  initialize_ecc (driver);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f001 fa4e 	bl	8004a18 <initialize_ecc>
}
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <rscode_encode>:

void rscode_encode(struct rscode_driver * driver, unsigned char *msg, int nbytes, unsigned char *dst)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
  encode_data (driver, msg, nbytes,dst);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f001 faf6 	bl	8004b8a <encode_data>
}
 800359e:	bf00      	nop
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <processExternalTemp>:
#include "packetDefs.h"
#include "externalTemp.h"
#include "stm32f1xx_hal.h"

int processExternalTemp(struct rscode_driver *rsDriver, float externalTemp)
{
 80035a6:	b590      	push	{r4, r7, lr}
 80035a8:	b099      	sub	sp, #100	; 0x64
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
 80035ae:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 80035b0:	2301      	movs	r3, #1
 80035b2:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint16_t len = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint8_t txBuf[MTU_SIZE];

	struct HABPacketExtTempInfoDataType HABPacketExtTempInfoData;

	memset(&HABPacketExtTempInfoData, '\0', sizeof(HABPacketExtTempInfoData));
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	2210      	movs	r2, #16
 80035c0:	2100      	movs	r1, #0
 80035c2:	4618      	mov	r0, r3
 80035c4:	f004 ffce 	bl	8008564 <memset>

	HABPacketExtTempInfoData.packetType  		= EXT_TEMP;
 80035c8:	2377      	movs	r3, #119	; 0x77
 80035ca:	813b      	strh	r3, [r7, #8]
	HABPacketExtTempInfoData.extTempInfoData  	= externalTemp;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	f8c7 300a 	str.w	r3, [r7, #10]

	len = sizeof(HABPacketExtTempInfoData)-sizeof(HABPacketExtTempInfoData.crc16)-NPAR;
 80035d2:	2306      	movs	r3, #6
 80035d4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HABPacketExtTempInfoData.crc16 = crc_16((unsigned char *)&HABPacketExtTempInfoData,len);
 80035d8:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 80035dc:	f107 0308 	add.w	r3, r7, #8
 80035e0:	4611      	mov	r1, r2
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fd1e 	bl	8003024 <crc_16>
 80035e8:	4603      	mov	r3, r0
 80035ea:	81fb      	strh	r3, [r7, #14]
	rscode_encode(rsDriver, (unsigned char *)&HABPacketExtTempInfoData, sizeof(HABPacketExtTempInfoData)-NPAR, (unsigned char *)&HABPacketExtTempInfoData);
 80035ec:	f107 0308 	add.w	r3, r7, #8
 80035f0:	f107 0108 	add.w	r1, r7, #8
 80035f4:	2208      	movs	r2, #8
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff ffc4 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketExtTempInfoData,sizeof(HABPacketExtTempInfoData));;
 80035fc:	f107 0418 	add.w	r4, r7, #24
 8003600:	f107 0308 	add.w	r3, r7, #8
 8003604:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003606:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketExtTempInfoData));
 800360a:	f107 0318 	add.w	r3, r7, #24
 800360e:	2110      	movs	r1, #16
 8003610:	4618      	mov	r0, r3
 8003612:	f001 f99f 	bl	8004954 <radioTxData>
 8003616:	4603      	mov	r3, r0
 8003618:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if(HAL_Status != HAL_OK)
	{

	}

	return status;
 800361c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 800361e:	4618      	mov	r0, r3
 8003620:	3764      	adds	r7, #100	; 0x64
 8003622:	46bd      	mov	sp, r7
 8003624:	bd90      	pop	{r4, r7, pc}

08003626 <gexp>:

#define PRIM_POLY 0435
#define NWM1 ((1 << 8)-1)

int gexp(__attribute__((unused)) struct rscode_driver * driver, int z)
{
 8003626:	b480      	push	{r7}
 8003628:	b08f      	sub	sp, #60	; 0x3c
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
  int i;
  int pinit,p1,p2,p3,p4,p5,p6,p7,p8;
  int ret = 1;
 8003630:	2301      	movs	r3, #1
 8003632:	613b      	str	r3, [r7, #16]

  pinit = p2 = p3 = p4 = p5 = p6 = p7 = p8 = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	61bb      	str	r3, [r7, #24]
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	61fb      	str	r3, [r7, #28]
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	623b      	str	r3, [r7, #32]
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	627b      	str	r3, [r7, #36]	; 0x24
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	62bb      	str	r3, [r7, #40]	; 0x28
 800364c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003652:	60fb      	str	r3, [r7, #12]
  p1 = 1;
 8003654:	2301      	movs	r3, #1
 8003656:	633b      	str	r3, [r7, #48]	; 0x30
  
  if(z!=0) {
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d038      	beq.n	80036d0 <gexp+0xaa>
    for (i = 1; i <= z; i++) {
 800365e:	2301      	movs	r3, #1
 8003660:	637b      	str	r3, [r7, #52]	; 0x34
 8003662:	e01a      	b.n	800369a <gexp+0x74>
      pinit = p8;
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	60fb      	str	r3, [r7, #12]
      p8 = p7;
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	617b      	str	r3, [r7, #20]
      p7 = p6;
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	61bb      	str	r3, [r7, #24]
      p6 = p5;
 8003670:	6a3b      	ldr	r3, [r7, #32]
 8003672:	61fb      	str	r3, [r7, #28]
      p5 = p4 ^ pinit;
 8003674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4053      	eors	r3, r2
 800367a:	623b      	str	r3, [r7, #32]
      p4 = p3 ^ pinit;
 800367c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	4053      	eors	r3, r2
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
      p3 = p2 ^ pinit;
 8003684:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4053      	eors	r3, r2
 800368a:	62bb      	str	r3, [r7, #40]	; 0x28
      p2 = p1;
 800368c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368e:	62fb      	str	r3, [r7, #44]	; 0x2c
      p1 = pinit;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	633b      	str	r3, [r7, #48]	; 0x30
    for (i = 1; i <= z; i++) {
 8003694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003696:	3301      	adds	r3, #1
 8003698:	637b      	str	r3, [r7, #52]	; 0x34
 800369a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	dde0      	ble.n	8003664 <gexp+0x3e>
    }
    ret = p1 + (p2<<1) + (p3<<2) + (p4<<3) + (p5<<4) + (p6<<5) + (p7<<6) + (p8<<7);
 80036a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036a4:	005a      	lsls	r2, r3, #1
 80036a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036a8:	441a      	add	r2, r3
 80036aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	441a      	add	r2, r3
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	441a      	add	r2, r3
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	441a      	add	r2, r3
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	015b      	lsls	r3, r3, #5
 80036c0:	441a      	add	r2, r3
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	019b      	lsls	r3, r3, #6
 80036c6:	441a      	add	r2, r3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	01db      	lsls	r3, r3, #7
 80036cc:	4413      	add	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
  }
  return ret;
 80036d0:	693b      	ldr	r3, [r7, #16]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	373c      	adds	r7, #60	; 0x3c
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bc80      	pop	{r7}
 80036da:	4770      	bx	lr

080036dc <gmult>:

int gmult(__attribute__((unused)) struct rscode_driver * driver, int x, int y)
{
 80036dc:	b480      	push	{r7}
 80036de:	b093      	sub	sp, #76	; 0x4c
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  int prod;
  int i, j, ind;
  int k;
  int scratch[8];
  int w;
  if (x==0 || y == 0) return (0);
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d002      	beq.n	80036f4 <gmult+0x18>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <gmult+0x1c>
 80036f4:	2300      	movs	r3, #0
 80036f6:	e05c      	b.n	80037b2 <gmult+0xd6>
  w = 8;
 80036f8:	2308      	movs	r3, #8
 80036fa:	637b      	str	r3, [r7, #52]	; 0x34

  prod = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	647b      	str	r3, [r7, #68]	; 0x44
  for (i = 0; i < w; i++) {
 8003700:	2300      	movs	r3, #0
 8003702:	643b      	str	r3, [r7, #64]	; 0x40
 8003704:	e021      	b.n	800374a <gmult+0x6e>
    scratch[i] = y;
 8003706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800370e:	4413      	add	r3, r2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	f843 2c38 	str.w	r2, [r3, #-56]
    if (y & (1 << (w-1))) {
 8003716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003718:	3b01      	subs	r3, #1
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	fa42 f303 	asr.w	r3, r2, r3
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <gmult+0x62>
      y = y << 1;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	607b      	str	r3, [r7, #4]
      y = (y ^ PRIM_POLY) & NWM1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f483 738e 	eor.w	r3, r3, #284	; 0x11c
 8003734:	f083 0301 	eor.w	r3, r3, #1
 8003738:	b2db      	uxtb	r3, r3
 800373a:	607b      	str	r3, [r7, #4]
 800373c:	e002      	b.n	8003744 <gmult+0x68>
    } else {
      y = y << 1;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	607b      	str	r3, [r7, #4]
  for (i = 0; i < w; i++) {
 8003744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003746:	3301      	adds	r3, #1
 8003748:	643b      	str	r3, [r7, #64]	; 0x40
 800374a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800374c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374e:	429a      	cmp	r2, r3
 8003750:	dbd9      	blt.n	8003706 <gmult+0x2a>
    }
  }
  for (i = 0; i < w; i++) {
 8003752:	2300      	movs	r3, #0
 8003754:	643b      	str	r3, [r7, #64]	; 0x40
 8003756:	e027      	b.n	80037a8 <gmult+0xcc>
    ind = (1 << i);
 8003758:	2201      	movs	r2, #1
 800375a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	633b      	str	r3, [r7, #48]	; 0x30
    if (ind & x) {
 8003762:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d01a      	beq.n	80037a2 <gmult+0xc6>
      j = 1;
 800376c:	2301      	movs	r3, #1
 800376e:	63fb      	str	r3, [r7, #60]	; 0x3c
      for (k = 0; k < w; k++) {
 8003770:	2300      	movs	r3, #0
 8003772:	63bb      	str	r3, [r7, #56]	; 0x38
 8003774:	e011      	b.n	800379a <gmult+0xbe>
        prod = prod ^ (j & scratch[i]);
 8003776:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800377e:	4413      	add	r3, r2
 8003780:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8003784:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003786:	4013      	ands	r3, r2
 8003788:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800378a:	4053      	eors	r3, r2
 800378c:	647b      	str	r3, [r7, #68]	; 0x44
        j = (j << 1);
 800378e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	63fb      	str	r3, [r7, #60]	; 0x3c
      for (k = 0; k < w; k++) {
 8003794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003796:	3301      	adds	r3, #1
 8003798:	63bb      	str	r3, [r7, #56]	; 0x38
 800379a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800379c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800379e:	429a      	cmp	r2, r3
 80037a0:	dbe9      	blt.n	8003776 <gmult+0x9a>
  for (i = 0; i < w; i++) {
 80037a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037a4:	3301      	adds	r3, #1
 80037a6:	643b      	str	r3, [r7, #64]	; 0x40
 80037a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80037aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ac:	429a      	cmp	r2, r3
 80037ae:	dbd3      	blt.n	8003758 <gmult+0x7c>
      }
    }
  }
  return prod;
 80037b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}	
 80037b2:	4618      	mov	r0, r3
 80037b4:	374c      	adds	r7, #76	; 0x4c
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <processGPS>:
#include "config.h"
#include "gps.h"
#include "packetDefs.h"

GPS_StatusTypeDef processGPS(UART_HandleTypeDef *huart)
{
 80037bc:	b5b0      	push	{r4, r5, r7, lr}
 80037be:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 80037c2:	af02      	add	r7, sp, #8
 80037c4:	1d3b      	adds	r3, r7, #4
 80037c6:	6018      	str	r0, [r3, #0]
	HAL_StatusTypeDef HAL_Status;
	GPS_StatusTypeDef gpsStatus  = GPS_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
	uint16_t uartRxLen;
	int indx = 0;
 80037ce:	2300      	movs	r3, #0
 80037d0:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
	static uint8_t GPGGASentence[GPS_UART_BUF_DATA_SIZE];
	static uint8_t GPRMCSentence[GPS_UART_BUF_DATA_SIZE];
	struct HABPacketGPSDataType HABPacketGPSData;


	HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, (uint8_t *)&gpsUARTBuf, UART_DATA_SIZE, &uartRxLen, 3000);
 80037d4:	f507 7301 	add.w	r3, r7, #516	; 0x204
 80037d8:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80037dc:	1d38      	adds	r0, r7, #4
 80037de:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80037e2:	9200      	str	r2, [sp, #0]
 80037e4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80037e8:	6800      	ldr	r0, [r0, #0]
 80037ea:	f004 fc64 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 80037ee:	4603      	mov	r3, r0
 80037f0:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206
	HAL_Delay(100);
 80037f4:	2064      	movs	r0, #100	; 0x64
 80037f6:	f001 fe05 	bl	8005404 <HAL_Delay>
	if(HAL_Status == HAL_OK)
 80037fa:	f897 3206 	ldrb.w	r3, [r7, #518]	; 0x206
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d175      	bne.n	80038ee <processGPS+0x132>
	{
	  for(int i=0;i<uartRxLen;i++)
 8003802:	2300      	movs	r3, #0
 8003804:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8003808:	e069      	b.n	80038de <processGPS+0x122>
	  {
		gpsSentence[indx] = gpsUARTBuf[i];
 800380a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800380e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003812:	4413      	add	r3, r2
 8003814:	7819      	ldrb	r1, [r3, #0]
 8003816:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 800381a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800381e:	4413      	add	r3, r2
 8003820:	460a      	mov	r2, r1
 8003822:	701a      	strb	r2, [r3, #0]
		indx++;
 8003824:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8003828:	3301      	adds	r3, #1
 800382a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
		if( (gpsUARTBuf[i] == '\n') | (indx > GPS_UART_BUF_DATA_SIZE-1) )
 800382e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003832:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003836:	4413      	add	r3, r2
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b0a      	cmp	r3, #10
 800383c:	bf0c      	ite	eq
 800383e:	2301      	moveq	r3, #1
 8003840:	2300      	movne	r3, #0
 8003842:	b2da      	uxtb	r2, r3
 8003844:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8003848:	2b4f      	cmp	r3, #79	; 0x4f
 800384a:	bfcc      	ite	gt
 800384c:	2301      	movgt	r3, #1
 800384e:	2300      	movle	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	4313      	orrs	r3, r2
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d03c      	beq.n	80038d4 <processGPS+0x118>
		{
		  if(gpsSentence[0] == '$')
 800385a:	f897 31b4 	ldrb.w	r3, [r7, #436]	; 0x1b4
 800385e:	2b24      	cmp	r3, #36	; 0x24
 8003860:	d135      	bne.n	80038ce <processGPS+0x112>
		  {
			if(strncmp("GGA",(const char *)&gpsSentence[3],3) == 0)
 8003862:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8003866:	3303      	adds	r3, #3
 8003868:	2203      	movs	r2, #3
 800386a:	4619      	mov	r1, r3
 800386c:	48ac      	ldr	r0, [pc, #688]	; (8003b20 <processGPS+0x364>)
 800386e:	f004 fe81 	bl	8008574 <strncmp>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10f      	bne.n	8003898 <processGPS+0xdc>
			{
			  memset(GPGGASentence, '\0', GPS_UART_BUF_DATA_SIZE);
 8003878:	2250      	movs	r2, #80	; 0x50
 800387a:	2100      	movs	r1, #0
 800387c:	48a9      	ldr	r0, [pc, #676]	; (8003b24 <processGPS+0x368>)
 800387e:	f004 fe71 	bl	8008564 <memset>
			  memcpy(GPGGASentence,gpsSentence,indx);
 8003882:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 8003886:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800388a:	4619      	mov	r1, r3
 800388c:	48a5      	ldr	r0, [pc, #660]	; (8003b24 <processGPS+0x368>)
 800388e:	f004 fe5b 	bl	8008548 <memcpy>
			  sendGGA = 1;
 8003892:	4ba5      	ldr	r3, [pc, #660]	; (8003b28 <processGPS+0x36c>)
 8003894:	2201      	movs	r2, #1
 8003896:	601a      	str	r2, [r3, #0]
				 //if(sscanf(&GPGGASentence, "GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c,%f", &time, &latitude, &ns, &longitude, &ew, &lock, &sats, &hdop, &alt, &unit, &geoid) >= 1)
			 }
			 if(strncmp("RMC",(const char *)&gpsSentence[3],3) == 0)
 8003898:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800389c:	3303      	adds	r3, #3
 800389e:	2203      	movs	r2, #3
 80038a0:	4619      	mov	r1, r3
 80038a2:	48a2      	ldr	r0, [pc, #648]	; (8003b2c <processGPS+0x370>)
 80038a4:	f004 fe66 	bl	8008574 <strncmp>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10f      	bne.n	80038ce <processGPS+0x112>
			 {
				 memset(GPRMCSentence, '\0', GPS_UART_BUF_DATA_SIZE);
 80038ae:	2250      	movs	r2, #80	; 0x50
 80038b0:	2100      	movs	r1, #0
 80038b2:	489f      	ldr	r0, [pc, #636]	; (8003b30 <processGPS+0x374>)
 80038b4:	f004 fe56 	bl	8008564 <memset>
				 memcpy(GPRMCSentence,gpsSentence,indx);
 80038b8:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 80038bc:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80038c0:	4619      	mov	r1, r3
 80038c2:	489b      	ldr	r0, [pc, #620]	; (8003b30 <processGPS+0x374>)
 80038c4:	f004 fe40 	bl	8008548 <memcpy>
				 sendRMC = 1;
 80038c8:	4b9a      	ldr	r3, [pc, #616]	; (8003b34 <processGPS+0x378>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
			 }
		 }
		 indx = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
	  for(int i=0;i<uartRxLen;i++)
 80038d4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80038d8:	3301      	adds	r3, #1
 80038da:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 80038de:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 80038e2:	461a      	mov	r2, r3
 80038e4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80038e8:	4293      	cmp	r3, r2
 80038ea:	db8e      	blt.n	800380a <processGPS+0x4e>
 80038ec:	e002      	b.n	80038f4 <processGPS+0x138>
		}
	  }
	}
	else
	{
	  HAL_Delay(1);
 80038ee:	2001      	movs	r0, #1
 80038f0:	f001 fd88 	bl	8005404 <HAL_Delay>
	}

	if(sendGGA == 1 && sendRMC ==1)
 80038f4:	4b8c      	ldr	r3, [pc, #560]	; (8003b28 <processGPS+0x36c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	f040 8109 	bne.w	8003b10 <processGPS+0x354>
 80038fe:	4b8d      	ldr	r3, [pc, #564]	; (8003b34 <processGPS+0x378>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2b01      	cmp	r3, #1
 8003904:	f040 8104 	bne.w	8003b10 <processGPS+0x354>
	{
		rmcLen = strlen((const char *)GPRMCSentence);
 8003908:	4889      	ldr	r0, [pc, #548]	; (8003b30 <processGPS+0x374>)
 800390a:	f7fc fc81 	bl	8000210 <strlen>
 800390e:	4603      	mov	r3, r0
 8003910:	b29a      	uxth	r2, r3
 8003912:	4b89      	ldr	r3, [pc, #548]	; (8003b38 <processGPS+0x37c>)
 8003914:	801a      	strh	r2, [r3, #0]
		ggaLen = strlen((const char *)GPGGASentence);
 8003916:	4883      	ldr	r0, [pc, #524]	; (8003b24 <processGPS+0x368>)
 8003918:	f7fc fc7a 	bl	8000210 <strlen>
 800391c:	4603      	mov	r3, r0
 800391e:	b29a      	uxth	r2, r3
 8003920:	4b86      	ldr	r3, [pc, #536]	; (8003b3c <processGPS+0x380>)
 8003922:	801a      	strh	r2, [r3, #0]

		HABPacketGPSData.packetType = GPS_GGA_1;
 8003924:	f107 0308 	add.w	r3, r7, #8
 8003928:	22cc      	movs	r2, #204	; 0xcc
 800392a:	801a      	strh	r2, [r3, #0]
		if(ggaLen < GPS_BUF_DATA_SIZE)
 800392c:	4b83      	ldr	r3, [pc, #524]	; (8003b3c <processGPS+0x380>)
 800392e:	881b      	ldrh	r3, [r3, #0]
 8003930:	2b3c      	cmp	r3, #60	; 0x3c
 8003932:	d806      	bhi.n	8003942 <processGPS+0x186>
		{
			HABPacketGPSData.gpsDataLen = ggaLen;
 8003934:	4b81      	ldr	r3, [pc, #516]	; (8003b3c <processGPS+0x380>)
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	b2da      	uxtb	r2, r3
 800393a:	f107 0308 	add.w	r3, r7, #8
 800393e:	709a      	strb	r2, [r3, #2]
 8003940:	e003      	b.n	800394a <processGPS+0x18e>
		}
		else
		{
			HABPacketGPSData.gpsDataLen = GPS_BUF_DATA_SIZE;
 8003942:	f107 0308 	add.w	r3, r7, #8
 8003946:	223d      	movs	r2, #61	; 0x3d
 8003948:	709a      	strb	r2, [r3, #2]
		}
		memcpy(HABPacketGPSData.gpsData,GPGGASentence,HABPacketGPSData.gpsDataLen);
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	789b      	ldrb	r3, [r3, #2]
 8003950:	461a      	mov	r2, r3
 8003952:	f107 0308 	add.w	r3, r7, #8
 8003956:	3303      	adds	r3, #3
 8003958:	4972      	ldr	r1, [pc, #456]	; (8003b24 <processGPS+0x368>)
 800395a:	4618      	mov	r0, r3
 800395c:	f004 fdf4 	bl	8008548 <memcpy>
		memcpy(txBuf,&HABPacketGPSData,sizeof(HABPacketGPSData));
 8003960:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003964:	f107 0308 	add.w	r3, r7, #8
 8003968:	4614      	mov	r4, r2
 800396a:	461d      	mov	r5, r3
 800396c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800396e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003972:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003974:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003976:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003978:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800397c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_Status =  radioTxData(txBuf,MTU_SIZE);
 8003980:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003984:	2140      	movs	r1, #64	; 0x40
 8003986:	4618      	mov	r0, r3
 8003988:	f000 ffe4 	bl	8004954 <radioTxData>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206

		memset(HABPacketGPSData.gpsData, '\0', GPS_BUF_DATA_SIZE);
 8003992:	f107 0308 	add.w	r3, r7, #8
 8003996:	3303      	adds	r3, #3
 8003998:	223d      	movs	r2, #61	; 0x3d
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f004 fde1 	bl	8008564 <memset>
		if(ggaLen < GPS_BUF_DATA_SIZE)
 80039a2:	4b66      	ldr	r3, [pc, #408]	; (8003b3c <processGPS+0x380>)
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	2b3c      	cmp	r3, #60	; 0x3c
 80039a8:	d804      	bhi.n	80039b4 <processGPS+0x1f8>
		{
			HABPacketGPSData.gpsDataLen = 0;
 80039aa:	f107 0308 	add.w	r3, r7, #8
 80039ae:	2200      	movs	r2, #0
 80039b0:	709a      	strb	r2, [r3, #2]
 80039b2:	e012      	b.n	80039da <processGPS+0x21e>
		}
		else
		{
			HABPacketGPSData.gpsDataLen = ggaLen - GPS_BUF_DATA_SIZE;
 80039b4:	4b61      	ldr	r3, [pc, #388]	; (8003b3c <processGPS+0x380>)
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	3b3d      	subs	r3, #61	; 0x3d
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	f107 0308 	add.w	r3, r7, #8
 80039c2:	709a      	strb	r2, [r3, #2]
			memcpy(HABPacketGPSData.gpsData,&GPGGASentence[GPS_BUF_DATA_SIZE],HABPacketGPSData.gpsDataLen);
 80039c4:	f107 0308 	add.w	r3, r7, #8
 80039c8:	789b      	ldrb	r3, [r3, #2]
 80039ca:	461a      	mov	r2, r3
 80039cc:	f107 0308 	add.w	r3, r7, #8
 80039d0:	3303      	adds	r3, #3
 80039d2:	495b      	ldr	r1, [pc, #364]	; (8003b40 <processGPS+0x384>)
 80039d4:	4618      	mov	r0, r3
 80039d6:	f004 fdb7 	bl	8008548 <memcpy>
		}

		HABPacketGPSData.packetType = GPS_GGA_2;
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	22bb      	movs	r2, #187	; 0xbb
 80039e0:	801a      	strh	r2, [r3, #0]
		memcpy(txBuf,&HABPacketGPSData,sizeof(HABPacketGPSData));
 80039e2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80039e6:	f107 0308 	add.w	r3, r7, #8
 80039ea:	4614      	mov	r4, r2
 80039ec:	461d      	mov	r5, r3
 80039ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80039fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_Status =  radioTxData(txBuf,MTU_SIZE);
 8003a02:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a06:	2140      	movs	r1, #64	; 0x40
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 ffa3 	bl	8004954 <radioTxData>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206
		///////////////////////////////////////////

		HABPacketGPSData.packetType = GPS_RMC_1;
 8003a14:	f107 0308 	add.w	r3, r7, #8
 8003a18:	22aa      	movs	r2, #170	; 0xaa
 8003a1a:	801a      	strh	r2, [r3, #0]
		if(rmcLen < GPS_BUF_DATA_SIZE)
 8003a1c:	4b46      	ldr	r3, [pc, #280]	; (8003b38 <processGPS+0x37c>)
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	2b3c      	cmp	r3, #60	; 0x3c
 8003a22:	d806      	bhi.n	8003a32 <processGPS+0x276>
		{
			HABPacketGPSData.gpsDataLen = rmcLen;
 8003a24:	4b44      	ldr	r3, [pc, #272]	; (8003b38 <processGPS+0x37c>)
 8003a26:	881b      	ldrh	r3, [r3, #0]
 8003a28:	b2da      	uxtb	r2, r3
 8003a2a:	f107 0308 	add.w	r3, r7, #8
 8003a2e:	709a      	strb	r2, [r3, #2]
 8003a30:	e003      	b.n	8003a3a <processGPS+0x27e>
		}
		else
		{
			HABPacketGPSData.gpsDataLen = GPS_BUF_DATA_SIZE;
 8003a32:	f107 0308 	add.w	r3, r7, #8
 8003a36:	223d      	movs	r2, #61	; 0x3d
 8003a38:	709a      	strb	r2, [r3, #2]
		}
		memcpy(HABPacketGPSData.gpsData,GPRMCSentence,HABPacketGPSData.gpsDataLen);
 8003a3a:	f107 0308 	add.w	r3, r7, #8
 8003a3e:	789b      	ldrb	r3, [r3, #2]
 8003a40:	461a      	mov	r2, r3
 8003a42:	f107 0308 	add.w	r3, r7, #8
 8003a46:	3303      	adds	r3, #3
 8003a48:	4939      	ldr	r1, [pc, #228]	; (8003b30 <processGPS+0x374>)
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f004 fd7c 	bl	8008548 <memcpy>
		memcpy(txBuf,&HABPacketGPSData,sizeof(HABPacketGPSData));
 8003a50:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003a54:	f107 0308 	add.w	r3, r7, #8
 8003a58:	4614      	mov	r4, r2
 8003a5a:	461d      	mov	r5, r3
 8003a5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003a6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_Status =  radioTxData(txBuf,MTU_SIZE);
 8003a70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a74:	2140      	movs	r1, #64	; 0x40
 8003a76:	4618      	mov	r0, r3
 8003a78:	f000 ff6c 	bl	8004954 <radioTxData>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206

		memset(HABPacketGPSData.gpsData, '\0', GPS_BUF_DATA_SIZE);
 8003a82:	f107 0308 	add.w	r3, r7, #8
 8003a86:	3303      	adds	r3, #3
 8003a88:	223d      	movs	r2, #61	; 0x3d
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f004 fd69 	bl	8008564 <memset>
		if(ggaLen < GPS_BUF_DATA_SIZE)
 8003a92:	4b2a      	ldr	r3, [pc, #168]	; (8003b3c <processGPS+0x380>)
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	2b3c      	cmp	r3, #60	; 0x3c
 8003a98:	d804      	bhi.n	8003aa4 <processGPS+0x2e8>
		{
			HABPacketGPSData.gpsDataLen = 0;
 8003a9a:	f107 0308 	add.w	r3, r7, #8
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	709a      	strb	r2, [r3, #2]
 8003aa2:	e012      	b.n	8003aca <processGPS+0x30e>
		}
		else
		{
			HABPacketGPSData.gpsDataLen = rmcLen - GPS_BUF_DATA_SIZE;
 8003aa4:	4b24      	ldr	r3, [pc, #144]	; (8003b38 <processGPS+0x37c>)
 8003aa6:	881b      	ldrh	r3, [r3, #0]
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	3b3d      	subs	r3, #61	; 0x3d
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	f107 0308 	add.w	r3, r7, #8
 8003ab2:	709a      	strb	r2, [r3, #2]
			memcpy(HABPacketGPSData.gpsData,&GPRMCSentence[GPS_BUF_DATA_SIZE],HABPacketGPSData.gpsDataLen);
 8003ab4:	f107 0308 	add.w	r3, r7, #8
 8003ab8:	789b      	ldrb	r3, [r3, #2]
 8003aba:	461a      	mov	r2, r3
 8003abc:	f107 0308 	add.w	r3, r7, #8
 8003ac0:	3303      	adds	r3, #3
 8003ac2:	4920      	ldr	r1, [pc, #128]	; (8003b44 <processGPS+0x388>)
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f004 fd3f 	bl	8008548 <memcpy>
		}

		HABPacketGPSData.packetType = GPS_RMC_2;
 8003aca:	f107 0308 	add.w	r3, r7, #8
 8003ace:	2299      	movs	r2, #153	; 0x99
 8003ad0:	801a      	strh	r2, [r3, #0]
		memcpy(txBuf,&HABPacketGPSData,sizeof(HABPacketGPSData));
 8003ad2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003ad6:	f107 0308 	add.w	r3, r7, #8
 8003ada:	4614      	mov	r4, r2
 8003adc:	461d      	mov	r5, r3
 8003ade:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ae0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ae2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ae4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003aea:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003aee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_Status =  radioTxData(txBuf,MTU_SIZE);
 8003af2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003af6:	2140      	movs	r1, #64	; 0x40
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 ff2b 	bl	8004954 <radioTxData>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 3206 	strb.w	r3, [r7, #518]	; 0x206

		sendGGA 		= 0;
 8003b04:	4b08      	ldr	r3, [pc, #32]	; (8003b28 <processGPS+0x36c>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	601a      	str	r2, [r3, #0]
		sendRMC 		= 0;
 8003b0a:	4b0a      	ldr	r3, [pc, #40]	; (8003b34 <processGPS+0x378>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
	}

	return gpsStatus;
 8003b10:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	08008698 	.word	0x08008698
 8003b24:	20000304 	.word	0x20000304
 8003b28:	20000354 	.word	0x20000354
 8003b2c:	0800869c 	.word	0x0800869c
 8003b30:	20000358 	.word	0x20000358
 8003b34:	200003a8 	.word	0x200003a8
 8003b38:	200003ac 	.word	0x200003ac
 8003b3c:	200003ae 	.word	0x200003ae
 8003b40:	20000341 	.word	0x20000341
 8003b44:	20000395 	.word	0x20000395

08003b48 <processHumidity>:
#include "radio.h"
#include "packetDefs.h"
#include "stm32f1xx_hal.h"

int processHumidity(struct rscode_driver *rsDriver, float humidityParm)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b099      	sub	sp, #100	; 0x64
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 8003b52:	2301      	movs	r3, #1
 8003b54:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint16_t len = 0;
 8003b56:	2300      	movs	r3, #0
 8003b58:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint8_t txBuf[MTU_SIZE];

	struct HABPacketHumidityInfoDataType HABPacketHumidityInfoData;

	memset(&HABPacketHumidityInfoData, '\0', sizeof(HABPacketHumidityInfoData));
 8003b5c:	f107 0308 	add.w	r3, r7, #8
 8003b60:	2210      	movs	r2, #16
 8003b62:	2100      	movs	r1, #0
 8003b64:	4618      	mov	r0, r3
 8003b66:	f004 fcfd 	bl	8008564 <memset>

	HABPacketHumidityInfoData.packetType  	   = HUM_INFO;
 8003b6a:	2344      	movs	r3, #68	; 0x44
 8003b6c:	813b      	strh	r3, [r7, #8]
	HABPacketHumidityInfoData.humidityInfoData = humidityParm;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	f8c7 300a 	str.w	r3, [r7, #10]

	len = sizeof(HABPacketHumidityInfoData)-sizeof(HABPacketHumidityInfoData.crc16)-NPAR;
 8003b74:	2306      	movs	r3, #6
 8003b76:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HABPacketHumidityInfoData.crc16 = crc_16((unsigned char *)&HABPacketHumidityInfoData,len);
 8003b7a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8003b7e:	f107 0308 	add.w	r3, r7, #8
 8003b82:	4611      	mov	r1, r2
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff fa4d 	bl	8003024 <crc_16>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	81fb      	strh	r3, [r7, #14]
	rscode_encode(rsDriver, (unsigned char *)&HABPacketHumidityInfoData, sizeof(HABPacketHumidityInfoData)-NPAR, (unsigned char *)&HABPacketHumidityInfoData);
 8003b8e:	f107 0308 	add.w	r3, r7, #8
 8003b92:	f107 0108 	add.w	r1, r7, #8
 8003b96:	2208      	movs	r2, #8
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff fcf3 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketHumidityInfoData,sizeof(HABPacketHumidityInfoData));
 8003b9e:	f107 0418 	add.w	r4, r7, #24
 8003ba2:	f107 0308 	add.w	r3, r7, #8
 8003ba6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ba8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketHumidityInfoData));
 8003bac:	f107 0318 	add.w	r3, r7, #24
 8003bb0:	2110      	movs	r1, #16
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 fece 	bl	8004954 <radioTxData>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if(HAL_Status != HAL_OK)
	{

	}

	return status;
 8003bbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3764      	adds	r7, #100	; 0x64
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd90      	pop	{r4, r7, pc}

08003bc8 <processInfo>:
#include "packetDefs.h"
#include "info.h"
#include "stm32f1xx_hal.h"

int processInfo(struct rscode_driver *rsDriver)
{
 8003bc8:	b5b0      	push	{r4, r5, r7, lr}
 8003bca:	b0a0      	sub	sp, #128	; 0x80
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint16_t len = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	uint8_t txBuf[MTU_SIZE];
	struct HABPacketInfoDataType HABPacketInfoData;

	memset(&HABPacketInfoData, '\0', sizeof(HABPacketInfoData));
 8003bda:	f107 0308 	add.w	r3, r7, #8
 8003bde:	222d      	movs	r2, #45	; 0x2d
 8003be0:	2100      	movs	r1, #0
 8003be2:	4618      	mov	r0, r3
 8003be4:	f004 fcbe 	bl	8008564 <memset>
	HABPacketInfoData.packetType  = INFO_DATA;
 8003be8:	2333      	movs	r3, #51	; 0x33
 8003bea:	813b      	strh	r3, [r7, #8]
	HABPacketInfoData.infoDataLen = strlen(VERSION_INFO);
 8003bec:	2313      	movs	r3, #19
 8003bee:	72bb      	strb	r3, [r7, #10]
	memcpy(HABPacketInfoData.infoData,VERSION_INFO,HABPacketInfoData.infoDataLen);
 8003bf0:	7abb      	ldrb	r3, [r7, #10]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f107 0308 	add.w	r3, r7, #8
 8003bf8:	3303      	adds	r3, #3
 8003bfa:	491d      	ldr	r1, [pc, #116]	; (8003c70 <processInfo+0xa8>)
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f004 fca3 	bl	8008548 <memcpy>
	len = sizeof(HABPacketInfoData)-sizeof(HABPacketInfoData.crc16)-NPAR;
 8003c02:	2323      	movs	r3, #35	; 0x23
 8003c04:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	HABPacketInfoData.crc16 = crc_16((unsigned char *)&HABPacketInfoData,len);
 8003c08:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8003c0c:	f107 0308 	add.w	r3, r7, #8
 8003c10:	4611      	mov	r1, r2
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff fa06 	bl	8003024 <crc_16>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	f8a7 302b 	strh.w	r3, [r7, #43]	; 0x2b
	rscode_encode(rsDriver, (unsigned char *)&HABPacketInfoData, sizeof(HABPacketInfoData)-NPAR, (unsigned char *)&HABPacketInfoData);
 8003c1e:	f107 0308 	add.w	r3, r7, #8
 8003c22:	f107 0108 	add.w	r1, r7, #8
 8003c26:	2225      	movs	r2, #37	; 0x25
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f7ff fcab 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketInfoData,sizeof(HABPacketInfoData));
 8003c2e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003c32:	f107 0508 	add.w	r5, r7, #8
 8003c36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c3e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003c42:	c407      	stmia	r4!, {r0, r1, r2}
 8003c44:	7023      	strb	r3, [r4, #0]
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketInfoData));
 8003c46:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003c4a:	212d      	movs	r1, #45	; 0x2d
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 fe81 	bl	8004954 <radioTxData>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f887 3079 	strb.w	r3, [r7, #121]	; 0x79
	if(HAL_Status != HAL_OK)
 8003c58:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d001      	beq.n	8003c64 <processInfo+0x9c>
	{
	  status = 0;
 8003c60:	2300      	movs	r3, #0
 8003c62:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	return status;
 8003c64:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3780      	adds	r7, #128	; 0x80
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bdb0      	pop	{r4, r5, r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	080086a0 	.word	0x080086a0

08003c74 <processInternalTemp>:
#include "packetDefs.h"
#include "internalTemp.h"
#include "stm32f1xx_hal.h"

int processInternalTemp(struct rscode_driver *rsDriver)
{
 8003c74:	b590      	push	{r4, r7, lr}
 8003c76:	b099      	sub	sp, #100	; 0x64
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint16_t len = 0;
 8003c80:	2300      	movs	r3, #0
 8003c82:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint8_t txBuf[MTU_SIZE];
	uint8_t adcInternalTemperatureVal;

	struct HABPacketIntTempInfoDataType HABPacketIntTempInfoData;

	memset(&HABPacketIntTempInfoData, '\0', sizeof(HABPacketIntTempInfoData));
 8003c86:	f107 0308 	add.w	r3, r7, #8
 8003c8a:	220d      	movs	r2, #13
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f004 fc68 	bl	8008564 <memset>

	// Set for Deg F
	HAL_Status = radio_write_register(0x12, ADC_TEMP_CAL_REG12);
 8003c94:	21e0      	movs	r1, #224	; 0xe0
 8003c96:	2012      	movs	r0, #18
 8003c98:	f000 fce8 	bl	800466c <radio_write_register>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	HAL_Status = radio_write_register(0x13, ADC_TEMP_CAL_REG13);
 8003ca2:	2109      	movs	r1, #9
 8003ca4:	2013      	movs	r0, #19
 8003ca6:	f000 fce1 	bl	800466c <radio_write_register>
 8003caa:	4603      	mov	r3, r0
 8003cac:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

	// Trigger ADC to capture.
	HAL_Status = radio_write_register(0x0f, 0x80);
 8003cb0:	2180      	movs	r1, #128	; 0x80
 8003cb2:	200f      	movs	r0, #15
 8003cb4:	f000 fcda 	bl	800466c <radio_write_register>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	HAL_Delay(100);
 8003cbe:	2064      	movs	r0, #100	; 0x64
 8003cc0:	f001 fba0 	bl	8005404 <HAL_Delay>

	HAL_Status = radio_read_register(0x11, &adcInternalTemperatureVal);
 8003cc4:	f107 0317 	add.w	r3, r7, #23
 8003cc8:	4619      	mov	r1, r3
 8003cca:	2011      	movs	r0, #17
 8003ccc:	f000 fc8e 	bl	80045ec <radio_read_register>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if(HAL_Status == HAL_OK)
 8003cd6:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d12c      	bne.n	8003d38 <processInternalTemp+0xc4>
	{
	  // Convert ADC value to signed temperature value. Deg F
	  HABPacketIntTempInfoData.intTempInfoData = (int8_t)-60 + (int16_t)adcInternalTemperatureVal;
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	3b3c      	subs	r3, #60	; 0x3c
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	b25b      	sxtb	r3, r3
 8003ce6:	72bb      	strb	r3, [r7, #10]
	  HABPacketIntTempInfoData.packetType  = INT_TEMP;
 8003ce8:	2388      	movs	r3, #136	; 0x88
 8003cea:	813b      	strh	r3, [r7, #8]
	  len = sizeof(HABPacketIntTempInfoData)-sizeof(HABPacketIntTempInfoData.crc16)-NPAR;
 8003cec:	2303      	movs	r3, #3
 8003cee:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	  HABPacketIntTempInfoData.crc16 = crc_16((unsigned char *)&HABPacketIntTempInfoData,len);
 8003cf2:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8003cf6:	f107 0308 	add.w	r3, r7, #8
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff f991 	bl	8003024 <crc_16>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f8a7 300b 	strh.w	r3, [r7, #11]
	  rscode_encode(rsDriver, (unsigned char *)&HABPacketIntTempInfoData, sizeof(HABPacketIntTempInfoData)-NPAR, (unsigned char *)&HABPacketIntTempInfoData);
 8003d08:	f107 0308 	add.w	r3, r7, #8
 8003d0c:	f107 0108 	add.w	r1, r7, #8
 8003d10:	2205      	movs	r2, #5
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff fc36 	bl	8003584 <rscode_encode>
	  memcpy(txBuf,&HABPacketIntTempInfoData,sizeof(HABPacketIntTempInfoData));
 8003d18:	f107 0418 	add.w	r4, r7, #24
 8003d1c:	f107 0308 	add.w	r3, r7, #8
 8003d20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d22:	c407      	stmia	r4!, {r0, r1, r2}
 8003d24:	7023      	strb	r3, [r4, #0]
	  HAL_Status =  radioTxData(txBuf,sizeof(HABPacketIntTempInfoData));
 8003d26:	f107 0318 	add.w	r3, r7, #24
 8003d2a:	210d      	movs	r1, #13
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fe11 	bl	8004954 <radioTxData>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59

	}

	return status;
 8003d38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3764      	adds	r7, #100	; 0x64
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd90      	pop	{r4, r7, pc}
	...

08003d44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	f5ad 6d19 	sub.w	sp, sp, #2448	; 0x990
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  HAL_StatusTypeDef HAL_Status;
  BME_StatusTypeDef BME_Status;

  GPS_StatusTypeDef gpsStatus  = GPS_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f887 398f 	strb.w	r3, [r7, #2447]	; 0x98f
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d52:	f001 fb2e 	bl	80053b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d56:	f000 f8ed 	bl	8003f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d5a:	f000 fa59 	bl	8004210 <MX_GPIO_Init>
  MX_SPI2_Init();
 8003d5e:	f000 f977 	bl	8004050 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003d62:	f000 fa01 	bl	8004168 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003d66:	f000 f9a9 	bl	80040bc <MX_TIM2_Init>
  MX_ADC1_Init();
 8003d6a:	f000 f933 	bl	8003fd4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8003d6e:	f000 fa25 	bl	80041bc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  struct rscode_driver rsDriver;

  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin, GPIO_PIN_SET);
 8003d72:	2201      	movs	r2, #1
 8003d74:	2180      	movs	r1, #128	; 0x80
 8003d76:	4862      	ldr	r0, [pc, #392]	; (8003f00 <main+0x1bc>)
 8003d78:	f002 f9ea 	bl	8006150 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin, GPIO_PIN_RESET);
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2180      	movs	r1, #128	; 0x80
 8003d80:	485f      	ldr	r0, [pc, #380]	; (8003f00 <main+0x1bc>)
 8003d82:	f002 f9e5 	bl	8006150 <HAL_GPIO_WritePin>
  HAL_Delay(4000); // For Cam POR
 8003d86:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8003d8a:	f001 fb3b 	bl	8005404 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin, GPIO_PIN_SET);
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d94:	485a      	ldr	r0, [pc, #360]	; (8003f00 <main+0x1bc>)
 8003d96:	f002 f9db 	bl	8006150 <HAL_GPIO_WritePin>

  gpsStatus = setGPS_DynamicModel6(&huart1); // - 6 􀀀 Airborne with <1g Acceleration HAB
 8003d9a:	485a      	ldr	r0, [pc, #360]	; (8003f04 <main+0x1c0>)
 8003d9c:	f001 f9b3 	bl	8005106 <setGPS_DynamicModel6>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f887 398f 	strb.w	r3, [r7, #2447]	; 0x98f
  while(gpsStatus == GPS_FAIL)
 8003da6:	e009      	b.n	8003dbc <main+0x78>
  {
	  gpsStatus = setGPS_DynamicModel6(&huart1);
 8003da8:	4856      	ldr	r0, [pc, #344]	; (8003f04 <main+0x1c0>)
 8003daa:	f001 f9ac 	bl	8005106 <setGPS_DynamicModel6>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f887 398f 	strb.w	r3, [r7, #2447]	; 0x98f
	  HAL_GPIO_TogglePin(GPIOB, GREEN_LED_Pin);
 8003db4:	2180      	movs	r1, #128	; 0x80
 8003db6:	4852      	ldr	r0, [pc, #328]	; (8003f00 <main+0x1bc>)
 8003db8:	f002 f9e2 	bl	8006180 <HAL_GPIO_TogglePin>
  while(gpsStatus == GPS_FAIL)
 8003dbc:	f897 398f 	ldrb.w	r3, [r7, #2447]	; 0x98f
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d0f1      	beq.n	8003da8 <main+0x64>
  }

  gpsStatus = disableNMEA(&huart1);
 8003dc4:	484f      	ldr	r0, [pc, #316]	; (8003f04 <main+0x1c0>)
 8003dc6:	f001 fa7d 	bl	80052c4 <disableNMEA>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	f887 398f 	strb.w	r3, [r7, #2447]	; 0x98f
  if(gpsStatus != GPS_FAIL)
 8003dd0:	f897 398f 	ldrb.w	r3, [r7, #2447]	; 0x98f
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d002      	beq.n	8003dde <main+0x9a>
  {
	  // Nothing we can do
	  gpsStatus  = GPS_FAIL;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	f887 398f 	strb.w	r3, [r7, #2447]	; 0x98f
  }

  HAL_GPIO_WritePin(PRESSURE_NSS_GPIO_Port, PRESSURE_NSS_Pin, GPIO_PIN_SET);
 8003dde:	2201      	movs	r2, #1
 8003de0:	2104      	movs	r1, #4
 8003de2:	4847      	ldr	r0, [pc, #284]	; (8003f00 <main+0x1bc>)
 8003de4:	f002 f9b4 	bl	8006150 <HAL_GPIO_WritePin>
  HAL_Status = setupRadio(&hspi2);
 8003de8:	4847      	ldr	r0, [pc, #284]	; (8003f08 <main+0x1c4>)
 8003dea:	f000 fb5b 	bl	80044a4 <setupRadio>
 8003dee:	4603      	mov	r3, r0
 8003df0:	f887 398e 	strb.w	r3, [r7, #2446]	; 0x98e
  if(HAL_Status != HAL_OK)
 8003df4:	f897 398e 	ldrb.w	r3, [r7, #2446]	; 0x98e
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <main+0xbe>
  {
	  exit(1);
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	f004 fb6b 	bl	80084d8 <exit>
  }

  //HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
  BME_Status = bme280_init(&hspi2);
 8003e02:	4841      	ldr	r0, [pc, #260]	; (8003f08 <main+0x1c4>)
 8003e04:	f7fe fb60 	bl	80024c8 <bme280_init>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	f887 398d 	strb.w	r3, [r7, #2445]	; 0x98d
  if(BME_Status == BME_OK)
 8003e0e:	f897 398d 	ldrb.w	r3, [r7, #2445]	; 0x98d
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d102      	bne.n	8003e1c <main+0xd8>
  {
    BME280Present = 1;
 8003e16:	4b3d      	ldr	r3, [pc, #244]	; (8003f0c <main+0x1c8>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]
  }

  rscode_init(&rsDriver);
 8003e1c:	1d3b      	adds	r3, r7, #4
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fb9f 	bl	8003562 <rscode_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    /* USER CODE END WHILE */

	if(sendCallSign)
 8003e24:	4b3a      	ldr	r3, [pc, #232]	; (8003f10 <main+0x1cc>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <main+0xf6>
	{
		processCallSign(&rsDriver);
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fe fbac 	bl	800258c <processCallSign>
		sendCallSign = 0;
 8003e34:	4b36      	ldr	r3, [pc, #216]	; (8003f10 <main+0x1cc>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	601a      	str	r2, [r3, #0]
	}

	if(sendInfo)
 8003e3a:	4b36      	ldr	r3, [pc, #216]	; (8003f14 <main+0x1d0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d006      	beq.n	8003e50 <main+0x10c>
	{
		processInfo(&rsDriver);
 8003e42:	1d3b      	adds	r3, r7, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff febf 	bl	8003bc8 <processInfo>
		sendInfo = 0;
 8003e4a:	4b32      	ldr	r3, [pc, #200]	; (8003f14 <main+0x1d0>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	601a      	str	r2, [r3, #0]
	}

	if(sendInternalTemperature)
 8003e50:	4b31      	ldr	r3, [pc, #196]	; (8003f18 <main+0x1d4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d006      	beq.n	8003e66 <main+0x122>
	{
		processInternalTemp(&rsDriver);
 8003e58:	1d3b      	adds	r3, r7, #4
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff ff0a 	bl	8003c74 <processInternalTemp>
		sendInternalTemperature = 0;
 8003e60:	4b2d      	ldr	r3, [pc, #180]	; (8003f18 <main+0x1d4>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
	}

	if(sendBattInfo)
 8003e66:	4b2d      	ldr	r3, [pc, #180]	; (8003f1c <main+0x1d8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <main+0x13a>
	{
		processBattery(&rsDriver,&hadc1);
 8003e6e:	1d3b      	adds	r3, r7, #4
 8003e70:	492b      	ldr	r1, [pc, #172]	; (8003f20 <main+0x1dc>)
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fd fa9c 	bl	80013b0 <processBattery>
		sendBattInfo = 0;
 8003e78:	4b28      	ldr	r3, [pc, #160]	; (8003f1c <main+0x1d8>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]
	}

	if(collectGPSData == 1)
 8003e7e:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <main+0x1e0>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d105      	bne.n	8003e92 <main+0x14e>
	{
		processGPS(&huart1);
 8003e86:	481f      	ldr	r0, [pc, #124]	; (8003f04 <main+0x1c0>)
 8003e88:	f7ff fc98 	bl	80037bc <processGPS>
		collectGPSData 	= 0;
 8003e8c:	4b25      	ldr	r3, [pc, #148]	; (8003f24 <main+0x1e0>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	601a      	str	r2, [r3, #0]
	}

	if(sendExtTempHumPress)
 8003e92:	4b25      	ldr	r3, [pc, #148]	; (8003f28 <main+0x1e4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d02b      	beq.n	8003ef2 <main+0x1ae>
	{
		if(BME280Present == 1)
 8003e9a:	4b1c      	ldr	r3, [pc, #112]	; (8003f0c <main+0x1c8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d124      	bne.n	8003eec <main+0x1a8>
		{
			BME_Status = readAllMeasurements(&bme280SensorMeasurements, FAHRENHEIT_SCALE);
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	4821      	ldr	r0, [pc, #132]	; (8003f2c <main+0x1e8>)
 8003ea6:	f7fe fac5 	bl	8002434 <readAllMeasurements>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	f887 398d 	strb.w	r3, [r7, #2445]	; 0x98d
			BME_Status = processExternalTemp(&rsDriver,bme280SensorMeasurements.temperature);
 8003eb0:	4b1e      	ldr	r3, [pc, #120]	; (8003f2c <main+0x1e8>)
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	1d3b      	adds	r3, r7, #4
 8003eb6:	4611      	mov	r1, r2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff fb74 	bl	80035a6 <processExternalTemp>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f887 398d 	strb.w	r3, [r7, #2445]	; 0x98d
			BME_Status = processPressure(&rsDriver,bme280SensorMeasurements.pressure);
 8003ec4:	4b19      	ldr	r3, [pc, #100]	; (8003f2c <main+0x1e8>)
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	1d3b      	adds	r3, r7, #4
 8003eca:	4611      	mov	r1, r2
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 faa8 	bl	8004422 <processPressure>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	f887 398d 	strb.w	r3, [r7, #2445]	; 0x98d
			BME_Status = processHumidity(&rsDriver,bme280SensorMeasurements.humidity);
 8003ed8:	4b14      	ldr	r3, [pc, #80]	; (8003f2c <main+0x1e8>)
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	1d3b      	adds	r3, r7, #4
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff fe31 	bl	8003b48 <processHumidity>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f887 398d 	strb.w	r3, [r7, #2445]	; 0x98d
		}
		sendExtTempHumPress = 0;
 8003eec:	4b0e      	ldr	r3, [pc, #56]	; (8003f28 <main+0x1e4>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]
	}

	processCAM(&huart3,&rsDriver);
 8003ef2:	1d3b      	adds	r3, r7, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	480e      	ldr	r0, [pc, #56]	; (8003f30 <main+0x1ec>)
 8003ef8:	f7fe fef4 	bl	8002ce4 <processCAM>
	if(sendCallSign)
 8003efc:	e792      	b.n	8003e24 <main+0xe0>
 8003efe:	bf00      	nop
 8003f00:	40010c00 	.word	0x40010c00
 8003f04:	2000051c 	.word	0x2000051c
 8003f08:	20000450 	.word	0x20000450
 8003f0c:	200003c8 	.word	0x200003c8
 8003f10:	2000001c 	.word	0x2000001c
 8003f14:	20000020 	.word	0x20000020
 8003f18:	20000028 	.word	0x20000028
 8003f1c:	20000024 	.word	0x20000024
 8003f20:	200004ec 	.word	0x200004ec
 8003f24:	200003b0 	.word	0x200003b0
 8003f28:	2000002c 	.word	0x2000002c
 8003f2c:	20000444 	.word	0x20000444
 8003f30:	200004a8 	.word	0x200004a8

08003f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b092      	sub	sp, #72	; 0x48
 8003f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f3a:	f107 0320 	add.w	r3, r7, #32
 8003f3e:	2228      	movs	r2, #40	; 0x28
 8003f40:	2100      	movs	r1, #0
 8003f42:	4618      	mov	r0, r3
 8003f44:	f004 fb0e 	bl	8008564 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f48:	f107 030c 	add.w	r3, r7, #12
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	605a      	str	r2, [r3, #4]
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	60da      	str	r2, [r3, #12]
 8003f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f58:	463b      	mov	r3, r7
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
 8003f5e:	605a      	str	r2, [r3, #4]
 8003f60:	609a      	str	r2, [r3, #8]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f62:	2302      	movs	r3, #2
 8003f64:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f66:	2301      	movs	r3, #1
 8003f68:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f6a:	2310      	movs	r3, #16
 8003f6c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f72:	f107 0320 	add.w	r3, r7, #32
 8003f76:	4618      	mov	r0, r3
 8003f78:	f002 f91c 	bl	80061b4 <HAL_RCC_OscConfig>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <SystemClock_Config+0x52>
  {
    Error_Handler();
 8003f82:	f000 fa49 	bl	8004418 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f86:	230f      	movs	r3, #15
 8003f88:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f92:	2300      	movs	r3, #0
 8003f94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003f9a:	f107 030c 	add.w	r3, r7, #12
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f002 fb87 	bl	80066b4 <HAL_RCC_ClockConfig>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8003fac:	f000 fa34 	bl	8004418 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003fb0:	2302      	movs	r3, #2
 8003fb2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fb8:	463b      	mov	r3, r7
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f002 fd12 	bl	80069e4 <HAL_RCCEx_PeriphCLKConfig>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d001      	beq.n	8003fca <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003fc6:	f000 fa27 	bl	8004418 <Error_Handler>
  }
}
 8003fca:	bf00      	nop
 8003fcc:	3748      	adds	r7, #72	; 0x48
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
	...

08003fd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003fda:	1d3b      	adds	r3, r7, #4
 8003fdc:	2200      	movs	r2, #0
 8003fde:	601a      	str	r2, [r3, #0]
 8003fe0:	605a      	str	r2, [r3, #4]
 8003fe2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003fe4:	4b18      	ldr	r3, [pc, #96]	; (8004048 <MX_ADC1_Init+0x74>)
 8003fe6:	4a19      	ldr	r2, [pc, #100]	; (800404c <MX_ADC1_Init+0x78>)
 8003fe8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003fea:	4b17      	ldr	r3, [pc, #92]	; (8004048 <MX_ADC1_Init+0x74>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ff0:	4b15      	ldr	r3, [pc, #84]	; (8004048 <MX_ADC1_Init+0x74>)
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003ff6:	4b14      	ldr	r3, [pc, #80]	; (8004048 <MX_ADC1_Init+0x74>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ffc:	4b12      	ldr	r3, [pc, #72]	; (8004048 <MX_ADC1_Init+0x74>)
 8003ffe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8004002:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004004:	4b10      	ldr	r3, [pc, #64]	; (8004048 <MX_ADC1_Init+0x74>)
 8004006:	2200      	movs	r2, #0
 8004008:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800400a:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <MX_ADC1_Init+0x74>)
 800400c:	2201      	movs	r2, #1
 800400e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004010:	480d      	ldr	r0, [pc, #52]	; (8004048 <MX_ADC1_Init+0x74>)
 8004012:	f001 fa1b 	bl	800544c <HAL_ADC_Init>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800401c:	f000 f9fc 	bl	8004418 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004020:	2305      	movs	r3, #5
 8004022:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004024:	2301      	movs	r3, #1
 8004026:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004028:	2300      	movs	r3, #0
 800402a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800402c:	1d3b      	adds	r3, r7, #4
 800402e:	4619      	mov	r1, r3
 8004030:	4805      	ldr	r0, [pc, #20]	; (8004048 <MX_ADC1_Init+0x74>)
 8004032:	f001 fc95 	bl	8005960 <HAL_ADC_ConfigChannel>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800403c:	f000 f9ec 	bl	8004418 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004040:	bf00      	nop
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200004ec 	.word	0x200004ec
 800404c:	40012400 	.word	0x40012400

08004050 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004054:	4b17      	ldr	r3, [pc, #92]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004056:	4a18      	ldr	r2, [pc, #96]	; (80040b8 <MX_SPI2_Init+0x68>)
 8004058:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800405a:	4b16      	ldr	r3, [pc, #88]	; (80040b4 <MX_SPI2_Init+0x64>)
 800405c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004060:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004062:	4b14      	ldr	r3, [pc, #80]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004064:	2200      	movs	r2, #0
 8004066:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004068:	4b12      	ldr	r3, [pc, #72]	; (80040b4 <MX_SPI2_Init+0x64>)
 800406a:	2200      	movs	r2, #0
 800406c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800406e:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004070:	2200      	movs	r2, #0
 8004072:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004074:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004076:	2200      	movs	r2, #0
 8004078:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800407a:	4b0e      	ldr	r3, [pc, #56]	; (80040b4 <MX_SPI2_Init+0x64>)
 800407c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004080:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004082:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004084:	2200      	movs	r2, #0
 8004086:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004088:	4b0a      	ldr	r3, [pc, #40]	; (80040b4 <MX_SPI2_Init+0x64>)
 800408a:	2200      	movs	r2, #0
 800408c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800408e:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004090:	2200      	movs	r2, #0
 8004092:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004094:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <MX_SPI2_Init+0x64>)
 8004096:	2200      	movs	r2, #0
 8004098:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800409a:	4b06      	ldr	r3, [pc, #24]	; (80040b4 <MX_SPI2_Init+0x64>)
 800409c:	220a      	movs	r2, #10
 800409e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80040a0:	4804      	ldr	r0, [pc, #16]	; (80040b4 <MX_SPI2_Init+0x64>)
 80040a2:	f002 fd9d 	bl	8006be0 <HAL_SPI_Init>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d001      	beq.n	80040b0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80040ac:	f000 f9b4 	bl	8004418 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80040b0:	bf00      	nop
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	20000450 	.word	0x20000450
 80040b8:	40003800 	.word	0x40003800

080040bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040c2:	f107 0308 	add.w	r3, r7, #8
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	605a      	str	r2, [r3, #4]
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040d0:	463b      	mov	r3, r7
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80040d8:	4b22      	ldr	r3, [pc, #136]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80040de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80040e0:	4b20      	ldr	r3, [pc, #128]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040e2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80040e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040e8:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15000;
 80040ee:	4b1d      	ldr	r3, [pc, #116]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040f0:	f643 2298 	movw	r2, #15000	; 0x3a98
 80040f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040f6:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040fc:	4b19      	ldr	r3, [pc, #100]	; (8004164 <MX_TIM2_Init+0xa8>)
 80040fe:	2200      	movs	r2, #0
 8004100:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004102:	4818      	ldr	r0, [pc, #96]	; (8004164 <MX_TIM2_Init+0xa8>)
 8004104:	f003 fad0 	bl	80076a8 <HAL_TIM_Base_Init>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800410e:	f000 f983 	bl	8004418 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004116:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004118:	f107 0308 	add.w	r3, r7, #8
 800411c:	4619      	mov	r1, r3
 800411e:	4811      	ldr	r0, [pc, #68]	; (8004164 <MX_TIM2_Init+0xa8>)
 8004120:	f003 fc74 	bl	8007a0c <HAL_TIM_ConfigClockSource>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800412a:	f000 f975 	bl	8004418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004132:	2300      	movs	r3, #0
 8004134:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004136:	463b      	mov	r3, r7
 8004138:	4619      	mov	r1, r3
 800413a:	480a      	ldr	r0, [pc, #40]	; (8004164 <MX_TIM2_Init+0xa8>)
 800413c:	f003 fe64 	bl	8007e08 <HAL_TIMEx_MasterConfigSynchronization>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004146:	f000 f967 	bl	8004418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 800414a:	4806      	ldr	r0, [pc, #24]	; (8004164 <MX_TIM2_Init+0xa8>)
 800414c:	f003 fafc 	bl	8007748 <HAL_TIM_Base_Start_IT>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8004156:	f000 f95f 	bl	8004418 <Error_Handler>
  }


  /* USER CODE END TIM2_Init 2 */

}
 800415a:	bf00      	nop
 800415c:	3718      	adds	r7, #24
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	20000560 	.word	0x20000560

08004168 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800416c:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 800416e:	4a12      	ldr	r2, [pc, #72]	; (80041b8 <MX_USART1_UART_Init+0x50>)
 8004170:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004172:	4b10      	ldr	r3, [pc, #64]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 8004174:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004178:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800417a:	4b0e      	ldr	r3, [pc, #56]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 800417c:	2200      	movs	r2, #0
 800417e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004180:	4b0c      	ldr	r3, [pc, #48]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 8004182:	2200      	movs	r2, #0
 8004184:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004186:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 8004188:	2200      	movs	r2, #0
 800418a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800418c:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 800418e:	220c      	movs	r2, #12
 8004190:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004192:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 8004194:	2200      	movs	r2, #0
 8004196:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004198:	4b06      	ldr	r3, [pc, #24]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 800419a:	2200      	movs	r2, #0
 800419c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800419e:	4805      	ldr	r0, [pc, #20]	; (80041b4 <MX_USART1_UART_Init+0x4c>)
 80041a0:	f003 feaa 	bl	8007ef8 <HAL_UART_Init>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80041aa:	f000 f935 	bl	8004418 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80041ae:	bf00      	nop
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	2000051c 	.word	0x2000051c
 80041b8:	40013800 	.word	0x40013800

080041bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041c2:	4a12      	ldr	r2, [pc, #72]	; (800420c <MX_USART3_UART_Init+0x50>)
 80041c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80041c6:	4b10      	ldr	r3, [pc, #64]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80041cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80041ce:	4b0e      	ldr	r3, [pc, #56]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80041d4:	4b0c      	ldr	r3, [pc, #48]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80041da:	4b0b      	ldr	r3, [pc, #44]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041dc:	2200      	movs	r2, #0
 80041de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80041e0:	4b09      	ldr	r3, [pc, #36]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041e2:	220c      	movs	r2, #12
 80041e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041e6:	4b08      	ldr	r3, [pc, #32]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80041ec:	4b06      	ldr	r3, [pc, #24]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80041f2:	4805      	ldr	r0, [pc, #20]	; (8004208 <MX_USART3_UART_Init+0x4c>)
 80041f4:	f003 fe80 	bl	8007ef8 <HAL_UART_Init>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d001      	beq.n	8004202 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80041fe:	f000 f90b 	bl	8004418 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	200004a8 	.word	0x200004a8
 800420c:	40004800 	.word	0x40004800

08004210 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b088      	sub	sp, #32
 8004214:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004216:	f107 0310 	add.w	r3, r7, #16
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	605a      	str	r2, [r3, #4]
 8004220:	609a      	str	r2, [r3, #8]
 8004222:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004224:	4b28      	ldr	r3, [pc, #160]	; (80042c8 <MX_GPIO_Init+0xb8>)
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	4a27      	ldr	r2, [pc, #156]	; (80042c8 <MX_GPIO_Init+0xb8>)
 800422a:	f043 0310 	orr.w	r3, r3, #16
 800422e:	6193      	str	r3, [r2, #24]
 8004230:	4b25      	ldr	r3, [pc, #148]	; (80042c8 <MX_GPIO_Init+0xb8>)
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800423c:	4b22      	ldr	r3, [pc, #136]	; (80042c8 <MX_GPIO_Init+0xb8>)
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	4a21      	ldr	r2, [pc, #132]	; (80042c8 <MX_GPIO_Init+0xb8>)
 8004242:	f043 0304 	orr.w	r3, r3, #4
 8004246:	6193      	str	r3, [r2, #24]
 8004248:	4b1f      	ldr	r3, [pc, #124]	; (80042c8 <MX_GPIO_Init+0xb8>)
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004254:	4b1c      	ldr	r3, [pc, #112]	; (80042c8 <MX_GPIO_Init+0xb8>)
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	4a1b      	ldr	r2, [pc, #108]	; (80042c8 <MX_GPIO_Init+0xb8>)
 800425a:	f043 0308 	orr.w	r3, r3, #8
 800425e:	6193      	str	r3, [r2, #24]
 8004260:	4b19      	ldr	r3, [pc, #100]	; (80042c8 <MX_GPIO_Init+0xb8>)
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	f003 0308 	and.w	r3, r3, #8
 8004268:	607b      	str	r3, [r7, #4]
 800426a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 800426c:	2200      	movs	r2, #0
 800426e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004272:	4816      	ldr	r0, [pc, #88]	; (80042cc <MX_GPIO_Init+0xbc>)
 8004274:	f001 ff6c 	bl	8006150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PRESSURE_NSS_Pin|GREEN_LED_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 8004278:	2200      	movs	r2, #0
 800427a:	f44f 71c2 	mov.w	r1, #388	; 0x184
 800427e:	4814      	ldr	r0, [pc, #80]	; (80042d0 <MX_GPIO_Init+0xc0>)
 8004280:	f001 ff66 	bl	8006150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RADIO_NSS_Pin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin;
 8004284:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004288:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800428a:	2301      	movs	r3, #1
 800428c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004292:	2302      	movs	r3, #2
 8004294:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_NSS_GPIO_Port, &GPIO_InitStruct);
 8004296:	f107 0310 	add.w	r3, r7, #16
 800429a:	4619      	mov	r1, r3
 800429c:	480b      	ldr	r0, [pc, #44]	; (80042cc <MX_GPIO_Init+0xbc>)
 800429e:	f001 fdd3 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PRESSURE_NSS_Pin GREEN_LED_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = PRESSURE_NSS_Pin|GREEN_LED_Pin|RED_LED_Pin;
 80042a2:	f44f 73c2 	mov.w	r3, #388	; 0x184
 80042a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042a8:	2301      	movs	r3, #1
 80042aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ac:	2300      	movs	r3, #0
 80042ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042b0:	2302      	movs	r3, #2
 80042b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042b4:	f107 0310 	add.w	r3, r7, #16
 80042b8:	4619      	mov	r1, r3
 80042ba:	4805      	ldr	r0, [pc, #20]	; (80042d0 <MX_GPIO_Init+0xc0>)
 80042bc:	f001 fdc4 	bl	8005e48 <HAL_GPIO_Init>

}
 80042c0:	bf00      	nop
 80042c2:	3720      	adds	r7, #32
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000
 80042cc:	40011000 	.word	0x40011000
 80042d0:	40010c00 	.word	0x40010c00

080042d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a3f      	ldr	r2, [pc, #252]	; (80043e0 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d101      	bne.n	80042ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80042e6:	f001 f871 	bl	80053cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  if (htim->Instance == TIM2)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f2:	d171      	bne.n	80043d8 <HAL_TIM_PeriodElapsedCallback+0x104>
  {
	  collectGPSData = 1;
 80042f4:	4b3b      	ldr	r3, [pc, #236]	; (80043e4 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOB, GREEN_LED_Pin);
 80042fa:	2180      	movs	r1, #128	; 0x80
 80042fc:	483a      	ldr	r0, [pc, #232]	; (80043e8 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80042fe:	f001 ff3f 	bl	8006180 <HAL_GPIO_TogglePin>

	  callSignTic++;
 8004302:	4b3a      	ldr	r3, [pc, #232]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	3301      	adds	r3, #1
 8004308:	4a38      	ldr	r2, [pc, #224]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x118>)
 800430a:	6013      	str	r3, [r2, #0]
	  sendInfoTic++;
 800430c:	4b38      	ldr	r3, [pc, #224]	; (80043f0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	3301      	adds	r3, #1
 8004312:	4a37      	ldr	r2, [pc, #220]	; (80043f0 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004314:	6013      	str	r3, [r2, #0]
	  sendBattInfoTic++;
 8004316:	4b37      	ldr	r3, [pc, #220]	; (80043f4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3301      	adds	r3, #1
 800431c:	4a35      	ldr	r2, [pc, #212]	; (80043f4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 800431e:	6013      	str	r3, [r2, #0]
	  sendInternalTemperatureTic++;
 8004320:	4b35      	ldr	r3, [pc, #212]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3301      	adds	r3, #1
 8004326:	4a34      	ldr	r2, [pc, #208]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004328:	6013      	str	r3, [r2, #0]
	  sendExtTempHumPressTic++;
 800432a:	4b34      	ldr	r3, [pc, #208]	; (80043fc <HAL_TIM_PeriodElapsedCallback+0x128>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3301      	adds	r3, #1
 8004330:	4a32      	ldr	r2, [pc, #200]	; (80043fc <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004332:	6013      	str	r3, [r2, #0]

	  if(callSignTic % 40 == 0)
 8004334:	4b2d      	ldr	r3, [pc, #180]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004336:	6819      	ldr	r1, [r3, #0]
 8004338:	4b31      	ldr	r3, [pc, #196]	; (8004400 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800433a:	fb83 2301 	smull	r2, r3, r3, r1
 800433e:	111a      	asrs	r2, r3, #4
 8004340:	17cb      	asrs	r3, r1, #31
 8004342:	1ad2      	subs	r2, r2, r3
 8004344:	4613      	mov	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	4413      	add	r3, r2
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	1aca      	subs	r2, r1, r3
 800434e:	2a00      	cmp	r2, #0
 8004350:	d102      	bne.n	8004358 <HAL_TIM_PeriodElapsedCallback+0x84>
	  {
		  sendCallSign = 1;
 8004352:	4b2c      	ldr	r3, [pc, #176]	; (8004404 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8004354:	2201      	movs	r2, #1
 8004356:	601a      	str	r2, [r3, #0]
	  }

	  if(callSignTic % 60 == 0)
 8004358:	4b24      	ldr	r3, [pc, #144]	; (80043ec <HAL_TIM_PeriodElapsedCallback+0x118>)
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	4b2a      	ldr	r3, [pc, #168]	; (8004408 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800435e:	fb83 1302 	smull	r1, r3, r3, r2
 8004362:	4413      	add	r3, r2
 8004364:	1159      	asrs	r1, r3, #5
 8004366:	17d3      	asrs	r3, r2, #31
 8004368:	1ac9      	subs	r1, r1, r3
 800436a:	460b      	mov	r3, r1
 800436c:	011b      	lsls	r3, r3, #4
 800436e:	1a5b      	subs	r3, r3, r1
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	1ad1      	subs	r1, r2, r3
 8004374:	2900      	cmp	r1, #0
 8004376:	d102      	bne.n	800437e <HAL_TIM_PeriodElapsedCallback+0xaa>
	  {
		  sendCallSign = 1;
 8004378:	4b22      	ldr	r3, [pc, #136]	; (8004404 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800437a:	2201      	movs	r2, #1
 800437c:	601a      	str	r2, [r3, #0]
	  }

	  if(sendBattInfoTic % 20 == 0)
 800437e:	4b1d      	ldr	r3, [pc, #116]	; (80043f4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004380:	6819      	ldr	r1, [r3, #0]
 8004382:	4b1f      	ldr	r3, [pc, #124]	; (8004400 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8004384:	fb83 2301 	smull	r2, r3, r3, r1
 8004388:	10da      	asrs	r2, r3, #3
 800438a:	17cb      	asrs	r3, r1, #31
 800438c:	1ad2      	subs	r2, r2, r3
 800438e:	4613      	mov	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	1aca      	subs	r2, r1, r3
 8004398:	2a00      	cmp	r2, #0
 800439a:	d102      	bne.n	80043a2 <HAL_TIM_PeriodElapsedCallback+0xce>
	  {
		  sendBattInfo = 1;
 800439c:	4b1b      	ldr	r3, [pc, #108]	; (800440c <HAL_TIM_PeriodElapsedCallback+0x138>)
 800439e:	2201      	movs	r2, #1
 80043a0:	601a      	str	r2, [r3, #0]
	  }
	  if(sendInternalTemperatureTic % 15 == 0)
 80043a2:	4b15      	ldr	r3, [pc, #84]	; (80043f8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4b18      	ldr	r3, [pc, #96]	; (8004408 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80043a8:	fb83 1302 	smull	r1, r3, r3, r2
 80043ac:	4413      	add	r3, r2
 80043ae:	10d9      	asrs	r1, r3, #3
 80043b0:	17d3      	asrs	r3, r2, #31
 80043b2:	1ac9      	subs	r1, r1, r3
 80043b4:	460b      	mov	r3, r1
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a5b      	subs	r3, r3, r1
 80043ba:	1ad1      	subs	r1, r2, r3
 80043bc:	2900      	cmp	r1, #0
 80043be:	d102      	bne.n	80043c6 <HAL_TIM_PeriodElapsedCallback+0xf2>
	  {
		  sendInternalTemperature = 1;
 80043c0:	4b13      	ldr	r3, [pc, #76]	; (8004410 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80043c2:	2201      	movs	r2, #1
 80043c4:	601a      	str	r2, [r3, #0]
	  }

	  if(sendExtTempHumPressTic % 2 == 0)
 80043c6:	4b0d      	ldr	r3, [pc, #52]	; (80043fc <HAL_TIM_PeriodElapsedCallback+0x128>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d102      	bne.n	80043d8 <HAL_TIM_PeriodElapsedCallback+0x104>
	  {
		  sendExtTempHumPress = 1;
 80043d2:	4b10      	ldr	r3, [pc, #64]	; (8004414 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80043d4:	2201      	movs	r2, #1
 80043d6:	601a      	str	r2, [r3, #0]
	  }
  }

  /* USER CODE END Callback 1 */
}
 80043d8:	bf00      	nop
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40001000 	.word	0x40001000
 80043e4:	200003b0 	.word	0x200003b0
 80043e8:	40010c00 	.word	0x40010c00
 80043ec:	200003b4 	.word	0x200003b4
 80043f0:	200003b8 	.word	0x200003b8
 80043f4:	200003bc 	.word	0x200003bc
 80043f8:	200003c0 	.word	0x200003c0
 80043fc:	200003c4 	.word	0x200003c4
 8004400:	66666667 	.word	0x66666667
 8004404:	2000001c 	.word	0x2000001c
 8004408:	88888889 	.word	0x88888889
 800440c:	20000024 	.word	0x20000024
 8004410:	20000028 	.word	0x20000028
 8004414:	2000002c 	.word	0x2000002c

08004418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800441c:	b672      	cpsid	i
}
 800441e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004420:	e7fe      	b.n	8004420 <Error_Handler+0x8>

08004422 <processPressure>:
#include "packetDefs.h"
#include "pressure.h"
#include "stm32f1xx_hal.h"

int processPressure(struct rscode_driver *rsDriver, float pressureParm)
{
 8004422:	b590      	push	{r4, r7, lr}
 8004424:	b099      	sub	sp, #100	; 0x64
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
 800442a:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef HAL_Status;
	int status   = 1;
 800442c:	2301      	movs	r3, #1
 800442e:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint16_t len = 0;
 8004430:	2300      	movs	r3, #0
 8004432:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint8_t txBuf[MTU_SIZE];

	struct HABPacketPressureInfoDataType HABPacketPressureInfoData;

	memset(&HABPacketPressureInfoData, '\0', sizeof(HABPacketPressureInfoData));
 8004436:	f107 0308 	add.w	r3, r7, #8
 800443a:	2210      	movs	r2, #16
 800443c:	2100      	movs	r1, #0
 800443e:	4618      	mov	r0, r3
 8004440:	f004 f890 	bl	8008564 <memset>

	HABPacketPressureInfoData.packetType  		= PRESS_INFO;
 8004444:	2355      	movs	r3, #85	; 0x55
 8004446:	813b      	strh	r3, [r7, #8]
	HABPacketPressureInfoData.pressureInfoData  = pressureParm;
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	f8c7 300a 	str.w	r3, [r7, #10]

	len = sizeof(HABPacketPressureInfoData)-sizeof(HABPacketPressureInfoData.crc16)-NPAR;
 800444e:	2306      	movs	r3, #6
 8004450:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HABPacketPressureInfoData.crc16 = crc_16((unsigned char *)&HABPacketPressureInfoData,len);
 8004454:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8004458:	f107 0308 	add.w	r3, r7, #8
 800445c:	4611      	mov	r1, r2
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fde0 	bl	8003024 <crc_16>
 8004464:	4603      	mov	r3, r0
 8004466:	81fb      	strh	r3, [r7, #14]
	rscode_encode(rsDriver, (unsigned char *)&HABPacketPressureInfoData, sizeof(HABPacketPressureInfoData)-NPAR, (unsigned char *)&HABPacketPressureInfoData);
 8004468:	f107 0308 	add.w	r3, r7, #8
 800446c:	f107 0108 	add.w	r1, r7, #8
 8004470:	2208      	movs	r2, #8
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff f886 	bl	8003584 <rscode_encode>
	memcpy(txBuf,&HABPacketPressureInfoData,sizeof(HABPacketPressureInfoData));
 8004478:	f107 0418 	add.w	r4, r7, #24
 800447c:	f107 0308 	add.w	r3, r7, #8
 8004480:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004482:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	HAL_Status =  radioTxData(txBuf,sizeof(HABPacketPressureInfoData));
 8004486:	f107 0318 	add.w	r3, r7, #24
 800448a:	2110      	movs	r1, #16
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fa61 	bl	8004954 <radioTxData>
 8004492:	4603      	mov	r3, r0
 8004494:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	if(HAL_Status != HAL_OK)
	{

	}

	return status;
 8004498:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 800449a:	4618      	mov	r0, r3
 800449c:	3764      	adds	r7, #100	; 0x64
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd90      	pop	{r4, r7, pc}
	...

080044a4 <setupRadio>:
#include "main.h"

static SPI_HandleTypeDef *hspi;

HAL_StatusTypeDef setupRadio(SPI_HandleTypeDef *hspiParam)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
	  HAL_StatusTypeDef HAL_Status;
	  hspi = hspiParam;
 80044ac:	4a37      	ldr	r2, [pc, #220]	; (800458c <setupRadio+0xe8>)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6013      	str	r3, [r2, #0]

	  //Soft Reset
	  HAL_Status = radio_write_register(0x07, 0x80);
 80044b2:	2180      	movs	r1, #128	; 0x80
 80044b4:	2007      	movs	r0, #7
 80044b6:	f000 f8d9 	bl	800466c <radio_write_register>
 80044ba:	4603      	mov	r3, r0
 80044bc:	73fb      	strb	r3, [r7, #15]
	  HAL_Delay(1000);
 80044be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044c2:	f000 ff9f 	bl	8005404 <HAL_Delay>

	  //Set Tx Power
	  HAL_Status = radio_write_register(0x6D, 00 | (TX_POWER & 0x0007));
 80044c6:	2107      	movs	r1, #7
 80044c8:	206d      	movs	r0, #109	; 0x6d
 80044ca:	f000 f8cf 	bl	800466c <radio_write_register>
 80044ce:	4603      	mov	r3, r0
 80044d0:	73fb      	strb	r3, [r7, #15]

	  HAL_Status = radio_set_tx_frequency(TRANSMIT_FREQUENCY);
 80044d2:	482f      	ldr	r0, [pc, #188]	; (8004590 <setupRadio+0xec>)
 80044d4:	f000 f978 	bl	80047c8 <radio_set_tx_frequency>
 80044d8:	4603      	mov	r3, r0
 80044da:	73fb      	strb	r3, [r7, #15]

	  //Data Rate 9.6kbps
	  HAL_Status = radio_write_register(0x6E, Si4032_TX_DATA_RATE_1);
 80044dc:	2159      	movs	r1, #89	; 0x59
 80044de:	206e      	movs	r0, #110	; 0x6e
 80044e0:	f000 f8c4 	bl	800466c <radio_write_register>
 80044e4:	4603      	mov	r3, r0
 80044e6:	73fb      	strb	r3, [r7, #15]
	  HAL_Status = radio_write_register(0x6F, Si4032_TX_DATA_RATE_0);
 80044e8:	2121      	movs	r1, #33	; 0x21
 80044ea:	206f      	movs	r0, #111	; 0x6f
 80044ec:	f000 f8be 	bl	800466c <radio_write_register>
 80044f0:	4603      	mov	r3, r0
 80044f2:	73fb      	strb	r3, [r7, #15]
	  HAL_Status = radio_write_register(0x70, Si4032_MODULATION_MODE_CONTROL_1);
 80044f4:	212c      	movs	r1, #44	; 0x2c
 80044f6:	2070      	movs	r0, #112	; 0x70
 80044f8:	f000 f8b8 	bl	800466c <radio_write_register>
 80044fc:	4603      	mov	r3, r0
 80044fe:	73fb      	strb	r3, [r7, #15]
	  //HAL_Status = radio_write_register(0x70, 0x20);

	  // 10KHz Dev
		HAL_Status = radio_write_register(0x72, Si4032_FREQUENCY_DEVIATION);
 8004500:	2110      	movs	r1, #16
 8004502:	2072      	movs	r0, #114	; 0x72
 8004504:	f000 f8b2 	bl	800466c <radio_write_register>
 8004508:	4603      	mov	r3, r0
 800450a:	73fb      	strb	r3, [r7, #15]

	  //Preamble
	  HAL_Status = setPreamble();
 800450c:	f000 f860 	bl	80045d0 <setPreamble>
 8004510:	4603      	mov	r3, r0
 8004512:	73fb      	strb	r3, [r7, #15]

	  //Header Control 2  sync b11 Fix Packet Length no header 4 sync words
	  HAL_Status = radio_write_register(0x33, 0x0E);
 8004514:	210e      	movs	r1, #14
 8004516:	2033      	movs	r0, #51	; 0x33
 8004518:	f000 f8a8 	bl	800466c <radio_write_register>
 800451c:	4603      	mov	r3, r0
 800451e:	73fb      	strb	r3, [r7, #15]


	  HAL_Status = radio_write_register(0x36, 0x08);
 8004520:	2108      	movs	r1, #8
 8004522:	2036      	movs	r0, #54	; 0x36
 8004524:	f000 f8a2 	bl	800466c <radio_write_register>
 8004528:	4603      	mov	r3, r0
 800452a:	73fb      	strb	r3, [r7, #15]
	  HAL_Status = radio_write_register(0x37, 0x6D);
 800452c:	216d      	movs	r1, #109	; 0x6d
 800452e:	2037      	movs	r0, #55	; 0x37
 8004530:	f000 f89c 	bl	800466c <radio_write_register>
 8004534:	4603      	mov	r3, r0
 8004536:	73fb      	strb	r3, [r7, #15]
	  HAL_Status = radio_write_register(0x38, 0x53);
 8004538:	2153      	movs	r1, #83	; 0x53
 800453a:	2038      	movs	r0, #56	; 0x38
 800453c:	f000 f896 	bl	800466c <radio_write_register>
 8004540:	4603      	mov	r3, r0
 8004542:	73fb      	strb	r3, [r7, #15]
	  HAL_Status = radio_write_register(0x39, 0x88);
 8004544:	2188      	movs	r1, #136	; 0x88
 8004546:	2039      	movs	r0, #57	; 0x39
 8004548:	f000 f890 	bl	800466c <radio_write_register>
 800454c:	4603      	mov	r3, r0
 800454e:	73fb      	strb	r3, [r7, #15]

	  //enable the TX packet handler  CCITT
	  radio_write_register(0x30, 0x08);
 8004550:	2108      	movs	r1, #8
 8004552:	2030      	movs	r0, #48	; 0x30
 8004554:	f000 f88a 	bl	800466c <radio_write_register>
	  //radio_write_register(0x30, 0x80); // no packet handling no CRC

	  // GFSK FIFO Mode FIFO Mode
	  HAL_Status = setGFSK();
 8004558:	f000 f82c 	bl	80045b4 <setGFSK>
 800455c:	4603      	mov	r3, r0
 800455e:	73fb      	strb	r3, [r7, #15]

	  //HAL_Status = radio_write_register(0x71, 0x63);

	 //write 0x04 to the Interrupt Enable 1 register
	 HAL_Status = radio_write_register(0x05, 0x04);
 8004560:	2104      	movs	r1, #4
 8004562:	2005      	movs	r0, #5
 8004564:	f000 f882 	bl	800466c <radio_write_register>
 8004568:	4603      	mov	r3, r0
 800456a:	73fb      	strb	r3, [r7, #15]
	 //write 0x00 to the Interrupt Enable 2 register
	 HAL_Status = radio_write_register(0x06, 0x00);
 800456c:	2100      	movs	r1, #0
 800456e:	2006      	movs	r0, #6
 8004570:	f000 f87c 	bl	800466c <radio_write_register>
 8004574:	4603      	mov	r3, r0
 8004576:	73fb      	strb	r3, [r7, #15]

	 HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin, GPIO_PIN_RESET);
 8004578:	2200      	movs	r2, #0
 800457a:	2180      	movs	r1, #128	; 0x80
 800457c:	4805      	ldr	r0, [pc, #20]	; (8004594 <setupRadio+0xf0>)
 800457e:	f001 fde7 	bl	8006150 <HAL_GPIO_WritePin>

	 return HAL_Status;
 8004582:	7bfb      	ldrb	r3, [r7, #15]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	200003cc 	.word	0x200003cc
 8004590:	43d94000 	.word	0x43d94000
 8004594:	40010c00 	.word	0x40010c00

08004598 <setCW>:

	  return HAL_Status;
}

HAL_StatusTypeDef setCW()
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
	  HAL_StatusTypeDef HAL_Status;

	  HAL_Status = radio_write_register(0x71, 0x20);
 800459e:	2120      	movs	r1, #32
 80045a0:	2071      	movs	r0, #113	; 0x71
 80045a2:	f000 f863 	bl	800466c <radio_write_register>
 80045a6:	4603      	mov	r3, r0
 80045a8:	71fb      	strb	r3, [r7, #7]

	  return HAL_Status;
 80045aa:	79fb      	ldrb	r3, [r7, #7]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <setGFSK>:

HAL_StatusTypeDef setGFSK()
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
	  HAL_StatusTypeDef HAL_Status;

	  // GFSK FIFO Mode FIFO Mode
	  HAL_Status = radio_write_register(0x71, Si4032_MODULATION_MODE_CONTROL_2);
 80045ba:	2123      	movs	r1, #35	; 0x23
 80045bc:	2071      	movs	r0, #113	; 0x71
 80045be:	f000 f855 	bl	800466c <radio_write_register>
 80045c2:	4603      	mov	r3, r0
 80045c4:	71fb      	strb	r3, [r7, #7]

	  return HAL_Status;
 80045c6:	79fb      	ldrb	r3, [r7, #7]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <setPreamble>:

HAL_StatusTypeDef setPreamble()
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
	  HAL_StatusTypeDef HAL_Status;

	  // GFSK FIFO Mode FIFO Mode
	  //Preamble
	  HAL_Status = radio_write_register(0x34, 0x10);
 80045d6:	2110      	movs	r1, #16
 80045d8:	2034      	movs	r0, #52	; 0x34
 80045da:	f000 f847 	bl	800466c <radio_write_register>
 80045de:	4603      	mov	r3, r0
 80045e0:	71fb      	strb	r3, [r7, #7]

	  return HAL_Status;
 80045e2:	79fb      	ldrb	r3, [r7, #7]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3708      	adds	r7, #8
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <radio_read_register>:

HAL_StatusTypeDef radio_read_register(const uint8_t register_addr, uint8_t *pData)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	6039      	str	r1, [r7, #0]
 80045f6:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef HAL_Status;
  uint16_t data_word;
  uint8_t addr;
  uint8_t val;

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 80045f8:	2200      	movs	r2, #0
 80045fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80045fe:	4819      	ldr	r0, [pc, #100]	; (8004664 <radio_read_register+0x78>)
 8004600:	f001 fda6 	bl	8006150 <HAL_GPIO_WritePin>

  data_word = ((register_addr | 0x0) << 8);
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	b29b      	uxth	r3, r3
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	81fb      	strh	r3, [r7, #14]
  addr = data_word >> 8;
 800460c:	89fb      	ldrh	r3, [r7, #14]
 800460e:	0a1b      	lsrs	r3, r3, #8
 8004610:	b29b      	uxth	r3, r3
 8004612:	b2db      	uxtb	r3, r3
 8004614:	733b      	strb	r3, [r7, #12]

  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 8004616:	4b14      	ldr	r3, [pc, #80]	; (8004668 <radio_read_register+0x7c>)
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	f107 010c 	add.w	r1, r7, #12
 800461e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004622:	2201      	movs	r2, #1
 8004624:	f002 fb58 	bl	8006cd8 <HAL_SPI_Transmit>
 8004628:	4603      	mov	r3, r0
 800462a:	737b      	strb	r3, [r7, #13]
  HAL_Delay(1);
 800462c:	2001      	movs	r0, #1
 800462e:	f000 fee9 	bl	8005404 <HAL_Delay>
  HAL_Status = HAL_SPI_Receive(hspi, &val, 1, 1000);
 8004632:	4b0d      	ldr	r3, [pc, #52]	; (8004668 <radio_read_register+0x7c>)
 8004634:	6818      	ldr	r0, [r3, #0]
 8004636:	f107 010b 	add.w	r1, r7, #11
 800463a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800463e:	2201      	movs	r2, #1
 8004640:	f002 fc86 	bl	8006f50 <HAL_SPI_Receive>
 8004644:	4603      	mov	r3, r0
 8004646:	737b      	strb	r3, [r7, #13]
 8004648:	7afa      	ldrb	r2, [r7, #11]

  memcpy(pData,&val,1);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 800464e:	2201      	movs	r2, #1
 8004650:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004654:	4803      	ldr	r0, [pc, #12]	; (8004664 <radio_read_register+0x78>)
 8004656:	f001 fd7b 	bl	8006150 <HAL_GPIO_WritePin>

  return HAL_Status;
 800465a:	7b7b      	ldrb	r3, [r7, #13]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40011000 	.word	0x40011000
 8004668:	200003cc 	.word	0x200003cc

0800466c <radio_write_register>:

HAL_StatusTypeDef radio_write_register(const uint8_t register_addr, uint8_t value)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	460a      	mov	r2, r1
 8004676:	71fb      	strb	r3, [r7, #7]
 8004678:	4613      	mov	r3, r2
 800467a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef HAL_Status;

  uint8_t WR = 0x80;
 800467c:	2380      	movs	r3, #128	; 0x80
 800467e:	73fb      	strb	r3, [r7, #15]
  uint16_t data_word;
  uint8_t addr;
  uint8_t val;

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 8004680:	2200      	movs	r2, #0
 8004682:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004686:	481d      	ldr	r0, [pc, #116]	; (80046fc <radio_write_register+0x90>)
 8004688:	f001 fd62 	bl	8006150 <HAL_GPIO_WritePin>

  data_word = ((register_addr | WR) << 8) | value;
 800468c:	79fa      	ldrb	r2, [r7, #7]
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	4313      	orrs	r3, r2
 8004692:	b2db      	uxtb	r3, r3
 8004694:	021b      	lsls	r3, r3, #8
 8004696:	b21a      	sxth	r2, r3
 8004698:	79bb      	ldrb	r3, [r7, #6]
 800469a:	b21b      	sxth	r3, r3
 800469c:	4313      	orrs	r3, r2
 800469e:	b21b      	sxth	r3, r3
 80046a0:	81bb      	strh	r3, [r7, #12]
  addr = data_word >> 8;
 80046a2:	89bb      	ldrh	r3, [r7, #12]
 80046a4:	0a1b      	lsrs	r3, r3, #8
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	72bb      	strb	r3, [r7, #10]
  val  = (uint8_t)data_word;
 80046ac:	89bb      	ldrh	r3, [r7, #12]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	727b      	strb	r3, [r7, #9]


  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 80046b2:	4b13      	ldr	r3, [pc, #76]	; (8004700 <radio_write_register+0x94>)
 80046b4:	6818      	ldr	r0, [r3, #0]
 80046b6:	f107 010a 	add.w	r1, r7, #10
 80046ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046be:	2201      	movs	r2, #1
 80046c0:	f002 fb0a 	bl	8006cd8 <HAL_SPI_Transmit>
 80046c4:	4603      	mov	r3, r0
 80046c6:	72fb      	strb	r3, [r7, #11]
  HAL_Delay(1);
 80046c8:	2001      	movs	r0, #1
 80046ca:	f000 fe9b 	bl	8005404 <HAL_Delay>
  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&val, 1, 1000);
 80046ce:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <radio_write_register+0x94>)
 80046d0:	6818      	ldr	r0, [r3, #0]
 80046d2:	f107 0109 	add.w	r1, r7, #9
 80046d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046da:	2201      	movs	r2, #1
 80046dc:	f002 fafc 	bl	8006cd8 <HAL_SPI_Transmit>
 80046e0:	4603      	mov	r3, r0
 80046e2:	72fb      	strb	r3, [r7, #11]

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 80046e4:	2201      	movs	r2, #1
 80046e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80046ea:	4804      	ldr	r0, [pc, #16]	; (80046fc <radio_write_register+0x90>)
 80046ec:	f001 fd30 	bl	8006150 <HAL_GPIO_WritePin>

  return HAL_Status;
 80046f0:	7afb      	ldrb	r3, [r7, #11]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	40011000 	.word	0x40011000
 8004700:	200003cc 	.word	0x200003cc

08004704 <radio_write_register_burst>:

HAL_StatusTypeDef radio_write_register_burst(const uint8_t register_addr, uint8_t txData[],uint8_t len)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	6039      	str	r1, [r7, #0]
 800470e:	71fb      	strb	r3, [r7, #7]
 8004710:	4613      	mov	r3, r2
 8004712:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef HAL_Status;

  uint8_t WR = 0x80;
 8004714:	2380      	movs	r3, #128	; 0x80
 8004716:	73fb      	strb	r3, [r7, #15]
  uint16_t data_word;
  uint8_t addr;
  uint8_t val;
  int i;

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 8004718:	2200      	movs	r2, #0
 800471a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800471e:	4828      	ldr	r0, [pc, #160]	; (80047c0 <radio_write_register_burst+0xbc>)
 8004720:	f001 fd16 	bl	8006150 <HAL_GPIO_WritePin>

  data_word = ((register_addr | WR) << 8) | txData[0];
 8004724:	79fa      	ldrb	r2, [r7, #7]
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	4313      	orrs	r3, r2
 800472a:	b2db      	uxtb	r3, r3
 800472c:	021b      	lsls	r3, r3, #8
 800472e:	b21a      	sxth	r2, r3
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	b21b      	sxth	r3, r3
 8004736:	4313      	orrs	r3, r2
 8004738:	b21b      	sxth	r3, r3
 800473a:	81bb      	strh	r3, [r7, #12]
  addr = data_word >> 8;
 800473c:	89bb      	ldrh	r3, [r7, #12]
 800473e:	0a1b      	lsrs	r3, r3, #8
 8004740:	b29b      	uxth	r3, r3
 8004742:	b2db      	uxtb	r3, r3
 8004744:	72fb      	strb	r3, [r7, #11]
  val  = (uint8_t)data_word;
 8004746:	89bb      	ldrh	r3, [r7, #12]
 8004748:	b2db      	uxtb	r3, r3
 800474a:	72bb      	strb	r3, [r7, #10]


  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&addr, 1, 1000);
 800474c:	4b1d      	ldr	r3, [pc, #116]	; (80047c4 <radio_write_register_burst+0xc0>)
 800474e:	6818      	ldr	r0, [r3, #0]
 8004750:	f107 010b 	add.w	r1, r7, #11
 8004754:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004758:	2201      	movs	r2, #1
 800475a:	f002 fabd 	bl	8006cd8 <HAL_SPI_Transmit>
 800475e:	4603      	mov	r3, r0
 8004760:	75fb      	strb	r3, [r7, #23]
  HAL_Delay(1);
 8004762:	2001      	movs	r0, #1
 8004764:	f000 fe4e 	bl	8005404 <HAL_Delay>
  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&val, 1, 1000);
 8004768:	4b16      	ldr	r3, [pc, #88]	; (80047c4 <radio_write_register_burst+0xc0>)
 800476a:	6818      	ldr	r0, [r3, #0]
 800476c:	f107 010a 	add.w	r1, r7, #10
 8004770:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004774:	2201      	movs	r2, #1
 8004776:	f002 faaf 	bl	8006cd8 <HAL_SPI_Transmit>
 800477a:	4603      	mov	r3, r0
 800477c:	75fb      	strb	r3, [r7, #23]

  for(i=1;i<len;i++)
 800477e:	2301      	movs	r3, #1
 8004780:	613b      	str	r3, [r7, #16]
 8004782:	e00e      	b.n	80047a2 <radio_write_register_burst+0x9e>
  {
	  HAL_Status = HAL_SPI_Transmit(hspi, (uint8_t *)&txData[i], 1, 1000);
 8004784:	4b0f      	ldr	r3, [pc, #60]	; (80047c4 <radio_write_register_burst+0xc0>)
 8004786:	6818      	ldr	r0, [r3, #0]
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	18d1      	adds	r1, r2, r3
 800478e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004792:	2201      	movs	r2, #1
 8004794:	f002 faa0 	bl	8006cd8 <HAL_SPI_Transmit>
 8004798:	4603      	mov	r3, r0
 800479a:	75fb      	strb	r3, [r7, #23]
  for(i=1;i<len;i++)
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	3301      	adds	r3, #1
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	79bb      	ldrb	r3, [r7, #6]
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	dbec      	blt.n	8004784 <radio_write_register_burst+0x80>
  }

  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 80047aa:	2201      	movs	r2, #1
 80047ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80047b0:	4803      	ldr	r0, [pc, #12]	; (80047c0 <radio_write_register_burst+0xbc>)
 80047b2:	f001 fccd 	bl	8006150 <HAL_GPIO_WritePin>

  return HAL_Status;
 80047b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40011000 	.word	0x40011000
 80047c4:	200003cc 	.word	0x200003cc

080047c8 <radio_set_tx_frequency>:

HAL_StatusTypeDef radio_set_tx_frequency(float freq_in_mhz)
{
 80047c8:	b590      	push	{r4, r7, lr}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef HAL_Status;
  float SI4032_CLOCK = 26.0;
 80047d0:	4b5a      	ldr	r3, [pc, #360]	; (800493c <radio_set_tx_frequency+0x174>)
 80047d2:	617b      	str	r3, [r7, #20]

  uint8_t hbsel = (uint8_t) ((freq_in_mhz * (30.0f / SI4032_CLOCK)) >= 480.0f ? 1 : 0);
 80047d4:	6979      	ldr	r1, [r7, #20]
 80047d6:	485a      	ldr	r0, [pc, #360]	; (8004940 <radio_set_tx_frequency+0x178>)
 80047d8:	f7fc fb02 	bl	8000de0 <__aeabi_fdiv>
 80047dc:	4603      	mov	r3, r0
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fc fa49 	bl	8000c78 <__aeabi_fmul>
 80047e6:	4603      	mov	r3, r0
 80047e8:	4956      	ldr	r1, [pc, #344]	; (8004944 <radio_set_tx_frequency+0x17c>)
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fc fbf6 	bl	8000fdc <__aeabi_fcmpge>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <radio_set_tx_frequency+0x32>
 80047f6:	2301      	movs	r3, #1
 80047f8:	e000      	b.n	80047fc <radio_set_tx_frequency+0x34>
 80047fa:	2300      	movs	r3, #0
 80047fc:	74fb      	strb	r3, [r7, #19]

  uint8_t fb = (uint8_t) ((((uint8_t)((freq_in_mhz * (30.0f / SI4032_CLOCK)) / 10) - 24) - (24 * hbsel)) / (1 + hbsel));
 80047fe:	6979      	ldr	r1, [r7, #20]
 8004800:	484f      	ldr	r0, [pc, #316]	; (8004940 <radio_set_tx_frequency+0x178>)
 8004802:	f7fc faed 	bl	8000de0 <__aeabi_fdiv>
 8004806:	4603      	mov	r3, r0
 8004808:	6879      	ldr	r1, [r7, #4]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fc fa34 	bl	8000c78 <__aeabi_fmul>
 8004810:	4603      	mov	r3, r0
 8004812:	494d      	ldr	r1, [pc, #308]	; (8004948 <radio_set_tx_frequency+0x180>)
 8004814:	4618      	mov	r0, r3
 8004816:	f7fc fae3 	bl	8000de0 <__aeabi_fdiv>
 800481a:	4603      	mov	r3, r0
 800481c:	4618      	mov	r0, r3
 800481e:	f7fc fbf1 	bl	8001004 <__aeabi_f2uiz>
 8004822:	4603      	mov	r3, r0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	f1a3 0118 	sub.w	r1, r3, #24
 800482a:	7cfa      	ldrb	r2, [r7, #19]
 800482c:	4613      	mov	r3, r2
 800482e:	0092      	lsls	r2, r2, #2
 8004830:	1a9b      	subs	r3, r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	18ca      	adds	r2, r1, r3
 8004836:	7cfb      	ldrb	r3, [r7, #19]
 8004838:	3301      	adds	r3, #1
 800483a:	fb92 f3f3 	sdiv	r3, r2, r3
 800483e:	74bb      	strb	r3, [r7, #18]
  uint8_t gen_div  =  3;  // constant - not possible to change!
 8004840:	2303      	movs	r3, #3
 8004842:	747b      	strb	r3, [r7, #17]
  uint16_t fc = (uint16_t) (((freq_in_mhz / ((SI4032_CLOCK / gen_div) * (hbsel + 1))) - fb - 24) * 64000);
 8004844:	7c7b      	ldrb	r3, [r7, #17]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fc f9c2 	bl	8000bd0 <__aeabi_i2f>
 800484c:	4603      	mov	r3, r0
 800484e:	4619      	mov	r1, r3
 8004850:	6978      	ldr	r0, [r7, #20]
 8004852:	f7fc fac5 	bl	8000de0 <__aeabi_fdiv>
 8004856:	4603      	mov	r3, r0
 8004858:	461c      	mov	r4, r3
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	3301      	adds	r3, #1
 800485e:	4618      	mov	r0, r3
 8004860:	f7fc f9b6 	bl	8000bd0 <__aeabi_i2f>
 8004864:	4603      	mov	r3, r0
 8004866:	4619      	mov	r1, r3
 8004868:	4620      	mov	r0, r4
 800486a:	f7fc fa05 	bl	8000c78 <__aeabi_fmul>
 800486e:	4603      	mov	r3, r0
 8004870:	4619      	mov	r1, r3
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fc fab4 	bl	8000de0 <__aeabi_fdiv>
 8004878:	4603      	mov	r3, r0
 800487a:	461c      	mov	r4, r3
 800487c:	7cbb      	ldrb	r3, [r7, #18]
 800487e:	4618      	mov	r0, r3
 8004880:	f7fc f9a6 	bl	8000bd0 <__aeabi_i2f>
 8004884:	4603      	mov	r3, r0
 8004886:	4619      	mov	r1, r3
 8004888:	4620      	mov	r0, r4
 800488a:	f7fc f8eb 	bl	8000a64 <__aeabi_fsub>
 800488e:	4603      	mov	r3, r0
 8004890:	492e      	ldr	r1, [pc, #184]	; (800494c <radio_set_tx_frequency+0x184>)
 8004892:	4618      	mov	r0, r3
 8004894:	f7fc f8e6 	bl	8000a64 <__aeabi_fsub>
 8004898:	4603      	mov	r3, r0
 800489a:	492d      	ldr	r1, [pc, #180]	; (8004950 <radio_set_tx_frequency+0x188>)
 800489c:	4618      	mov	r0, r3
 800489e:	f7fc f9eb 	bl	8000c78 <__aeabi_fmul>
 80048a2:	4603      	mov	r3, r0
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7fc fbad 	bl	8001004 <__aeabi_f2uiz>
 80048aa:	4603      	mov	r3, r0
 80048ac:	81fb      	strh	r3, [r7, #14]
  HAL_Status = radio_write_register(0x75, (uint8_t) (0b01000000 | (fb & 0b11111) | ((hbsel & 0b1) << 5)));
 80048ae:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80048b2:	f003 031f 	and.w	r3, r3, #31
 80048b6:	b25b      	sxtb	r3, r3
 80048b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048bc:	b25a      	sxtb	r2, r3
 80048be:	7cfb      	ldrb	r3, [r7, #19]
 80048c0:	015b      	lsls	r3, r3, #5
 80048c2:	b25b      	sxtb	r3, r3
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	b25b      	sxtb	r3, r3
 80048ca:	4313      	orrs	r3, r2
 80048cc:	b25b      	sxtb	r3, r3
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	4619      	mov	r1, r3
 80048d2:	2075      	movs	r0, #117	; 0x75
 80048d4:	f7ff feca 	bl	800466c <radio_write_register>
 80048d8:	4603      	mov	r3, r0
 80048da:	737b      	strb	r3, [r7, #13]
  HAL_Status = radio_write_register(0x76, (uint8_t) (((uint16_t)fc >> 8) & 0xff));
 80048dc:	89fb      	ldrh	r3, [r7, #14]
 80048de:	0a1b      	lsrs	r3, r3, #8
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	4619      	mov	r1, r3
 80048e6:	2076      	movs	r0, #118	; 0x76
 80048e8:	f7ff fec0 	bl	800466c <radio_write_register>
 80048ec:	4603      	mov	r3, r0
 80048ee:	737b      	strb	r3, [r7, #13]
  HAL_Status = radio_write_register(0x77, (uint8_t) ((uint16_t)fc & 0xff));
 80048f0:	89fb      	ldrh	r3, [r7, #14]
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	4619      	mov	r1, r3
 80048f6:	2077      	movs	r0, #119	; 0x77
 80048f8:	f7ff feb8 	bl	800466c <radio_write_register>
 80048fc:	4603      	mov	r3, r0
 80048fe:	737b      	strb	r3, [r7, #13]

  HAL_Status = radio_write_register(0x73, Si4032_FREQUENCY_OFFSET_1);
 8004900:	2100      	movs	r1, #0
 8004902:	2073      	movs	r0, #115	; 0x73
 8004904:	f7ff feb2 	bl	800466c <radio_write_register>
 8004908:	4603      	mov	r3, r0
 800490a:	737b      	strb	r3, [r7, #13]
  HAL_Status = radio_write_register(0x74, Si4032_FREQUENCY_OFFSET_2);
 800490c:	2100      	movs	r1, #0
 800490e:	2074      	movs	r0, #116	; 0x74
 8004910:	f7ff feac 	bl	800466c <radio_write_register>
 8004914:	4603      	mov	r3, r0
 8004916:	737b      	strb	r3, [r7, #13]
  HAL_Status = radio_write_register(0x7A, Si4032_FREQUENCY_HOPPING_STEP_SIZE);
 8004918:	2100      	movs	r1, #0
 800491a:	207a      	movs	r0, #122	; 0x7a
 800491c:	f7ff fea6 	bl	800466c <radio_write_register>
 8004920:	4603      	mov	r3, r0
 8004922:	737b      	strb	r3, [r7, #13]
  HAL_Status = radio_write_register(0x79, Si4032_FREQUENCY_HOPPING_CHANNEL);
 8004924:	2100      	movs	r1, #0
 8004926:	2079      	movs	r0, #121	; 0x79
 8004928:	f7ff fea0 	bl	800466c <radio_write_register>
 800492c:	4603      	mov	r3, r0
 800492e:	737b      	strb	r3, [r7, #13]

  return HAL_Status;
 8004930:	7b7b      	ldrb	r3, [r7, #13]
}
 8004932:	4618      	mov	r0, r3
 8004934:	371c      	adds	r7, #28
 8004936:	46bd      	mov	sp, r7
 8004938:	bd90      	pop	{r4, r7, pc}
 800493a:	bf00      	nop
 800493c:	41d00000 	.word	0x41d00000
 8004940:	41f00000 	.word	0x41f00000
 8004944:	43f00000 	.word	0x43f00000
 8004948:	41200000 	.word	0x41200000
 800494c:	41c00000 	.word	0x41c00000
 8004950:	477a0000 	.word	0x477a0000

08004954 <radioTxData>:

HAL_StatusTypeDef radioTxData(uint8_t txData[],uint8_t len)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	460b      	mov	r3, r1
 800495e:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef HAL_Status;
	uint8_t  regData;

	HAL_Status = radio_write_register(0x3E, len);
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	4619      	mov	r1, r3
 8004964:	203e      	movs	r0, #62	; 0x3e
 8004966:	f7ff fe81 	bl	800466c <radio_write_register>
 800496a:	4603      	mov	r3, r0
 800496c:	73fb      	strb	r3, [r7, #15]
	HAL_Status = radio_write_register_burst(0x7F, &txData[0],len);
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	461a      	mov	r2, r3
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	207f      	movs	r0, #127	; 0x7f
 8004976:	f7ff fec5 	bl	8004704 <radio_write_register_burst>
 800497a:	4603      	mov	r3, r0
 800497c:	73fb      	strb	r3, [r7, #15]

	//read the Interrupt Status1 register
	HAL_Status =  radio_read_register(0x3,&regData);
 800497e:	f107 030e 	add.w	r3, r7, #14
 8004982:	4619      	mov	r1, r3
 8004984:	2003      	movs	r0, #3
 8004986:	f7ff fe31 	bl	80045ec <radio_read_register>
 800498a:	4603      	mov	r3, r0
 800498c:	73fb      	strb	r3, [r7, #15]
	//read the Interrupt Status2 register
	HAL_Status =  radio_read_register(0x4,&regData);
 800498e:	f107 030e 	add.w	r3, r7, #14
 8004992:	4619      	mov	r1, r3
 8004994:	2004      	movs	r0, #4
 8004996:	f7ff fe29 	bl	80045ec <radio_read_register>
 800499a:	4603      	mov	r3, r0
 800499c:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOB, RED_LED_Pin, GPIO_PIN_RESET);
 800499e:	2200      	movs	r2, #0
 80049a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049a4:	481b      	ldr	r0, [pc, #108]	; (8004a14 <radioTxData+0xc0>)
 80049a6:	f001 fbd3 	bl	8006150 <HAL_GPIO_WritePin>
	HAL_Status = radio_write_register(0x07, Si4032_OPERATING_AND_FUNCTION_CONTROL_1);
 80049aa:	2108      	movs	r1, #8
 80049ac:	2007      	movs	r0, #7
 80049ae:	f7ff fe5d 	bl	800466c <radio_write_register>
 80049b2:	4603      	mov	r3, r0
 80049b4:	73fb      	strb	r3, [r7, #15]
	//HAL_Status = radio_write_register(0x07, 0x09);
	regData = 0;
 80049b6:	2300      	movs	r3, #0
 80049b8:	73bb      	strb	r3, [r7, #14]
	while((regData & 0x04) != 0x4)
 80049ba:	e007      	b.n	80049cc <radioTxData+0x78>
	{
		//read the Interrupt Status1 register
		HAL_Status =  radio_read_register(0x3,&regData);
 80049bc:	f107 030e 	add.w	r3, r7, #14
 80049c0:	4619      	mov	r1, r3
 80049c2:	2003      	movs	r0, #3
 80049c4:	f7ff fe12 	bl	80045ec <radio_read_register>
 80049c8:	4603      	mov	r3, r0
 80049ca:	73fb      	strb	r3, [r7, #15]
	while((regData & 0x04) != 0x4)
 80049cc:	7bbb      	ldrb	r3, [r7, #14]
 80049ce:	f003 0304 	and.w	r3, r3, #4
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f2      	beq.n	80049bc <radioTxData+0x68>
	}

	if(len != 1)
 80049d6:	78fb      	ldrb	r3, [r7, #3]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d008      	beq.n	80049ee <radioTxData+0x9a>
	{
		HAL_Delay(PROTOCOL_DELAY);
 80049dc:	201e      	movs	r0, #30
 80049de:	f000 fd11 	bl	8005404 <HAL_Delay>
		if(len < MTU_SIZE)
 80049e2:	78fb      	ldrb	r3, [r7, #3]
 80049e4:	2b3f      	cmp	r3, #63	; 0x3f
 80049e6:	d802      	bhi.n	80049ee <radioTxData+0x9a>
		{
			HAL_Delay(PROTOCOL_DELAY*3);
 80049e8:	205a      	movs	r0, #90	; 0x5a
 80049ea:	f000 fd0b 	bl	8005404 <HAL_Delay>
		}
	}

	HAL_GPIO_WritePin(GPIOB, RED_LED_Pin, GPIO_PIN_SET);
 80049ee:	2201      	movs	r2, #1
 80049f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049f4:	4807      	ldr	r0, [pc, #28]	; (8004a14 <radioTxData+0xc0>)
 80049f6:	f001 fbab 	bl	8006150 <HAL_GPIO_WritePin>

	//read the Interrupt Status2 register
	HAL_Status =  radio_read_register(0x4,&regData);
 80049fa:	f107 030e 	add.w	r3, r7, #14
 80049fe:	4619      	mov	r1, r3
 8004a00:	2004      	movs	r0, #4
 8004a02:	f7ff fdf3 	bl	80045ec <radio_read_register>
 8004a06:	4603      	mov	r3, r0
 8004a08:	73fb      	strb	r3, [r7, #15]

	return HAL_Status;
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]

}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40010c00 	.word	0x40010c00

08004a18 <initialize_ecc>:
compute_genpoly (struct rscode_driver * driver, int nbytes, int * genpoly);

/* Initialize lookup tables, polynomials, etc. */
void
initialize_ecc (struct rscode_driver * driver)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Compute the encoder generator polynomial */
  compute_genpoly(driver, NPAR, driver->genPoly);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	461a      	mov	r2, r3
 8004a24:	2108      	movs	r1, #8
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f856 	bl	8004ad8 <compute_genpoly>
}
 8004a2c:	bf00      	nop
 8004a2e:	3708      	adds	r7, #8
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <zero_fill_from>:

void
zero_fill_from (unsigned char * buf, int from, int to)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  int i;
  for (i = from; i < to; i++) buf[i] = 0;
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	e007      	b.n	8004a56 <zero_fill_from+0x22>
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	701a      	strb	r2, [r3, #0]
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	3301      	adds	r3, #1
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	dbf3      	blt.n	8004a46 <zero_fill_from+0x12>
}
 8004a5e:	bf00      	nop
 8004a60:	bf00      	nop
 8004a62:	371c      	adds	r7, #28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bc80      	pop	{r7}
 8004a68:	4770      	bx	lr

08004a6a <build_codeword>:
#endif

/* Append the parity bytes onto the end of the message */
void
build_codeword (struct rscode_driver * driver, unsigned char * msg, int nbytes, unsigned char * dst)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b087      	sub	sp, #28
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	607a      	str	r2, [r7, #4]
 8004a76:	603b      	str	r3, [r7, #0]
  int i;
	
  for (i = 0; i < nbytes; i++) dst[i] = msg[i];
 8004a78:	2300      	movs	r3, #0
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	e00a      	b.n	8004a94 <build_codeword+0x2a>
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	441a      	add	r2, r3
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	6839      	ldr	r1, [r7, #0]
 8004a88:	440b      	add	r3, r1
 8004a8a:	7812      	ldrb	r2, [r2, #0]
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	3301      	adds	r3, #1
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	dbf0      	blt.n	8004a7e <build_codeword+0x14>
	
  for (i = 0; i < NPAR; i++) {
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e011      	b.n	8004ac6 <build_codeword+0x5c>
    dst[i+nbytes] = driver->pBytes[NPAR-1-i];
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f1c3 0207 	rsb	r2, r3, #7
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3220      	adds	r2, #32
 8004aac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	4413      	add	r3, r2
 8004abc:	b2ca      	uxtb	r2, r1
 8004abe:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < NPAR; i++) {
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b07      	cmp	r3, #7
 8004aca:	ddea      	ble.n	8004aa2 <build_codeword+0x38>
  }
}
 8004acc:	bf00      	nop
 8004ace:	bf00      	nop
 8004ad0:	371c      	adds	r7, #28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <compute_genpoly>:
 * at least n+1 bytes long.
 */

static void
compute_genpoly (struct rscode_driver * driver, int nbytes, int * genpoly)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	f107 030c 	add.w	r3, r7, #12
 8004ae4:	6018      	str	r0, [r3, #0]
 8004ae6:	f107 0308 	add.w	r3, r7, #8
 8004aea:	6019      	str	r1, [r3, #0]
 8004aec:	1d3b      	adds	r3, r7, #4
 8004aee:	601a      	str	r2, [r3, #0]
  int i, tp[256], tp1[256];
	
  /* multiply (x + a^n) for n = 1 to nbytes */

  zero_poly(driver, tp1);
 8004af0:	f107 0214 	add.w	r2, r7, #20
 8004af4:	f107 030c 	add.w	r3, r7, #12
 8004af8:	4611      	mov	r1, r2
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	f7fc fd2b 	bl	8001556 <zero_poly>
  tp1[0] = 1;
 8004b00:	f107 0314 	add.w	r3, r7, #20
 8004b04:	2201      	movs	r2, #1
 8004b06:	601a      	str	r2, [r3, #0]

  for (i = 1; i <= nbytes; i++) {
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 8004b0e:	e02f      	b.n	8004b70 <compute_genpoly+0x98>
    zero_poly(driver, tp);
 8004b10:	f207 4214 	addw	r2, r7, #1044	; 0x414
 8004b14:	f107 030c 	add.w	r3, r7, #12
 8004b18:	4611      	mov	r1, r2
 8004b1a:	6818      	ldr	r0, [r3, #0]
 8004b1c:	f7fc fd1b 	bl	8001556 <zero_poly>
    tp[0] = gexp(driver,i);		/* set up x+a^n */
 8004b20:	f107 030c 	add.w	r3, r7, #12
 8004b24:	f8d7 1814 	ldr.w	r1, [r7, #2068]	; 0x814
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	f7fe fd7c 	bl	8003626 <gexp>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8004b34:	601a      	str	r2, [r3, #0]
    tp[1] = 1;
 8004b36:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	605a      	str	r2, [r3, #4]
	  
    mult_polys(driver, genpoly, tp, tp1);
 8004b3e:	f107 0314 	add.w	r3, r7, #20
 8004b42:	f207 4214 	addw	r2, r7, #1044	; 0x414
 8004b46:	1d39      	adds	r1, r7, #4
 8004b48:	f107 000c 	add.w	r0, r7, #12
 8004b4c:	6809      	ldr	r1, [r1, #0]
 8004b4e:	6800      	ldr	r0, [r0, #0]
 8004b50:	f7fc fd1b 	bl	800158a <mult_polys>
    copy_poly(driver, tp1, genpoly);
 8004b54:	1d3a      	adds	r2, r7, #4
 8004b56:	f107 0114 	add.w	r1, r7, #20
 8004b5a:	f107 030c 	add.w	r3, r7, #12
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	f7fc fcd9 	bl	8001518 <copy_poly>
  for (i = 1; i <= nbytes; i++) {
 8004b66:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 8004b70:	f107 0308 	add.w	r3, r7, #8
 8004b74:	f8d7 2814 	ldr.w	r2, [r7, #2068]	; 0x814
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	ddc8      	ble.n	8004b10 <compute_genpoly+0x38>
  }
}
 8004b7e:	bf00      	nop
 8004b80:	bf00      	nop
 8004b82:	f607 0718 	addw	r7, r7, #2072	; 0x818
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <encode_data>:
 * 
 */

void
encode_data (struct rscode_driver * driver, unsigned char *msg, int nbytes, unsigned char *dst)
{
 8004b8a:	b590      	push	{r4, r7, lr}
 8004b8c:	b091      	sub	sp, #68	; 0x44
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	60f8      	str	r0, [r7, #12]
 8004b92:	60b9      	str	r1, [r7, #8]
 8004b94:	607a      	str	r2, [r7, #4]
 8004b96:	603b      	str	r3, [r7, #0]
  int i, LFSR[NPAR+1],dbyte, j;
	
  for(i=0; i < NPAR+1; i++) LFSR[i]=0;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b9c:	e00a      	b.n	8004bb4 <encode_data+0x2a>
 8004b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004ba6:	4413      	add	r3, r2
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f843 2c30 	str.w	r2, [r3, #-48]
 8004bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	ddf1      	ble.n	8004b9e <encode_data+0x14>

  for (i = 0; i < nbytes; i++) {
 8004bba:	2300      	movs	r3, #0
 8004bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bbe:	e037      	b.n	8004c30 <encode_data+0xa6>
    dbyte = msg[i] ^ LFSR[NPAR-1];
 8004bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	461a      	mov	r2, r3
 8004bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bcc:	4053      	eors	r3, r2
 8004bce:	637b      	str	r3, [r7, #52]	; 0x34
    for (j = NPAR-1; j > 0; j--) {
 8004bd0:	2307      	movs	r3, #7
 8004bd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004bd4:	e01d      	b.n	8004c12 <encode_data+0x88>
      LFSR[j] = LFSR[j-1] ^ gmult(driver, driver->genPoly[j], dbyte);
 8004bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004be0:	4413      	add	r3, r2
 8004be2:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f7fe fd72 	bl	80036dc <gmult>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	ea84 0203 	eor.w	r2, r4, r3
 8004bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8004c06:	440b      	add	r3, r1
 8004c08:	f843 2c30 	str.w	r2, [r3, #-48]
    for (j = NPAR-1; j > 0; j--) {
 8004c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	dcde      	bgt.n	8004bd6 <encode_data+0x4c>
    }
    LFSR[0] = gmult(driver, driver->genPoly[0], dbyte);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c1e:	4619      	mov	r1, r3
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f7fe fd5b 	bl	80036dc <gmult>
 8004c26:	4603      	mov	r3, r0
 8004c28:	613b      	str	r3, [r7, #16]
  for (i = 0; i < nbytes; i++) {
 8004c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	dbc3      	blt.n	8004bc0 <encode_data+0x36>
  }

  for (i = 0; i < NPAR; i++) 
 8004c38:	2300      	movs	r3, #0
 8004c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c3c:	e00e      	b.n	8004c5c <encode_data+0xd2>
    driver->pBytes[i] = LFSR[i];
 8004c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004c46:	4413      	add	r3, r2
 8004c48:	f853 1c30 	ldr.w	r1, [r3, #-48]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c50:	3220      	adds	r2, #32
 8004c52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < NPAR; i++) 
 8004c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c58:	3301      	adds	r3, #1
 8004c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c5e:	2b07      	cmp	r3, #7
 8004c60:	dded      	ble.n	8004c3e <encode_data+0xb4>
	
  build_codeword(driver, msg, nbytes, dst);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f7ff fefe 	bl	8004a6a <build_codeword>
}
 8004c6e:	bf00      	nop
 8004c70:	3744      	adds	r7, #68	; 0x44
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd90      	pop	{r4, r7, pc}
	...

08004c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004c7e:	4b15      	ldr	r3, [pc, #84]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	4a14      	ldr	r2, [pc, #80]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	6193      	str	r3, [r2, #24]
 8004c8a:	4b12      	ldr	r3, [pc, #72]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	60bb      	str	r3, [r7, #8]
 8004c94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c96:	4b0f      	ldr	r3, [pc, #60]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	4a0e      	ldr	r2, [pc, #56]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca0:	61d3      	str	r3, [r2, #28]
 8004ca2:	4b0c      	ldr	r3, [pc, #48]	; (8004cd4 <HAL_MspInit+0x5c>)
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004caa:	607b      	str	r3, [r7, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004cae:	4b0a      	ldr	r3, [pc, #40]	; (8004cd8 <HAL_MspInit+0x60>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	4a04      	ldr	r2, [pc, #16]	; (8004cd8 <HAL_MspInit+0x60>)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cca:	bf00      	nop
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	40010000 	.word	0x40010000

08004cdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b088      	sub	sp, #32
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ce4:	f107 0310 	add.w	r3, r7, #16
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	605a      	str	r2, [r3, #4]
 8004cee:	609a      	str	r2, [r3, #8]
 8004cf0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a14      	ldr	r2, [pc, #80]	; (8004d48 <HAL_ADC_MspInit+0x6c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d121      	bne.n	8004d40 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004cfc:	4b13      	ldr	r3, [pc, #76]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	4a12      	ldr	r2, [pc, #72]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004d02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d06:	6193      	str	r3, [r2, #24]
 8004d08:	4b10      	ldr	r3, [pc, #64]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d10:	60fb      	str	r3, [r7, #12]
 8004d12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d14:	4b0d      	ldr	r3, [pc, #52]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	4a0c      	ldr	r2, [pc, #48]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004d1a:	f043 0304 	orr.w	r3, r3, #4
 8004d1e:	6193      	str	r3, [r2, #24]
 8004d20:	4b0a      	ldr	r3, [pc, #40]	; (8004d4c <HAL_ADC_MspInit+0x70>)
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	60bb      	str	r3, [r7, #8]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Batt_Volt_Pin;
 8004d2c:	2320      	movs	r3, #32
 8004d2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d30:	2303      	movs	r3, #3
 8004d32:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Batt_Volt_GPIO_Port, &GPIO_InitStruct);
 8004d34:	f107 0310 	add.w	r3, r7, #16
 8004d38:	4619      	mov	r1, r3
 8004d3a:	4805      	ldr	r0, [pc, #20]	; (8004d50 <HAL_ADC_MspInit+0x74>)
 8004d3c:	f001 f884 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004d40:	bf00      	nop
 8004d42:	3720      	adds	r7, #32
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40012400 	.word	0x40012400
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	40010800 	.word	0x40010800

08004d54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b088      	sub	sp, #32
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d5c:	f107 0310 	add.w	r3, r7, #16
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	605a      	str	r2, [r3, #4]
 8004d66:	609a      	str	r2, [r3, #8]
 8004d68:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a1c      	ldr	r2, [pc, #112]	; (8004de0 <HAL_SPI_MspInit+0x8c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d131      	bne.n	8004dd8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004d74:	4b1b      	ldr	r3, [pc, #108]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	4a1a      	ldr	r2, [pc, #104]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d7e:	61d3      	str	r3, [r2, #28]
 8004d80:	4b18      	ldr	r3, [pc, #96]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d8c:	4b15      	ldr	r3, [pc, #84]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	4a14      	ldr	r2, [pc, #80]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d92:	f043 0308 	orr.w	r3, r3, #8
 8004d96:	6193      	str	r3, [r2, #24]
 8004d98:	4b12      	ldr	r3, [pc, #72]	; (8004de4 <HAL_SPI_MspInit+0x90>)
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	f003 0308 	and.w	r3, r3, #8
 8004da0:	60bb      	str	r3, [r7, #8]
 8004da2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004da4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004da8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004daa:	2302      	movs	r3, #2
 8004dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004dae:	2303      	movs	r3, #3
 8004db0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db2:	f107 0310 	add.w	r3, r7, #16
 8004db6:	4619      	mov	r1, r3
 8004db8:	480b      	ldr	r0, [pc, #44]	; (8004de8 <HAL_SPI_MspInit+0x94>)
 8004dba:	f001 f845 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004dbe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dcc:	f107 0310 	add.w	r3, r7, #16
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	4805      	ldr	r0, [pc, #20]	; (8004de8 <HAL_SPI_MspInit+0x94>)
 8004dd4:	f001 f838 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004dd8:	bf00      	nop
 8004dda:	3720      	adds	r7, #32
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40003800 	.word	0x40003800
 8004de4:	40021000 	.word	0x40021000
 8004de8:	40010c00 	.word	0x40010c00

08004dec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dfc:	d113      	bne.n	8004e26 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004dfe:	4b0c      	ldr	r3, [pc, #48]	; (8004e30 <HAL_TIM_Base_MspInit+0x44>)
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	4a0b      	ldr	r2, [pc, #44]	; (8004e30 <HAL_TIM_Base_MspInit+0x44>)
 8004e04:	f043 0301 	orr.w	r3, r3, #1
 8004e08:	61d3      	str	r3, [r2, #28]
 8004e0a:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <HAL_TIM_Base_MspInit+0x44>)
 8004e0c:	69db      	ldr	r3, [r3, #28]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004e16:	2200      	movs	r2, #0
 8004e18:	2100      	movs	r1, #0
 8004e1a:	201c      	movs	r0, #28
 8004e1c:	f000 ffe9 	bl	8005df2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e20:	201c      	movs	r0, #28
 8004e22:	f001 f802 	bl	8005e2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004e26:	bf00      	nop
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40021000 	.word	0x40021000

08004e34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b08a      	sub	sp, #40	; 0x28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e3c:	f107 0318 	add.w	r3, r7, #24
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	605a      	str	r2, [r3, #4]
 8004e46:	609a      	str	r2, [r3, #8]
 8004e48:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a38      	ldr	r2, [pc, #224]	; (8004f30 <HAL_UART_MspInit+0xfc>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d132      	bne.n	8004eba <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e54:	4b37      	ldr	r3, [pc, #220]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	4a36      	ldr	r2, [pc, #216]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e5e:	6193      	str	r3, [r2, #24]
 8004e60:	4b34      	ldr	r3, [pc, #208]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e6c:	4b31      	ldr	r3, [pc, #196]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	4a30      	ldr	r2, [pc, #192]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e72:	f043 0304 	orr.w	r3, r3, #4
 8004e76:	6193      	str	r3, [r2, #24]
 8004e78:	4b2e      	ldr	r3, [pc, #184]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
 8004e80:	613b      	str	r3, [r7, #16]
 8004e82:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e8a:	2302      	movs	r3, #2
 8004e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e92:	f107 0318 	add.w	r3, r7, #24
 8004e96:	4619      	mov	r1, r3
 8004e98:	4827      	ldr	r0, [pc, #156]	; (8004f38 <HAL_UART_MspInit+0x104>)
 8004e9a:	f000 ffd5 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004e9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eac:	f107 0318 	add.w	r3, r7, #24
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4821      	ldr	r0, [pc, #132]	; (8004f38 <HAL_UART_MspInit+0x104>)
 8004eb4:	f000 ffc8 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004eb8:	e036      	b.n	8004f28 <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1f      	ldr	r2, [pc, #124]	; (8004f3c <HAL_UART_MspInit+0x108>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d131      	bne.n	8004f28 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004ec4:	4b1b      	ldr	r3, [pc, #108]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	4a1a      	ldr	r2, [pc, #104]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004eca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ece:	61d3      	str	r3, [r2, #28]
 8004ed0:	4b18      	ldr	r3, [pc, #96]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004edc:	4b15      	ldr	r3, [pc, #84]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	4a14      	ldr	r2, [pc, #80]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004ee2:	f043 0308 	orr.w	r3, r3, #8
 8004ee6:	6193      	str	r3, [r2, #24]
 8004ee8:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <HAL_UART_MspInit+0x100>)
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	60bb      	str	r3, [r7, #8]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004efa:	2302      	movs	r3, #2
 8004efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004efe:	2303      	movs	r3, #3
 8004f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f02:	f107 0318 	add.w	r3, r7, #24
 8004f06:	4619      	mov	r1, r3
 8004f08:	480d      	ldr	r0, [pc, #52]	; (8004f40 <HAL_UART_MspInit+0x10c>)
 8004f0a:	f000 ff9d 	bl	8005e48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004f0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f14:	2300      	movs	r3, #0
 8004f16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f1c:	f107 0318 	add.w	r3, r7, #24
 8004f20:	4619      	mov	r1, r3
 8004f22:	4807      	ldr	r0, [pc, #28]	; (8004f40 <HAL_UART_MspInit+0x10c>)
 8004f24:	f000 ff90 	bl	8005e48 <HAL_GPIO_Init>
}
 8004f28:	bf00      	nop
 8004f2a:	3728      	adds	r7, #40	; 0x28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	40013800 	.word	0x40013800
 8004f34:	40021000 	.word	0x40021000
 8004f38:	40010800 	.word	0x40010800
 8004f3c:	40004800 	.word	0x40004800
 8004f40:	40010c00 	.word	0x40010c00

08004f44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08c      	sub	sp, #48	; 0x30
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004f50:	2300      	movs	r3, #0
 8004f52:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004f54:	2200      	movs	r2, #0
 8004f56:	6879      	ldr	r1, [r7, #4]
 8004f58:	2036      	movs	r0, #54	; 0x36
 8004f5a:	f000 ff4a 	bl	8005df2 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004f5e:	2036      	movs	r0, #54	; 0x36
 8004f60:	f000 ff63 	bl	8005e2a <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004f64:	4b1e      	ldr	r3, [pc, #120]	; (8004fe0 <HAL_InitTick+0x9c>)
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	4a1d      	ldr	r2, [pc, #116]	; (8004fe0 <HAL_InitTick+0x9c>)
 8004f6a:	f043 0310 	orr.w	r3, r3, #16
 8004f6e:	61d3      	str	r3, [r2, #28]
 8004f70:	4b1b      	ldr	r3, [pc, #108]	; (8004fe0 <HAL_InitTick+0x9c>)
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	f003 0310 	and.w	r3, r3, #16
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004f7c:	f107 0210 	add.w	r2, r7, #16
 8004f80:	f107 0314 	add.w	r3, r7, #20
 8004f84:	4611      	mov	r1, r2
 8004f86:	4618      	mov	r0, r3
 8004f88:	f001 fce2 	bl	8006950 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004f8c:	f001 fcb8 	bl	8006900 <HAL_RCC_GetPCLK1Freq>
 8004f90:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f94:	4a13      	ldr	r2, [pc, #76]	; (8004fe4 <HAL_InitTick+0xa0>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	0c9b      	lsrs	r3, r3, #18
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004fa0:	4b11      	ldr	r3, [pc, #68]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fa2:	4a12      	ldr	r2, [pc, #72]	; (8004fec <HAL_InitTick+0xa8>)
 8004fa4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004fa6:	4b10      	ldr	r3, [pc, #64]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fa8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004fac:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004fae:	4a0e      	ldr	r2, [pc, #56]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004fb4:	4b0c      	ldr	r3, [pc, #48]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fba:	4b0b      	ldr	r3, [pc, #44]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004fc0:	4809      	ldr	r0, [pc, #36]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fc2:	f002 fb71 	bl	80076a8 <HAL_TIM_Base_Init>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d104      	bne.n	8004fd6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8004fcc:	4806      	ldr	r0, [pc, #24]	; (8004fe8 <HAL_InitTick+0xa4>)
 8004fce:	f002 fbbb 	bl	8007748 <HAL_TIM_Base_Start_IT>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	e000      	b.n	8004fd8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3730      	adds	r7, #48	; 0x30
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	40021000 	.word	0x40021000
 8004fe4:	431bde83 	.word	0x431bde83
 8004fe8:	200005a8 	.word	0x200005a8
 8004fec:	40001000 	.word	0x40001000

08004ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ff4:	e7fe      	b.n	8004ff4 <NMI_Handler+0x4>

08004ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ffa:	e7fe      	b.n	8004ffa <HardFault_Handler+0x4>

08004ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005000:	e7fe      	b.n	8005000 <MemManage_Handler+0x4>

08005002 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005002:	b480      	push	{r7}
 8005004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005006:	e7fe      	b.n	8005006 <BusFault_Handler+0x4>

08005008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800500c:	e7fe      	b.n	800500c <UsageFault_Handler+0x4>

0800500e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800500e:	b480      	push	{r7}
 8005010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005012:	bf00      	nop
 8005014:	46bd      	mov	sp, r7
 8005016:	bc80      	pop	{r7}
 8005018:	4770      	bx	lr

0800501a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800501a:	b480      	push	{r7}
 800501c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800501e:	bf00      	nop
 8005020:	46bd      	mov	sp, r7
 8005022:	bc80      	pop	{r7}
 8005024:	4770      	bx	lr

08005026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005026:	b480      	push	{r7}
 8005028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800502a:	bf00      	nop
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005032:	b480      	push	{r7}
 8005034:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005036:	bf00      	nop
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr
	...

08005040 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005044:	4802      	ldr	r0, [pc, #8]	; (8005050 <TIM2_IRQHandler+0x10>)
 8005046:	f002 fbd9 	bl	80077fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800504a:	bf00      	nop
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	20000560 	.word	0x20000560

08005054 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005058:	4802      	ldr	r0, [pc, #8]	; (8005064 <TIM6_DAC_IRQHandler+0x10>)
 800505a:	f002 fbcf 	bl	80077fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800505e:	bf00      	nop
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	200005a8 	.word	0x200005a8

08005068 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005072:	f003 fa2b 	bl	80084cc <__errno>
 8005076:	4603      	mov	r3, r0
 8005078:	2216      	movs	r2, #22
 800507a:	601a      	str	r2, [r3, #0]
	return -1;
 800507c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005080:	4618      	mov	r0, r3
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <_exit>:

void _exit (int status)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005090:	f04f 31ff 	mov.w	r1, #4294967295
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7ff ffe7 	bl	8005068 <_kill>
	while (1) {}		/* Make sure we hang here */
 800509a:	e7fe      	b.n	800509a <_exit+0x12>

0800509c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bc80      	pop	{r7}
 80050a6:	4770      	bx	lr

080050a8 <calcChecksum>:

#include <string.h>
#include <ublox.h>

struct ubxChecksumType calcChecksum(uint8_t *message, uint16_t size)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	807b      	strh	r3, [r7, #2]
	struct ubxChecksumType ck = {0, 0};
 80050b4:	2300      	movs	r3, #0
 80050b6:	733b      	strb	r3, [r7, #12]
 80050b8:	2300      	movs	r3, #0
 80050ba:	737b      	strb	r3, [r7, #13]

	for(int i = 0;i<size;i++)
 80050bc:	2300      	movs	r3, #0
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	e00f      	b.n	80050e2 <calcChecksum+0x3a>
	{
		ck.ck_a = ck.ck_a + message[i];
 80050c2:	7b3a      	ldrb	r2, [r7, #12]
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	440b      	add	r3, r1
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	4413      	add	r3, r2
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	733b      	strb	r3, [r7, #12]
		ck.ck_b = ck.ck_b + ck.ck_a;
 80050d2:	7b7a      	ldrb	r2, [r7, #13]
 80050d4:	7b3b      	ldrb	r3, [r7, #12]
 80050d6:	4413      	add	r3, r2
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	737b      	strb	r3, [r7, #13]
	for(int i = 0;i<size;i++)
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	3301      	adds	r3, #1
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	887b      	ldrh	r3, [r7, #2]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	dbeb      	blt.n	80050c2 <calcChecksum+0x1a>
	}

	return ck;
 80050ea:	89bb      	ldrh	r3, [r7, #12]
 80050ec:	823b      	strh	r3, [r7, #16]
 80050ee:	2300      	movs	r3, #0
 80050f0:	7c3a      	ldrb	r2, [r7, #16]
 80050f2:	f362 0307 	bfi	r3, r2, #0, #8
 80050f6:	7c7a      	ldrb	r2, [r7, #17]
 80050f8:	f362 230f 	bfi	r3, r2, #8, #8
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	371c      	adds	r7, #28
 8005100:	46bd      	mov	sp, r7
 8005102:	bc80      	pop	{r7}
 8005104:	4770      	bx	lr

08005106 <setGPS_DynamicModel6>:

// Configure flight mode - needed above 18km altitude
// Notes: Tweaked the PDOP limits a bit, to make it a bit more likely to report a position.
GPS_StatusTypeDef setGPS_DynamicModel6(UART_HandleTypeDef *huart)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b09a      	sub	sp, #104	; 0x68
 800510a:	af02      	add	r7, sp, #8
 800510c:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	GPS_StatusTypeDef gpsStatus  = GPS_OK;
 800510e:	2300      	movs	r3, #0
 8005110:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	uint8_t rspBuf[10];
	uint16_t received;
	uint8_t expectedRsp[10];

	uint8_t resetCmd = 0xff;
 8005114:	23ff      	movs	r3, #255	; 0xff
 8005116:	73fb      	strb	r3, [r7, #15]

	memset(&ubxNavPacket,'\0',sizeof(ubxNavPacket));
 8005118:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800511c:	222c      	movs	r2, #44	; 0x2c
 800511e:	2100      	movs	r1, #0
 8005120:	4618      	mov	r0, r3
 8005122:	f003 fa1f 	bl	8008564 <memset>
	ubxNavPacket.ubxSync.sc1          = 0xb5;
 8005126:	23b5      	movs	r3, #181	; 0xb5
 8005128:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	ubxNavPacket.ubxSync.sc2          = 0x62;
 800512c:	2362      	movs	r3, #98	; 0x62
 800512e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	ubxNavPacket.ubxNavMsgData.messageClass = 0x06;
 8005132:	2306      	movs	r3, #6
 8005134:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	ubxNavPacket.ubxNavMsgData.messageId    = 0x24;
 8005138:	2324      	movs	r3, #36	; 0x24
 800513a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	ubxNavPacket.ubxNavMsgData.payloadSize  = sizeof(ubxNavPacket.ubxNavMsgData.ubxNavPayload);
 800513e:	2324      	movs	r3, #36	; 0x24
 8005140:	85bb      	strh	r3, [r7, #44]	; 0x2c
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.mask = 0b00000001111111111;
 8005142:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005146:	85fb      	strh	r3, [r7, #46]	; 0x2e
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.dynModel        =6;
 8005148:	2306      	movs	r3, #6
 800514a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.fixMode         =2;
 800514e:	2302      	movs	r3, #2
 8005150:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.fixedAlt        =0;
 8005154:	2300      	movs	r3, #0
 8005156:	867b      	strh	r3, [r7, #50]	; 0x32
 8005158:	2300      	movs	r3, #0
 800515a:	86bb      	strh	r3, [r7, #52]	; 0x34
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.fixedAltVar     =10000;
 800515c:	2300      	movs	r3, #0
 800515e:	f443 531c 	orr.w	r3, r3, #9984	; 0x2700
 8005162:	f043 0310 	orr.w	r3, r3, #16
 8005166:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005168:	2300      	movs	r3, #0
 800516a:	873b      	strh	r3, [r7, #56]	; 0x38
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.minElv          =5;
 800516c:	2305      	movs	r3, #5
 800516e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.drLimit         =0;
 8005172:	2300      	movs	r3, #0
 8005174:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.pDop            =100;
 8005178:	2364      	movs	r3, #100	; 0x64
 800517a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.tDop            =100;
 800517c:	2364      	movs	r3, #100	; 0x64
 800517e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.pAcc            =100;
 8005180:	2364      	movs	r3, #100	; 0x64
 8005182:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.tAcc            =200;
 8005186:	23c8      	movs	r3, #200	; 0xc8
 8005188:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.staticHoldThres =0;
 800518c:	2300      	movs	r3, #0
 800518e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.dgpsTimeOut     =2;
 8005192:	2302      	movs	r3, #2
 8005194:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.reserved1       = 0;
 8005198:	2300      	movs	r3, #0
 800519a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800519e:	2300      	movs	r3, #0
 80051a0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.reserved2       = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80051aa:	2300      	movs	r3, #0
 80051ac:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	ubxNavPacket.ubxNavMsgData.ubxNavPayload.reserved3       = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80051b6:	2300      	movs	r3, #0
 80051b8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

	ubxNavPacket.ubxChecksum = calcChecksum((uint8_t *)&ubxNavPacket.ubxNavMsgData,sizeof(ubxNavPacket.ubxNavMsgData));
 80051bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051c0:	3302      	adds	r3, #2
 80051c2:	2128      	movs	r1, #40	; 0x28
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff ff6f 	bl	80050a8 <calcChecksum>
 80051ca:	4603      	mov	r3, r0
 80051cc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	expectedRsp[0] = ubxNavPacket.ubxSync.sc1; // header
 80051d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051d4:	743b      	strb	r3, [r7, #16]
	expectedRsp[1] = ubxNavPacket.ubxSync.sc2; // header
 80051d6:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80051da:	747b      	strb	r3, [r7, #17]
	expectedRsp[2] = 0x05; // class
 80051dc:	2305      	movs	r3, #5
 80051de:	74bb      	strb	r3, [r7, #18]
	expectedRsp[3] = 0x01; // id
 80051e0:	2301      	movs	r3, #1
 80051e2:	74fb      	strb	r3, [r7, #19]
	expectedRsp[4] = 0x02; // length
 80051e4:	2302      	movs	r3, #2
 80051e6:	753b      	strb	r3, [r7, #20]
	expectedRsp[5] = 0x00;
 80051e8:	2300      	movs	r3, #0
 80051ea:	757b      	strb	r3, [r7, #21]
	expectedRsp[6] = ubxNavPacket.ubxNavMsgData.messageClass; // ACK class
 80051ec:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80051f0:	75bb      	strb	r3, [r7, #22]
	expectedRsp[7] =ubxNavPacket.ubxNavMsgData.messageId; // ACK id
 80051f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80051f6:	75fb      	strb	r3, [r7, #23]
	expectedRsp[8] = 0x32; // CK_A
 80051f8:	2332      	movs	r3, #50	; 0x32
 80051fa:	763b      	strb	r3, [r7, #24]
	expectedRsp[9] = 0x5b; // CK_B
 80051fc:	235b      	movs	r3, #91	; 0x5b
 80051fe:	767b      	strb	r3, [r7, #25]

	HAL_Status = HAL_UART_Transmit(huart,&resetCmd,sizeof(resetCmd),1000);
 8005200:	f107 010f 	add.w	r1, r7, #15
 8005204:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005208:	2201      	movs	r2, #1
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f002 fec1 	bl	8007f92 <HAL_UART_Transmit>
 8005210:	4603      	mov	r3, r0
 8005212:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	HAL_Delay(1000);
 8005216:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800521a:	f000 f8f3 	bl	8005404 <HAL_Delay>
	if(HAL_Status != HAL_OK)
 800521e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <setGPS_DynamicModel6+0x128>
	{
		gpsStatus = GPS_FAIL;
 8005226:	2301      	movs	r3, #1
 8005228:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800522c:	e043      	b.n	80052b6 <setGPS_DynamicModel6+0x1b0>
	}
	else
	{
		HAL_Status = HAL_UART_Transmit(huart,(uint8_t *)&ubxNavPacket,sizeof(ubxNavPacket),1000);
 800522e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8005232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005236:	222c      	movs	r2, #44	; 0x2c
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f002 feaa 	bl	8007f92 <HAL_UART_Transmit>
 800523e:	4603      	mov	r3, r0
 8005240:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if(HAL_Status != HAL_OK)
 8005244:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <setGPS_DynamicModel6+0x14e>
		{
			gpsStatus = GPS_FAIL;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005252:	e030      	b.n	80052b6 <setGPS_DynamicModel6+0x1b0>
		}
		else
		{
			HAL_Status = HAL_UARTEx_ReceiveToIdle(huart, rspBuf, sizeof(rspBuf), &received, 3000);
 8005254:	f107 031a 	add.w	r3, r7, #26
 8005258:	f107 011c 	add.w	r1, r7, #28
 800525c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8005260:	9200      	str	r2, [sp, #0]
 8005262:	220a      	movs	r2, #10
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f002 ff26 	bl	80080b6 <HAL_UARTEx_ReceiveToIdle>
 800526a:	4603      	mov	r3, r0
 800526c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if(received != sizeof(rspBuf))
 8005270:	8b7b      	ldrh	r3, [r7, #26]
 8005272:	2b0a      	cmp	r3, #10
 8005274:	d003      	beq.n	800527e <setGPS_DynamicModel6+0x178>
			{
				gpsStatus = GPS_FAIL;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800527c:	e01b      	b.n	80052b6 <setGPS_DynamicModel6+0x1b0>
			}
			else
			{
				if(HAL_Status == HAL_OK)
 800527e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005282:	2b00      	cmp	r3, #0
 8005284:	d117      	bne.n	80052b6 <setGPS_DynamicModel6+0x1b0>
				{
					for(int i=0;i<sizeof(rspBuf);i++)
 8005286:	2300      	movs	r3, #0
 8005288:	65bb      	str	r3, [r7, #88]	; 0x58
 800528a:	e011      	b.n	80052b0 <setGPS_DynamicModel6+0x1aa>
				    {
						if(rspBuf[i] != expectedRsp[i])
 800528c:	f107 021c 	add.w	r2, r7, #28
 8005290:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005292:	4413      	add	r3, r2
 8005294:	781a      	ldrb	r2, [r3, #0]
 8005296:	f107 0110 	add.w	r1, r7, #16
 800529a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800529c:	440b      	add	r3, r1
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d002      	beq.n	80052aa <setGPS_DynamicModel6+0x1a4>
					    {
							gpsStatus = GPS_FAIL;
 80052a4:	2301      	movs	r3, #1
 80052a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					for(int i=0;i<sizeof(rspBuf);i++)
 80052aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052ac:	3301      	adds	r3, #1
 80052ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80052b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052b2:	2b09      	cmp	r3, #9
 80052b4:	d9ea      	bls.n	800528c <setGPS_DynamicModel6+0x186>
				}
			}
		}
	}

	return gpsStatus;
 80052b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3760      	adds	r7, #96	; 0x60
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <disableNMEA>:

GPS_StatusTypeDef disableNMEA(UART_HandleTypeDef *huart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08a      	sub	sp, #40	; 0x28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status;
	GPS_StatusTypeDef gpsStatus  = GPS_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t disableSentenceList[] = {0x01,  //GLL
 80052d2:	4a24      	ldr	r2, [pc, #144]	; (8005364 <disableNMEA+0xa0>)
 80052d4:	f107 0318 	add.w	r3, r7, #24
 80052d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052dc:	6018      	str	r0, [r3, #0]
 80052de:	3304      	adds	r3, #4
 80052e0:	7019      	strb	r1, [r3, #0]
									0x05,   //VTG
									0x08};  //ZDA

	struct ubxCFGMSGPacketType ubxCFGMSGPacket;

	ubxCFGMSGPacket.ubxSync.sc1                   = 0xb5;
 80052e2:	23b5      	movs	r3, #181	; 0xb5
 80052e4:	733b      	strb	r3, [r7, #12]
	ubxCFGMSGPacket.ubxSync.sc2                   = 0x62;
 80052e6:	2362      	movs	r3, #98	; 0x62
 80052e8:	737b      	strb	r3, [r7, #13]
	ubxCFGMSGPacket.ubxCFGMSGMsgData.messageClass = 0x06;
 80052ea:	2306      	movs	r3, #6
 80052ec:	73bb      	strb	r3, [r7, #14]
	ubxCFGMSGPacket.ubxCFGMSGMsgData.messageId    = 0x01;
 80052ee:	2301      	movs	r3, #1
 80052f0:	73fb      	strb	r3, [r7, #15]
	ubxCFGMSGPacket.ubxCFGMSGMsgData.payloadSize  = sizeof(ubxCFGMSGPacket.ubxCFGMSGMsgData.ubxCFGMSGPayload);
 80052f2:	2303      	movs	r3, #3
 80052f4:	823b      	strh	r3, [r7, #16]
	ubxCFGMSGPacket.ubxCFGMSGMsgData.ubxCFGMSGPayload.msgClass = 0xF0;
 80052f6:	23f0      	movs	r3, #240	; 0xf0
 80052f8:	74bb      	strb	r3, [r7, #18]
	ubxCFGMSGPacket.ubxCFGMSGMsgData.ubxCFGMSGPayload.rate     = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	753b      	strb	r3, [r7, #20]
	for (int i =0; i < sizeof(disableSentenceList);i++)
 80052fe:	2300      	movs	r3, #0
 8005300:	623b      	str	r3, [r7, #32]
 8005302:	e026      	b.n	8005352 <disableNMEA+0x8e>
	{
		ubxCFGMSGPacket.ubxCFGMSGMsgData.ubxCFGMSGPayload.msgID = disableSentenceList[i];
 8005304:	f107 0218 	add.w	r2, r7, #24
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	4413      	add	r3, r2
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	74fb      	strb	r3, [r7, #19]
		ubxCFGMSGPacket.ubxChecksum = calcChecksum((uint8_t *)&ubxCFGMSGPacket.ubxCFGMSGMsgData,sizeof(ubxCFGMSGPacket.ubxCFGMSGMsgData));
 8005310:	f107 030c 	add.w	r3, r7, #12
 8005314:	3302      	adds	r3, #2
 8005316:	2107      	movs	r1, #7
 8005318:	4618      	mov	r0, r3
 800531a:	f7ff fec5 	bl	80050a8 <calcChecksum>
 800531e:	4603      	mov	r3, r0
 8005320:	b21b      	sxth	r3, r3
 8005322:	461a      	mov	r2, r3
 8005324:	757a      	strb	r2, [r7, #21]
 8005326:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800532a:	75bb      	strb	r3, [r7, #22]
		HAL_Status = HAL_UART_Transmit(huart,(uint8_t *)&ubxCFGMSGPacket,sizeof(ubxCFGMSGPacket),1000);
 800532c:	f107 010c 	add.w	r1, r7, #12
 8005330:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005334:	220b      	movs	r2, #11
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f002 fe2b 	bl	8007f92 <HAL_UART_Transmit>
 800533c:	4603      	mov	r3, r0
 800533e:	77fb      	strb	r3, [r7, #31]
		if(HAL_Status != HAL_OK)
 8005340:	7ffb      	ldrb	r3, [r7, #31]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <disableNMEA+0x88>
		{
			gpsStatus = GPS_FAIL;
 8005346:	2301      	movs	r3, #1
 8005348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (int i =0; i < sizeof(disableSentenceList);i++)
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	3301      	adds	r3, #1
 8005350:	623b      	str	r3, [r7, #32]
 8005352:	6a3b      	ldr	r3, [r7, #32]
 8005354:	2b04      	cmp	r3, #4
 8005356:	d9d5      	bls.n	8005304 <disableNMEA+0x40>
		}

	}

	return gpsStatus;
 8005358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800535c:	4618      	mov	r0, r3
 800535e:	3728      	adds	r7, #40	; 0x28
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	080086b4 	.word	0x080086b4

08005368 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005368:	480c      	ldr	r0, [pc, #48]	; (800539c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800536a:	490d      	ldr	r1, [pc, #52]	; (80053a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800536c:	4a0d      	ldr	r2, [pc, #52]	; (80053a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800536e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005370:	e002      	b.n	8005378 <LoopCopyDataInit>

08005372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005376:	3304      	adds	r3, #4

08005378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800537a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800537c:	d3f9      	bcc.n	8005372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800537e:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005380:	4c0a      	ldr	r4, [pc, #40]	; (80053ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8005382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005384:	e001      	b.n	800538a <LoopFillZerobss>

08005386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005388:	3204      	adds	r2, #4

0800538a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800538a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800538c:	d3fb      	bcc.n	8005386 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800538e:	f7ff fe85 	bl	800509c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005392:	f003 f8b5 	bl	8008500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005396:	f7fe fcd5 	bl	8003d44 <main>
  bx lr
 800539a:	4770      	bx	lr
  ldr r0, =_sdata
 800539c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80053a0:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80053a4:	08008768 	.word	0x08008768
  ldr r2, =_sbss
 80053a8:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80053ac:	200005f4 	.word	0x200005f4

080053b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80053b0:	e7fe      	b.n	80053b0 <ADC1_IRQHandler>

080053b2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053b2:	b580      	push	{r7, lr}
 80053b4:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053b6:	2003      	movs	r0, #3
 80053b8:	f000 fd10 	bl	8005ddc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053bc:	200f      	movs	r0, #15
 80053be:	f7ff fdc1 	bl	8004f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053c2:	f7ff fc59 	bl	8004c78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	bd80      	pop	{r7, pc}

080053cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053d0:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <HAL_IncTick+0x1c>)
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	461a      	mov	r2, r3
 80053d6:	4b05      	ldr	r3, [pc, #20]	; (80053ec <HAL_IncTick+0x20>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4413      	add	r3, r2
 80053dc:	4a03      	ldr	r2, [pc, #12]	; (80053ec <HAL_IncTick+0x20>)
 80053de:	6013      	str	r3, [r2, #0]
}
 80053e0:	bf00      	nop
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	20000038 	.word	0x20000038
 80053ec:	200005f0 	.word	0x200005f0

080053f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
  return uwTick;
 80053f4:	4b02      	ldr	r3, [pc, #8]	; (8005400 <HAL_GetTick+0x10>)
 80053f6:	681b      	ldr	r3, [r3, #0]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr
 8005400:	200005f0 	.word	0x200005f0

08005404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800540c:	f7ff fff0 	bl	80053f0 <HAL_GetTick>
 8005410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541c:	d005      	beq.n	800542a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800541e:	4b0a      	ldr	r3, [pc, #40]	; (8005448 <HAL_Delay+0x44>)
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	461a      	mov	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800542a:	bf00      	nop
 800542c:	f7ff ffe0 	bl	80053f0 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	429a      	cmp	r2, r3
 800543a:	d8f7      	bhi.n	800542c <HAL_Delay+0x28>
  {
  }
}
 800543c:	bf00      	nop
 800543e:	bf00      	nop
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	20000038 	.word	0x20000038

0800544c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005454:	2300      	movs	r3, #0
 8005456:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800545c:	2300      	movs	r3, #0
 800545e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e0be      	b.n	80055ec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005478:	2b00      	cmp	r3, #0
 800547a:	d109      	bne.n	8005490 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7ff fc26 	bl	8004cdc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 fbb7 	bl	8005c04 <ADC_ConversionStop_Disable>
 8005496:	4603      	mov	r3, r0
 8005498:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800549e:	f003 0310 	and.w	r3, r3, #16
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f040 8099 	bne.w	80055da <HAL_ADC_Init+0x18e>
 80054a8:	7dfb      	ldrb	r3, [r7, #23]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f040 8095 	bne.w	80055da <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80054b8:	f023 0302 	bic.w	r3, r3, #2
 80054bc:	f043 0202 	orr.w	r2, r3, #2
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80054cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	7b1b      	ldrb	r3, [r3, #12]
 80054d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80054d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054e4:	d003      	beq.n	80054ee <HAL_ADC_Init+0xa2>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d102      	bne.n	80054f4 <HAL_ADC_Init+0xa8>
 80054ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054f2:	e000      	b.n	80054f6 <HAL_ADC_Init+0xaa>
 80054f4:	2300      	movs	r3, #0
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	7d1b      	ldrb	r3, [r3, #20]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d119      	bne.n	8005538 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	7b1b      	ldrb	r3, [r3, #12]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d109      	bne.n	8005520 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	3b01      	subs	r3, #1
 8005512:	035a      	lsls	r2, r3, #13
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4313      	orrs	r3, r2
 8005518:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800551c:	613b      	str	r3, [r7, #16]
 800551e:	e00b      	b.n	8005538 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005524:	f043 0220 	orr.w	r2, r3, #32
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	f043 0201 	orr.w	r2, r3, #1
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	430a      	orrs	r2, r1
 800554a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	4b28      	ldr	r3, [pc, #160]	; (80055f4 <HAL_ADC_Init+0x1a8>)
 8005554:	4013      	ands	r3, r2
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6812      	ldr	r2, [r2, #0]
 800555a:	68b9      	ldr	r1, [r7, #8]
 800555c:	430b      	orrs	r3, r1
 800555e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005568:	d003      	beq.n	8005572 <HAL_ADC_Init+0x126>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d104      	bne.n	800557c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	3b01      	subs	r3, #1
 8005578:	051b      	lsls	r3, r3, #20
 800557a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005582:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	430a      	orrs	r2, r1
 800558e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	4b18      	ldr	r3, [pc, #96]	; (80055f8 <HAL_ADC_Init+0x1ac>)
 8005598:	4013      	ands	r3, r2
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	429a      	cmp	r2, r3
 800559e:	d10b      	bne.n	80055b8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055aa:	f023 0303 	bic.w	r3, r3, #3
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80055b6:	e018      	b.n	80055ea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055bc:	f023 0312 	bic.w	r3, r3, #18
 80055c0:	f043 0210 	orr.w	r2, r3, #16
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055cc:	f043 0201 	orr.w	r2, r3, #1
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80055d8:	e007      	b.n	80055ea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055de:	f043 0210 	orr.w	r2, r3, #16
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	ffe1f7fd 	.word	0xffe1f7fd
 80055f8:	ff1f0efe 	.word	0xff1f0efe

080055fc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_ADC_Start+0x1a>
 8005612:	2302      	movs	r3, #2
 8005614:	e062      	b.n	80056dc <HAL_ADC_Start+0xe0>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fa96 	bl	8005b50 <ADC_Enable>
 8005624:	4603      	mov	r3, r0
 8005626:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005628:	7bfb      	ldrb	r3, [r7, #15]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d151      	bne.n	80056d2 <HAL_ADC_Start+0xd6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005636:	f023 0301 	bic.w	r3, r3, #1
 800563a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	629a      	str	r2, [r3, #40]	; 0x28
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005646:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005658:	2b00      	cmp	r3, #0
 800565a:	d007      	beq.n	800566c <HAL_ADC_Start+0x70>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005660:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005664:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	629a      	str	r2, [r3, #40]	; 0x28
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005674:	2b00      	cmp	r3, #0
 8005676:	d006      	beq.n	8005686 <HAL_ADC_Start+0x8a>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567c:	f023 0206 	bic.w	r2, r3, #6
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	62da      	str	r2, [r3, #44]	; 0x2c
 8005684:	e002      	b.n	800568c <HAL_ADC_Start+0x90>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f06f 0202 	mvn.w	r2, #2
 800569c:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80056a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80056ac:	d108      	bne.n	80056c0 <HAL_ADC_Start+0xc4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80056bc:	609a      	str	r2, [r3, #8]
 80056be:	e00c      	b.n	80056da <HAL_ADC_Start+0xde>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80056ce:	609a      	str	r2, [r3, #8]
 80056d0:	e003      	b.n	80056da <HAL_ADC_Start+0xde>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80056da:	7bfb      	ldrb	r3, [r7, #15]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ec:	2300      	movs	r3, #0
 80056ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d101      	bne.n	80056fe <HAL_ADC_Stop+0x1a>
 80056fa:	2302      	movs	r3, #2
 80056fc:	e01a      	b.n	8005734 <HAL_ADC_Stop+0x50>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 fa7c 	bl	8005c04 <ADC_ConversionStop_Disable>
 800570c:	4603      	mov	r3, r0
 800570e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005710:	7bfb      	ldrb	r3, [r7, #15]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d109      	bne.n	800572a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800571a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	f043 0201 	orr.w	r2, r3, #1
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005732:	7bfb      	ldrb	r3, [r7, #15]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3710      	adds	r7, #16
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800573c:	b590      	push	{r4, r7, lr}
 800573e:	b087      	sub	sp, #28
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005746:	2300      	movs	r3, #0
 8005748:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800574a:	2300      	movs	r3, #0
 800574c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005752:	f7ff fe4d 	bl	80053f0 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00b      	beq.n	800577e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800576a:	f043 0220 	orr.w	r2, r3, #32
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e0d3      	b.n	8005926 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005788:	2b00      	cmp	r3, #0
 800578a:	d131      	bne.n	80057f0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005792:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005796:	2b00      	cmp	r3, #0
 8005798:	d12a      	bne.n	80057f0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800579a:	e021      	b.n	80057e0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a2:	d01d      	beq.n	80057e0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d007      	beq.n	80057ba <HAL_ADC_PollForConversion+0x7e>
 80057aa:	f7ff fe21 	bl	80053f0 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d212      	bcs.n	80057e0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0302 	and.w	r3, r3, #2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10b      	bne.n	80057e0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057cc:	f043 0204 	orr.w	r2, r3, #4
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80057dc:	2303      	movs	r3, #3
 80057de:	e0a2      	b.n	8005926 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0d6      	beq.n	800579c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80057ee:	e070      	b.n	80058d2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80057f0:	4b4f      	ldr	r3, [pc, #316]	; (8005930 <HAL_ADC_PollForConversion+0x1f4>)
 80057f2:	681c      	ldr	r4, [r3, #0]
 80057f4:	2002      	movs	r0, #2
 80057f6:	f001 f99b 	bl	8006b30 <HAL_RCCEx_GetPeriphCLKFreq>
 80057fa:	4603      	mov	r3, r0
 80057fc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6919      	ldr	r1, [r3, #16]
 8005806:	4b4b      	ldr	r3, [pc, #300]	; (8005934 <HAL_ADC_PollForConversion+0x1f8>)
 8005808:	400b      	ands	r3, r1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d118      	bne.n	8005840 <HAL_ADC_PollForConversion+0x104>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68d9      	ldr	r1, [r3, #12]
 8005814:	4b48      	ldr	r3, [pc, #288]	; (8005938 <HAL_ADC_PollForConversion+0x1fc>)
 8005816:	400b      	ands	r3, r1
 8005818:	2b00      	cmp	r3, #0
 800581a:	d111      	bne.n	8005840 <HAL_ADC_PollForConversion+0x104>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6919      	ldr	r1, [r3, #16]
 8005822:	4b46      	ldr	r3, [pc, #280]	; (800593c <HAL_ADC_PollForConversion+0x200>)
 8005824:	400b      	ands	r3, r1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d108      	bne.n	800583c <HAL_ADC_PollForConversion+0x100>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68d9      	ldr	r1, [r3, #12]
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_ADC_PollForConversion+0x204>)
 8005832:	400b      	ands	r3, r1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_ADC_PollForConversion+0x100>
 8005838:	2314      	movs	r3, #20
 800583a:	e020      	b.n	800587e <HAL_ADC_PollForConversion+0x142>
 800583c:	2329      	movs	r3, #41	; 0x29
 800583e:	e01e      	b.n	800587e <HAL_ADC_PollForConversion+0x142>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6919      	ldr	r1, [r3, #16]
 8005846:	4b3d      	ldr	r3, [pc, #244]	; (800593c <HAL_ADC_PollForConversion+0x200>)
 8005848:	400b      	ands	r3, r1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_ADC_PollForConversion+0x120>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68d9      	ldr	r1, [r3, #12]
 8005854:	4b3a      	ldr	r3, [pc, #232]	; (8005940 <HAL_ADC_PollForConversion+0x204>)
 8005856:	400b      	ands	r3, r1
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00d      	beq.n	8005878 <HAL_ADC_PollForConversion+0x13c>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6919      	ldr	r1, [r3, #16]
 8005862:	4b38      	ldr	r3, [pc, #224]	; (8005944 <HAL_ADC_PollForConversion+0x208>)
 8005864:	400b      	ands	r3, r1
 8005866:	2b00      	cmp	r3, #0
 8005868:	d108      	bne.n	800587c <HAL_ADC_PollForConversion+0x140>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68d9      	ldr	r1, [r3, #12]
 8005870:	4b34      	ldr	r3, [pc, #208]	; (8005944 <HAL_ADC_PollForConversion+0x208>)
 8005872:	400b      	ands	r3, r1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_ADC_PollForConversion+0x140>
 8005878:	2354      	movs	r3, #84	; 0x54
 800587a:	e000      	b.n	800587e <HAL_ADC_PollForConversion+0x142>
 800587c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800587e:	fb02 f303 	mul.w	r3, r2, r3
 8005882:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005884:	e021      	b.n	80058ca <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588c:	d01a      	beq.n	80058c4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d007      	beq.n	80058a4 <HAL_ADC_PollForConversion+0x168>
 8005894:	f7ff fdac 	bl	80053f0 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d20f      	bcs.n	80058c4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	693a      	ldr	r2, [r7, #16]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d90b      	bls.n	80058c4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b0:	f043 0204 	orr.w	r2, r3, #4
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e030      	b.n	8005926 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	3301      	adds	r3, #1
 80058c8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d8d9      	bhi.n	8005886 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f06f 0212 	mvn.w	r2, #18
 80058da:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80058f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80058f6:	d115      	bne.n	8005924 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d111      	bne.n	8005924 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005910:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d105      	bne.n	8005924 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591c:	f043 0201 	orr.w	r2, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	371c      	adds	r7, #28
 800592a:	46bd      	mov	sp, r7
 800592c:	bd90      	pop	{r4, r7, pc}
 800592e:	bf00      	nop
 8005930:	20000030 	.word	0x20000030
 8005934:	24924924 	.word	0x24924924
 8005938:	00924924 	.word	0x00924924
 800593c:	12492492 	.word	0x12492492
 8005940:	00492492 	.word	0x00492492
 8005944:	00249249 	.word	0x00249249

08005948 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005956:	4618      	mov	r0, r3
 8005958:	370c      	adds	r7, #12
 800595a:	46bd      	mov	sp, r7
 800595c:	bc80      	pop	{r7}
 800595e:	4770      	bx	lr

08005960 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_ADC_ConfigChannel+0x20>
 800597c:	2302      	movs	r3, #2
 800597e:	e0dc      	b.n	8005b3a <HAL_ADC_ConfigChannel+0x1da>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	2b06      	cmp	r3, #6
 800598e:	d81c      	bhi.n	80059ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	4613      	mov	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	4413      	add	r3, r2
 80059a0:	3b05      	subs	r3, #5
 80059a2:	221f      	movs	r2, #31
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	43db      	mvns	r3, r3
 80059aa:	4019      	ands	r1, r3
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	3b05      	subs	r3, #5
 80059bc:	fa00 f203 	lsl.w	r2, r0, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	635a      	str	r2, [r3, #52]	; 0x34
 80059c8:	e03c      	b.n	8005a44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	2b0c      	cmp	r3, #12
 80059d0:	d81c      	bhi.n	8005a0c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	4613      	mov	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	3b23      	subs	r3, #35	; 0x23
 80059e4:	221f      	movs	r2, #31
 80059e6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ea:	43db      	mvns	r3, r3
 80059ec:	4019      	ands	r1, r3
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	6818      	ldr	r0, [r3, #0]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	4613      	mov	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	4413      	add	r3, r2
 80059fc:	3b23      	subs	r3, #35	; 0x23
 80059fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	430a      	orrs	r2, r1
 8005a08:	631a      	str	r2, [r3, #48]	; 0x30
 8005a0a:	e01b      	b.n	8005a44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	3b41      	subs	r3, #65	; 0x41
 8005a1e:	221f      	movs	r2, #31
 8005a20:	fa02 f303 	lsl.w	r3, r2, r3
 8005a24:	43db      	mvns	r3, r3
 8005a26:	4019      	ands	r1, r3
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	6818      	ldr	r0, [r3, #0]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	4613      	mov	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4413      	add	r3, r2
 8005a36:	3b41      	subs	r3, #65	; 0x41
 8005a38:	fa00 f203 	lsl.w	r2, r0, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	430a      	orrs	r2, r1
 8005a42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b09      	cmp	r3, #9
 8005a4a:	d91c      	bls.n	8005a86 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68d9      	ldr	r1, [r3, #12]
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	3b1e      	subs	r3, #30
 8005a5e:	2207      	movs	r2, #7
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	43db      	mvns	r3, r3
 8005a66:	4019      	ands	r1, r3
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	6898      	ldr	r0, [r3, #8]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	4613      	mov	r3, r2
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	4413      	add	r3, r2
 8005a76:	3b1e      	subs	r3, #30
 8005a78:	fa00 f203 	lsl.w	r2, r0, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	60da      	str	r2, [r3, #12]
 8005a84:	e019      	b.n	8005aba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	6919      	ldr	r1, [r3, #16]
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	4613      	mov	r3, r2
 8005a92:	005b      	lsls	r3, r3, #1
 8005a94:	4413      	add	r3, r2
 8005a96:	2207      	movs	r2, #7
 8005a98:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9c:	43db      	mvns	r3, r3
 8005a9e:	4019      	ands	r1, r3
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	6898      	ldr	r0, [r3, #8]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	005b      	lsls	r3, r3, #1
 8005aac:	4413      	add	r3, r2
 8005aae:	fa00 f203 	lsl.w	r2, r0, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2b10      	cmp	r3, #16
 8005ac0:	d003      	beq.n	8005aca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005ac6:	2b11      	cmp	r3, #17
 8005ac8:	d132      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1d      	ldr	r2, [pc, #116]	; (8005b44 <HAL_ADC_ConfigChannel+0x1e4>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d125      	bne.n	8005b20 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d126      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005af0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b10      	cmp	r3, #16
 8005af8:	d11a      	bne.n	8005b30 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005afa:	4b13      	ldr	r3, [pc, #76]	; (8005b48 <HAL_ADC_ConfigChannel+0x1e8>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a13      	ldr	r2, [pc, #76]	; (8005b4c <HAL_ADC_ConfigChannel+0x1ec>)
 8005b00:	fba2 2303 	umull	r2, r3, r2, r3
 8005b04:	0c9a      	lsrs	r2, r3, #18
 8005b06:	4613      	mov	r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	4413      	add	r3, r2
 8005b0c:	005b      	lsls	r3, r3, #1
 8005b0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005b10:	e002      	b.n	8005b18 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	3b01      	subs	r3, #1
 8005b16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1f9      	bne.n	8005b12 <HAL_ADC_ConfigChannel+0x1b2>
 8005b1e:	e007      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b24:	f043 0220 	orr.w	r2, r3, #32
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3714      	adds	r7, #20
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr
 8005b44:	40012400 	.word	0x40012400
 8005b48:	20000030 	.word	0x20000030
 8005b4c:	431bde83 	.word	0x431bde83

08005b50 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d040      	beq.n	8005bf0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0201 	orr.w	r2, r2, #1
 8005b7c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005b7e:	4b1f      	ldr	r3, [pc, #124]	; (8005bfc <ADC_Enable+0xac>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a1f      	ldr	r2, [pc, #124]	; (8005c00 <ADC_Enable+0xb0>)
 8005b84:	fba2 2303 	umull	r2, r3, r2, r3
 8005b88:	0c9b      	lsrs	r3, r3, #18
 8005b8a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b8c:	e002      	b.n	8005b94 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	3b01      	subs	r3, #1
 8005b92:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1f9      	bne.n	8005b8e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005b9a:	f7ff fc29 	bl	80053f0 <HAL_GetTick>
 8005b9e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005ba0:	e01f      	b.n	8005be2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005ba2:	f7ff fc25 	bl	80053f0 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d918      	bls.n	8005be2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d011      	beq.n	8005be2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc2:	f043 0210 	orr.w	r2, r3, #16
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bce:	f043 0201 	orr.w	r2, r3, #1
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e007      	b.n	8005bf2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d1d8      	bne.n	8005ba2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000030 	.word	0x20000030
 8005c00:	431bde83 	.word	0x431bde83

08005c04 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d12e      	bne.n	8005c7c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0201 	bic.w	r2, r2, #1
 8005c2c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005c2e:	f7ff fbdf 	bl	80053f0 <HAL_GetTick>
 8005c32:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005c34:	e01b      	b.n	8005c6e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c36:	f7ff fbdb 	bl	80053f0 <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d914      	bls.n	8005c6e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d10d      	bne.n	8005c6e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c56:	f043 0210 	orr.w	r2, r3, #16
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c62:	f043 0201 	orr.w	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e007      	b.n	8005c7e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f003 0301 	and.w	r3, r3, #1
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d0dc      	beq.n	8005c36 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f003 0307 	and.w	r3, r3, #7
 8005c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c98:	4b0c      	ldr	r3, [pc, #48]	; (8005ccc <__NVIC_SetPriorityGrouping+0x44>)
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cba:	4a04      	ldr	r2, [pc, #16]	; (8005ccc <__NVIC_SetPriorityGrouping+0x44>)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	60d3      	str	r3, [r2, #12]
}
 8005cc0:	bf00      	nop
 8005cc2:	3714      	adds	r7, #20
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	e000ed00 	.word	0xe000ed00

08005cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cd4:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	0a1b      	lsrs	r3, r3, #8
 8005cda:	f003 0307 	and.w	r3, r3, #7
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bc80      	pop	{r7}
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	e000ed00 	.word	0xe000ed00

08005cec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	db0b      	blt.n	8005d16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cfe:	79fb      	ldrb	r3, [r7, #7]
 8005d00:	f003 021f 	and.w	r2, r3, #31
 8005d04:	4906      	ldr	r1, [pc, #24]	; (8005d20 <__NVIC_EnableIRQ+0x34>)
 8005d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	2001      	movs	r0, #1
 8005d0e:	fa00 f202 	lsl.w	r2, r0, r2
 8005d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr
 8005d20:	e000e100 	.word	0xe000e100

08005d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	6039      	str	r1, [r7, #0]
 8005d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	db0a      	blt.n	8005d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	490c      	ldr	r1, [pc, #48]	; (8005d70 <__NVIC_SetPriority+0x4c>)
 8005d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d42:	0112      	lsls	r2, r2, #4
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	440b      	add	r3, r1
 8005d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d4c:	e00a      	b.n	8005d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	b2da      	uxtb	r2, r3
 8005d52:	4908      	ldr	r1, [pc, #32]	; (8005d74 <__NVIC_SetPriority+0x50>)
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	f003 030f 	and.w	r3, r3, #15
 8005d5a:	3b04      	subs	r3, #4
 8005d5c:	0112      	lsls	r2, r2, #4
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	440b      	add	r3, r1
 8005d62:	761a      	strb	r2, [r3, #24]
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bc80      	pop	{r7}
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	e000e100 	.word	0xe000e100
 8005d74:	e000ed00 	.word	0xe000ed00

08005d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b089      	sub	sp, #36	; 0x24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f003 0307 	and.w	r3, r3, #7
 8005d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f1c3 0307 	rsb	r3, r3, #7
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	bf28      	it	cs
 8005d96:	2304      	movcs	r3, #4
 8005d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	3304      	adds	r3, #4
 8005d9e:	2b06      	cmp	r3, #6
 8005da0:	d902      	bls.n	8005da8 <NVIC_EncodePriority+0x30>
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	3b03      	subs	r3, #3
 8005da6:	e000      	b.n	8005daa <NVIC_EncodePriority+0x32>
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dac:	f04f 32ff 	mov.w	r2, #4294967295
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	fa02 f303 	lsl.w	r3, r2, r3
 8005db6:	43da      	mvns	r2, r3
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	401a      	ands	r2, r3
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dca:	43d9      	mvns	r1, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dd0:	4313      	orrs	r3, r2
         );
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3724      	adds	r7, #36	; 0x24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bc80      	pop	{r7}
 8005dda:	4770      	bx	lr

08005ddc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff ff4f 	bl	8005c88 <__NVIC_SetPriorityGrouping>
}
 8005dea:	bf00      	nop
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b086      	sub	sp, #24
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	4603      	mov	r3, r0
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	607a      	str	r2, [r7, #4]
 8005dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e00:	2300      	movs	r3, #0
 8005e02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e04:	f7ff ff64 	bl	8005cd0 <__NVIC_GetPriorityGrouping>
 8005e08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	68b9      	ldr	r1, [r7, #8]
 8005e0e:	6978      	ldr	r0, [r7, #20]
 8005e10:	f7ff ffb2 	bl	8005d78 <NVIC_EncodePriority>
 8005e14:	4602      	mov	r2, r0
 8005e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7ff ff81 	bl	8005d24 <__NVIC_SetPriority>
}
 8005e22:	bf00      	nop
 8005e24:	3718      	adds	r7, #24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b082      	sub	sp, #8
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	4603      	mov	r3, r0
 8005e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff ff57 	bl	8005cec <__NVIC_EnableIRQ>
}
 8005e3e:	bf00      	nop
 8005e40:	3708      	adds	r7, #8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
	...

08005e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b08b      	sub	sp, #44	; 0x2c
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e52:	2300      	movs	r3, #0
 8005e54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005e56:	2300      	movs	r3, #0
 8005e58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e5a:	e169      	b.n	8006130 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	fa02 f303 	lsl.w	r3, r2, r3
 8005e64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69fa      	ldr	r2, [r7, #28]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005e70:	69ba      	ldr	r2, [r7, #24]
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	f040 8158 	bne.w	800612a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	4a9a      	ldr	r2, [pc, #616]	; (80060e8 <HAL_GPIO_Init+0x2a0>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d05e      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
 8005e84:	4a98      	ldr	r2, [pc, #608]	; (80060e8 <HAL_GPIO_Init+0x2a0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d875      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005e8a:	4a98      	ldr	r2, [pc, #608]	; (80060ec <HAL_GPIO_Init+0x2a4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d058      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
 8005e90:	4a96      	ldr	r2, [pc, #600]	; (80060ec <HAL_GPIO_Init+0x2a4>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d86f      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005e96:	4a96      	ldr	r2, [pc, #600]	; (80060f0 <HAL_GPIO_Init+0x2a8>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d052      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
 8005e9c:	4a94      	ldr	r2, [pc, #592]	; (80060f0 <HAL_GPIO_Init+0x2a8>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d869      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005ea2:	4a94      	ldr	r2, [pc, #592]	; (80060f4 <HAL_GPIO_Init+0x2ac>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d04c      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
 8005ea8:	4a92      	ldr	r2, [pc, #584]	; (80060f4 <HAL_GPIO_Init+0x2ac>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d863      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005eae:	4a92      	ldr	r2, [pc, #584]	; (80060f8 <HAL_GPIO_Init+0x2b0>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d046      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
 8005eb4:	4a90      	ldr	r2, [pc, #576]	; (80060f8 <HAL_GPIO_Init+0x2b0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d85d      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005eba:	2b12      	cmp	r3, #18
 8005ebc:	d82a      	bhi.n	8005f14 <HAL_GPIO_Init+0xcc>
 8005ebe:	2b12      	cmp	r3, #18
 8005ec0:	d859      	bhi.n	8005f76 <HAL_GPIO_Init+0x12e>
 8005ec2:	a201      	add	r2, pc, #4	; (adr r2, 8005ec8 <HAL_GPIO_Init+0x80>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005f43 	.word	0x08005f43
 8005ecc:	08005f1d 	.word	0x08005f1d
 8005ed0:	08005f2f 	.word	0x08005f2f
 8005ed4:	08005f71 	.word	0x08005f71
 8005ed8:	08005f77 	.word	0x08005f77
 8005edc:	08005f77 	.word	0x08005f77
 8005ee0:	08005f77 	.word	0x08005f77
 8005ee4:	08005f77 	.word	0x08005f77
 8005ee8:	08005f77 	.word	0x08005f77
 8005eec:	08005f77 	.word	0x08005f77
 8005ef0:	08005f77 	.word	0x08005f77
 8005ef4:	08005f77 	.word	0x08005f77
 8005ef8:	08005f77 	.word	0x08005f77
 8005efc:	08005f77 	.word	0x08005f77
 8005f00:	08005f77 	.word	0x08005f77
 8005f04:	08005f77 	.word	0x08005f77
 8005f08:	08005f77 	.word	0x08005f77
 8005f0c:	08005f25 	.word	0x08005f25
 8005f10:	08005f39 	.word	0x08005f39
 8005f14:	4a79      	ldr	r2, [pc, #484]	; (80060fc <HAL_GPIO_Init+0x2b4>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d013      	beq.n	8005f42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005f1a:	e02c      	b.n	8005f76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	623b      	str	r3, [r7, #32]
          break;
 8005f22:	e029      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	3304      	adds	r3, #4
 8005f2a:	623b      	str	r3, [r7, #32]
          break;
 8005f2c:	e024      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	3308      	adds	r3, #8
 8005f34:	623b      	str	r3, [r7, #32]
          break;
 8005f36:	e01f      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	330c      	adds	r3, #12
 8005f3e:	623b      	str	r3, [r7, #32]
          break;
 8005f40:	e01a      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d102      	bne.n	8005f50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005f4a:	2304      	movs	r3, #4
 8005f4c:	623b      	str	r3, [r7, #32]
          break;
 8005f4e:	e013      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d105      	bne.n	8005f64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f58:	2308      	movs	r3, #8
 8005f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	611a      	str	r2, [r3, #16]
          break;
 8005f62:	e009      	b.n	8005f78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f64:	2308      	movs	r3, #8
 8005f66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	69fa      	ldr	r2, [r7, #28]
 8005f6c:	615a      	str	r2, [r3, #20]
          break;
 8005f6e:	e003      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005f70:	2300      	movs	r3, #0
 8005f72:	623b      	str	r3, [r7, #32]
          break;
 8005f74:	e000      	b.n	8005f78 <HAL_GPIO_Init+0x130>
          break;
 8005f76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	2bff      	cmp	r3, #255	; 0xff
 8005f7c:	d801      	bhi.n	8005f82 <HAL_GPIO_Init+0x13a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	e001      	b.n	8005f86 <HAL_GPIO_Init+0x13e>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	3304      	adds	r3, #4
 8005f86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	2bff      	cmp	r3, #255	; 0xff
 8005f8c:	d802      	bhi.n	8005f94 <HAL_GPIO_Init+0x14c>
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	e002      	b.n	8005f9a <HAL_GPIO_Init+0x152>
 8005f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f96:	3b08      	subs	r3, #8
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	210f      	movs	r1, #15
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa8:	43db      	mvns	r3, r3
 8005faa:	401a      	ands	r2, r3
 8005fac:	6a39      	ldr	r1, [r7, #32]
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb4:	431a      	orrs	r2, r3
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	f000 80b1 	beq.w	800612a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005fc8:	4b4d      	ldr	r3, [pc, #308]	; (8006100 <HAL_GPIO_Init+0x2b8>)
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	4a4c      	ldr	r2, [pc, #304]	; (8006100 <HAL_GPIO_Init+0x2b8>)
 8005fce:	f043 0301 	orr.w	r3, r3, #1
 8005fd2:	6193      	str	r3, [r2, #24]
 8005fd4:	4b4a      	ldr	r3, [pc, #296]	; (8006100 <HAL_GPIO_Init+0x2b8>)
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	60bb      	str	r3, [r7, #8]
 8005fde:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005fe0:	4a48      	ldr	r2, [pc, #288]	; (8006104 <HAL_GPIO_Init+0x2bc>)
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe4:	089b      	lsrs	r3, r3, #2
 8005fe6:	3302      	adds	r3, #2
 8005fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff0:	f003 0303 	and.w	r3, r3, #3
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	220f      	movs	r2, #15
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	43db      	mvns	r3, r3
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4013      	ands	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a40      	ldr	r2, [pc, #256]	; (8006108 <HAL_GPIO_Init+0x2c0>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d013      	beq.n	8006034 <HAL_GPIO_Init+0x1ec>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a3f      	ldr	r2, [pc, #252]	; (800610c <HAL_GPIO_Init+0x2c4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00d      	beq.n	8006030 <HAL_GPIO_Init+0x1e8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a3e      	ldr	r2, [pc, #248]	; (8006110 <HAL_GPIO_Init+0x2c8>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d007      	beq.n	800602c <HAL_GPIO_Init+0x1e4>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a3d      	ldr	r2, [pc, #244]	; (8006114 <HAL_GPIO_Init+0x2cc>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d101      	bne.n	8006028 <HAL_GPIO_Init+0x1e0>
 8006024:	2303      	movs	r3, #3
 8006026:	e006      	b.n	8006036 <HAL_GPIO_Init+0x1ee>
 8006028:	2304      	movs	r3, #4
 800602a:	e004      	b.n	8006036 <HAL_GPIO_Init+0x1ee>
 800602c:	2302      	movs	r3, #2
 800602e:	e002      	b.n	8006036 <HAL_GPIO_Init+0x1ee>
 8006030:	2301      	movs	r3, #1
 8006032:	e000      	b.n	8006036 <HAL_GPIO_Init+0x1ee>
 8006034:	2300      	movs	r3, #0
 8006036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006038:	f002 0203 	and.w	r2, r2, #3
 800603c:	0092      	lsls	r2, r2, #2
 800603e:	4093      	lsls	r3, r2
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	4313      	orrs	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006046:	492f      	ldr	r1, [pc, #188]	; (8006104 <HAL_GPIO_Init+0x2bc>)
 8006048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800604a:	089b      	lsrs	r3, r3, #2
 800604c:	3302      	adds	r3, #2
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d006      	beq.n	800606e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006060:	4b2d      	ldr	r3, [pc, #180]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	492c      	ldr	r1, [pc, #176]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	4313      	orrs	r3, r2
 800606a:	600b      	str	r3, [r1, #0]
 800606c:	e006      	b.n	800607c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800606e:	4b2a      	ldr	r3, [pc, #168]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	43db      	mvns	r3, r3
 8006076:	4928      	ldr	r1, [pc, #160]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 8006078:	4013      	ands	r3, r2
 800607a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d006      	beq.n	8006096 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006088:	4b23      	ldr	r3, [pc, #140]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	4922      	ldr	r1, [pc, #136]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	4313      	orrs	r3, r2
 8006092:	604b      	str	r3, [r1, #4]
 8006094:	e006      	b.n	80060a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006096:	4b20      	ldr	r3, [pc, #128]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	43db      	mvns	r3, r3
 800609e:	491e      	ldr	r1, [pc, #120]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d006      	beq.n	80060be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80060b0:	4b19      	ldr	r3, [pc, #100]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	4918      	ldr	r1, [pc, #96]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	608b      	str	r3, [r1, #8]
 80060bc:	e006      	b.n	80060cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80060be:	4b16      	ldr	r3, [pc, #88]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060c0:	689a      	ldr	r2, [r3, #8]
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	43db      	mvns	r3, r3
 80060c6:	4914      	ldr	r1, [pc, #80]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060c8:	4013      	ands	r3, r2
 80060ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d021      	beq.n	800611c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80060d8:	4b0f      	ldr	r3, [pc, #60]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060da:	68da      	ldr	r2, [r3, #12]
 80060dc:	490e      	ldr	r1, [pc, #56]	; (8006118 <HAL_GPIO_Init+0x2d0>)
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60cb      	str	r3, [r1, #12]
 80060e4:	e021      	b.n	800612a <HAL_GPIO_Init+0x2e2>
 80060e6:	bf00      	nop
 80060e8:	10320000 	.word	0x10320000
 80060ec:	10310000 	.word	0x10310000
 80060f0:	10220000 	.word	0x10220000
 80060f4:	10210000 	.word	0x10210000
 80060f8:	10120000 	.word	0x10120000
 80060fc:	10110000 	.word	0x10110000
 8006100:	40021000 	.word	0x40021000
 8006104:	40010000 	.word	0x40010000
 8006108:	40010800 	.word	0x40010800
 800610c:	40010c00 	.word	0x40010c00
 8006110:	40011000 	.word	0x40011000
 8006114:	40011400 	.word	0x40011400
 8006118:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800611c:	4b0b      	ldr	r3, [pc, #44]	; (800614c <HAL_GPIO_Init+0x304>)
 800611e:	68da      	ldr	r2, [r3, #12]
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	43db      	mvns	r3, r3
 8006124:	4909      	ldr	r1, [pc, #36]	; (800614c <HAL_GPIO_Init+0x304>)
 8006126:	4013      	ands	r3, r2
 8006128:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612c:	3301      	adds	r3, #1
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006136:	fa22 f303 	lsr.w	r3, r2, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	f47f ae8e 	bne.w	8005e5c <HAL_GPIO_Init+0x14>
  }
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	372c      	adds	r7, #44	; 0x2c
 8006146:	46bd      	mov	sp, r7
 8006148:	bc80      	pop	{r7}
 800614a:	4770      	bx	lr
 800614c:	40010400 	.word	0x40010400

08006150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	460b      	mov	r3, r1
 800615a:	807b      	strh	r3, [r7, #2]
 800615c:	4613      	mov	r3, r2
 800615e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006160:	787b      	ldrb	r3, [r7, #1]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006166:	887a      	ldrh	r2, [r7, #2]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800616c:	e003      	b.n	8006176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800616e:	887b      	ldrh	r3, [r7, #2]
 8006170:	041a      	lsls	r2, r3, #16
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	611a      	str	r2, [r3, #16]
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr

08006180 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006192:	887a      	ldrh	r2, [r7, #2]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4013      	ands	r3, r2
 8006198:	041a      	lsls	r2, r3, #16
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	43d9      	mvns	r1, r3
 800619e:	887b      	ldrh	r3, [r7, #2]
 80061a0:	400b      	ands	r3, r1
 80061a2:	431a      	orrs	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	611a      	str	r2, [r3, #16]
}
 80061a8:	bf00      	nop
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bc80      	pop	{r7}
 80061b0:	4770      	bx	lr
	...

080061b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e26c      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8087 	beq.w	80062e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80061d4:	4b92      	ldr	r3, [pc, #584]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f003 030c 	and.w	r3, r3, #12
 80061dc:	2b04      	cmp	r3, #4
 80061de:	d00c      	beq.n	80061fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80061e0:	4b8f      	ldr	r3, [pc, #572]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f003 030c 	and.w	r3, r3, #12
 80061e8:	2b08      	cmp	r3, #8
 80061ea:	d112      	bne.n	8006212 <HAL_RCC_OscConfig+0x5e>
 80061ec:	4b8c      	ldr	r3, [pc, #560]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061f8:	d10b      	bne.n	8006212 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061fa:	4b89      	ldr	r3, [pc, #548]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d06c      	beq.n	80062e0 <HAL_RCC_OscConfig+0x12c>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d168      	bne.n	80062e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e246      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621a:	d106      	bne.n	800622a <HAL_RCC_OscConfig+0x76>
 800621c:	4b80      	ldr	r3, [pc, #512]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a7f      	ldr	r2, [pc, #508]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006226:	6013      	str	r3, [r2, #0]
 8006228:	e02e      	b.n	8006288 <HAL_RCC_OscConfig+0xd4>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d10c      	bne.n	800624c <HAL_RCC_OscConfig+0x98>
 8006232:	4b7b      	ldr	r3, [pc, #492]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a7a      	ldr	r2, [pc, #488]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	4b78      	ldr	r3, [pc, #480]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a77      	ldr	r2, [pc, #476]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006244:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006248:	6013      	str	r3, [r2, #0]
 800624a:	e01d      	b.n	8006288 <HAL_RCC_OscConfig+0xd4>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006254:	d10c      	bne.n	8006270 <HAL_RCC_OscConfig+0xbc>
 8006256:	4b72      	ldr	r3, [pc, #456]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a71      	ldr	r2, [pc, #452]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800625c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	4b6f      	ldr	r3, [pc, #444]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a6e      	ldr	r2, [pc, #440]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	e00b      	b.n	8006288 <HAL_RCC_OscConfig+0xd4>
 8006270:	4b6b      	ldr	r3, [pc, #428]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a6a      	ldr	r2, [pc, #424]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800627a:	6013      	str	r3, [r2, #0]
 800627c:	4b68      	ldr	r3, [pc, #416]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a67      	ldr	r2, [pc, #412]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006286:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d013      	beq.n	80062b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006290:	f7ff f8ae 	bl	80053f0 <HAL_GetTick>
 8006294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006296:	e008      	b.n	80062aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006298:	f7ff f8aa 	bl	80053f0 <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	2b64      	cmp	r3, #100	; 0x64
 80062a4:	d901      	bls.n	80062aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e1fa      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062aa:	4b5d      	ldr	r3, [pc, #372]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d0f0      	beq.n	8006298 <HAL_RCC_OscConfig+0xe4>
 80062b6:	e014      	b.n	80062e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062b8:	f7ff f89a 	bl	80053f0 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062c0:	f7ff f896 	bl	80053f0 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b64      	cmp	r3, #100	; 0x64
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e1e6      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062d2:	4b53      	ldr	r3, [pc, #332]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1f0      	bne.n	80062c0 <HAL_RCC_OscConfig+0x10c>
 80062de:	e000      	b.n	80062e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d063      	beq.n	80063b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062ee:	4b4c      	ldr	r3, [pc, #304]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f003 030c 	and.w	r3, r3, #12
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80062fa:	4b49      	ldr	r3, [pc, #292]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f003 030c 	and.w	r3, r3, #12
 8006302:	2b08      	cmp	r3, #8
 8006304:	d11c      	bne.n	8006340 <HAL_RCC_OscConfig+0x18c>
 8006306:	4b46      	ldr	r3, [pc, #280]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800630e:	2b00      	cmp	r3, #0
 8006310:	d116      	bne.n	8006340 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006312:	4b43      	ldr	r3, [pc, #268]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d005      	beq.n	800632a <HAL_RCC_OscConfig+0x176>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d001      	beq.n	800632a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e1ba      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800632a:	4b3d      	ldr	r3, [pc, #244]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	00db      	lsls	r3, r3, #3
 8006338:	4939      	ldr	r1, [pc, #228]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800633a:	4313      	orrs	r3, r2
 800633c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800633e:	e03a      	b.n	80063b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d020      	beq.n	800638a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006348:	4b36      	ldr	r3, [pc, #216]	; (8006424 <HAL_RCC_OscConfig+0x270>)
 800634a:	2201      	movs	r2, #1
 800634c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800634e:	f7ff f84f 	bl	80053f0 <HAL_GetTick>
 8006352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006354:	e008      	b.n	8006368 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006356:	f7ff f84b 	bl	80053f0 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	2b02      	cmp	r3, #2
 8006362:	d901      	bls.n	8006368 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e19b      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006368:	4b2d      	ldr	r3, [pc, #180]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0302 	and.w	r3, r3, #2
 8006370:	2b00      	cmp	r3, #0
 8006372:	d0f0      	beq.n	8006356 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006374:	4b2a      	ldr	r3, [pc, #168]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	4927      	ldr	r1, [pc, #156]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 8006384:	4313      	orrs	r3, r2
 8006386:	600b      	str	r3, [r1, #0]
 8006388:	e015      	b.n	80063b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800638a:	4b26      	ldr	r3, [pc, #152]	; (8006424 <HAL_RCC_OscConfig+0x270>)
 800638c:	2200      	movs	r2, #0
 800638e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006390:	f7ff f82e 	bl	80053f0 <HAL_GetTick>
 8006394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006398:	f7ff f82a 	bl	80053f0 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e17a      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063aa:	4b1d      	ldr	r3, [pc, #116]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1f0      	bne.n	8006398 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f003 0308 	and.w	r3, r3, #8
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d03a      	beq.n	8006438 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d019      	beq.n	80063fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ca:	4b17      	ldr	r3, [pc, #92]	; (8006428 <HAL_RCC_OscConfig+0x274>)
 80063cc:	2201      	movs	r2, #1
 80063ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063d0:	f7ff f80e 	bl	80053f0 <HAL_GetTick>
 80063d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063d6:	e008      	b.n	80063ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063d8:	f7ff f80a 	bl	80053f0 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d901      	bls.n	80063ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e15a      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ea:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <HAL_RCC_OscConfig+0x26c>)
 80063ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d0f0      	beq.n	80063d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80063f6:	2001      	movs	r0, #1
 80063f8:	f000 fad6 	bl	80069a8 <RCC_Delay>
 80063fc:	e01c      	b.n	8006438 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063fe:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <HAL_RCC_OscConfig+0x274>)
 8006400:	2200      	movs	r2, #0
 8006402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006404:	f7fe fff4 	bl	80053f0 <HAL_GetTick>
 8006408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800640a:	e00f      	b.n	800642c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800640c:	f7fe fff0 	bl	80053f0 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	2b02      	cmp	r3, #2
 8006418:	d908      	bls.n	800642c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e140      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
 800641e:	bf00      	nop
 8006420:	40021000 	.word	0x40021000
 8006424:	42420000 	.word	0x42420000
 8006428:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800642c:	4b9e      	ldr	r3, [pc, #632]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1e9      	bne.n	800640c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0304 	and.w	r3, r3, #4
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80a6 	beq.w	8006592 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006446:	2300      	movs	r3, #0
 8006448:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800644a:	4b97      	ldr	r3, [pc, #604]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10d      	bne.n	8006472 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006456:	4b94      	ldr	r3, [pc, #592]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	4a93      	ldr	r2, [pc, #588]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800645c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006460:	61d3      	str	r3, [r2, #28]
 8006462:	4b91      	ldr	r3, [pc, #580]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800646a:	60bb      	str	r3, [r7, #8]
 800646c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800646e:	2301      	movs	r3, #1
 8006470:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006472:	4b8e      	ldr	r3, [pc, #568]	; (80066ac <HAL_RCC_OscConfig+0x4f8>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647a:	2b00      	cmp	r3, #0
 800647c:	d118      	bne.n	80064b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800647e:	4b8b      	ldr	r3, [pc, #556]	; (80066ac <HAL_RCC_OscConfig+0x4f8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a8a      	ldr	r2, [pc, #552]	; (80066ac <HAL_RCC_OscConfig+0x4f8>)
 8006484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800648a:	f7fe ffb1 	bl	80053f0 <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006490:	e008      	b.n	80064a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006492:	f7fe ffad 	bl	80053f0 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	2b64      	cmp	r3, #100	; 0x64
 800649e:	d901      	bls.n	80064a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e0fd      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064a4:	4b81      	ldr	r3, [pc, #516]	; (80066ac <HAL_RCC_OscConfig+0x4f8>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0f0      	beq.n	8006492 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d106      	bne.n	80064c6 <HAL_RCC_OscConfig+0x312>
 80064b8:	4b7b      	ldr	r3, [pc, #492]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064ba:	6a1b      	ldr	r3, [r3, #32]
 80064bc:	4a7a      	ldr	r2, [pc, #488]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064be:	f043 0301 	orr.w	r3, r3, #1
 80064c2:	6213      	str	r3, [r2, #32]
 80064c4:	e02d      	b.n	8006522 <HAL_RCC_OscConfig+0x36e>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10c      	bne.n	80064e8 <HAL_RCC_OscConfig+0x334>
 80064ce:	4b76      	ldr	r3, [pc, #472]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	4a75      	ldr	r2, [pc, #468]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064d4:	f023 0301 	bic.w	r3, r3, #1
 80064d8:	6213      	str	r3, [r2, #32]
 80064da:	4b73      	ldr	r3, [pc, #460]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	4a72      	ldr	r2, [pc, #456]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064e0:	f023 0304 	bic.w	r3, r3, #4
 80064e4:	6213      	str	r3, [r2, #32]
 80064e6:	e01c      	b.n	8006522 <HAL_RCC_OscConfig+0x36e>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	2b05      	cmp	r3, #5
 80064ee:	d10c      	bne.n	800650a <HAL_RCC_OscConfig+0x356>
 80064f0:	4b6d      	ldr	r3, [pc, #436]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	4a6c      	ldr	r2, [pc, #432]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064f6:	f043 0304 	orr.w	r3, r3, #4
 80064fa:	6213      	str	r3, [r2, #32]
 80064fc:	4b6a      	ldr	r3, [pc, #424]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80064fe:	6a1b      	ldr	r3, [r3, #32]
 8006500:	4a69      	ldr	r2, [pc, #420]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006502:	f043 0301 	orr.w	r3, r3, #1
 8006506:	6213      	str	r3, [r2, #32]
 8006508:	e00b      	b.n	8006522 <HAL_RCC_OscConfig+0x36e>
 800650a:	4b67      	ldr	r3, [pc, #412]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	4a66      	ldr	r2, [pc, #408]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006510:	f023 0301 	bic.w	r3, r3, #1
 8006514:	6213      	str	r3, [r2, #32]
 8006516:	4b64      	ldr	r3, [pc, #400]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	4a63      	ldr	r2, [pc, #396]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800651c:	f023 0304 	bic.w	r3, r3, #4
 8006520:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d015      	beq.n	8006556 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800652a:	f7fe ff61 	bl	80053f0 <HAL_GetTick>
 800652e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006530:	e00a      	b.n	8006548 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006532:	f7fe ff5d 	bl	80053f0 <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006540:	4293      	cmp	r3, r2
 8006542:	d901      	bls.n	8006548 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e0ab      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006548:	4b57      	ldr	r3, [pc, #348]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0ee      	beq.n	8006532 <HAL_RCC_OscConfig+0x37e>
 8006554:	e014      	b.n	8006580 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006556:	f7fe ff4b 	bl	80053f0 <HAL_GetTick>
 800655a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800655c:	e00a      	b.n	8006574 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655e:	f7fe ff47 	bl	80053f0 <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f241 3288 	movw	r2, #5000	; 0x1388
 800656c:	4293      	cmp	r3, r2
 800656e:	d901      	bls.n	8006574 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e095      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006574:	4b4c      	ldr	r3, [pc, #304]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1ee      	bne.n	800655e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006580:	7dfb      	ldrb	r3, [r7, #23]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d105      	bne.n	8006592 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006586:	4b48      	ldr	r3, [pc, #288]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	4a47      	ldr	r2, [pc, #284]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800658c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006590:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 8081 	beq.w	800669e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800659c:	4b42      	ldr	r3, [pc, #264]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f003 030c 	and.w	r3, r3, #12
 80065a4:	2b08      	cmp	r3, #8
 80065a6:	d061      	beq.n	800666c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	2b02      	cmp	r3, #2
 80065ae:	d146      	bne.n	800663e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065b0:	4b3f      	ldr	r3, [pc, #252]	; (80066b0 <HAL_RCC_OscConfig+0x4fc>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065b6:	f7fe ff1b 	bl	80053f0 <HAL_GetTick>
 80065ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065bc:	e008      	b.n	80065d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065be:	f7fe ff17 	bl	80053f0 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d901      	bls.n	80065d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e067      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065d0:	4b35      	ldr	r3, [pc, #212]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1f0      	bne.n	80065be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065e4:	d108      	bne.n	80065f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80065e6:	4b30      	ldr	r3, [pc, #192]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80065e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ea:	f023 020f 	bic.w	r2, r3, #15
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	492d      	ldr	r1, [pc, #180]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065f8:	4b2b      	ldr	r3, [pc, #172]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a19      	ldr	r1, [r3, #32]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006608:	430b      	orrs	r3, r1
 800660a:	4927      	ldr	r1, [pc, #156]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800660c:	4313      	orrs	r3, r2
 800660e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006610:	4b27      	ldr	r3, [pc, #156]	; (80066b0 <HAL_RCC_OscConfig+0x4fc>)
 8006612:	2201      	movs	r2, #1
 8006614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006616:	f7fe feeb 	bl	80053f0 <HAL_GetTick>
 800661a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800661c:	e008      	b.n	8006630 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800661e:	f7fe fee7 	bl	80053f0 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	2b02      	cmp	r3, #2
 800662a:	d901      	bls.n	8006630 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e037      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006630:	4b1d      	ldr	r3, [pc, #116]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006638:	2b00      	cmp	r3, #0
 800663a:	d0f0      	beq.n	800661e <HAL_RCC_OscConfig+0x46a>
 800663c:	e02f      	b.n	800669e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800663e:	4b1c      	ldr	r3, [pc, #112]	; (80066b0 <HAL_RCC_OscConfig+0x4fc>)
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006644:	f7fe fed4 	bl	80053f0 <HAL_GetTick>
 8006648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800664c:	f7fe fed0 	bl	80053f0 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e020      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800665e:	4b12      	ldr	r3, [pc, #72]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d1f0      	bne.n	800664c <HAL_RCC_OscConfig+0x498>
 800666a:	e018      	b.n	800669e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	69db      	ldr	r3, [r3, #28]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d101      	bne.n	8006678 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e013      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006678:	4b0b      	ldr	r3, [pc, #44]	; (80066a8 <HAL_RCC_OscConfig+0x4f4>)
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a1b      	ldr	r3, [r3, #32]
 8006688:	429a      	cmp	r2, r3
 800668a:	d106      	bne.n	800669a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006696:	429a      	cmp	r2, r3
 8006698:	d001      	beq.n	800669e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e000      	b.n	80066a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3718      	adds	r7, #24
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	40021000 	.word	0x40021000
 80066ac:	40007000 	.word	0x40007000
 80066b0:	42420060 	.word	0x42420060

080066b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d101      	bne.n	80066c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e0a0      	b.n	800680a <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d020      	beq.n	8006716 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0304 	and.w	r3, r3, #4
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d005      	beq.n	80066ec <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066e0:	4b4c      	ldr	r3, [pc, #304]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	4a4b      	ldr	r2, [pc, #300]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80066e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80066ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0308 	and.w	r3, r3, #8
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d005      	beq.n	8006704 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066f8:	4b46      	ldr	r3, [pc, #280]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	4a45      	ldr	r2, [pc, #276]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80066fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006702:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006704:	4b43      	ldr	r3, [pc, #268]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	4940      	ldr	r1, [pc, #256]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006712:	4313      	orrs	r3, r2
 8006714:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	2b00      	cmp	r3, #0
 8006720:	d040      	beq.n	80067a4 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d107      	bne.n	800673a <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800672a:	4b3a      	ldr	r3, [pc, #232]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006732:	2b00      	cmp	r3, #0
 8006734:	d115      	bne.n	8006762 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e067      	b.n	800680a <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	2b02      	cmp	r3, #2
 8006740:	d107      	bne.n	8006752 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006742:	4b34      	ldr	r3, [pc, #208]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d109      	bne.n	8006762 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e05b      	b.n	800680a <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006752:	4b30      	ldr	r3, [pc, #192]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e053      	b.n	800680a <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006762:	4b2c      	ldr	r3, [pc, #176]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f023 0203 	bic.w	r2, r3, #3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	4929      	ldr	r1, [pc, #164]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006770:	4313      	orrs	r3, r2
 8006772:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006774:	f7fe fe3c 	bl	80053f0 <HAL_GetTick>
 8006778:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800677a:	e00a      	b.n	8006792 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800677c:	f7fe fe38 	bl	80053f0 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	f241 3288 	movw	r2, #5000	; 0x1388
 800678a:	4293      	cmp	r3, r2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e03b      	b.n	800680a <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006792:	4b20      	ldr	r3, [pc, #128]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f003 020c 	and.w	r2, r3, #12
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d1eb      	bne.n	800677c <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d008      	beq.n	80067c2 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067b0:	4b18      	ldr	r3, [pc, #96]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	4915      	ldr	r1, [pc, #84]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d009      	beq.n	80067e2 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80067ce:	4b11      	ldr	r3, [pc, #68]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	490d      	ldr	r1, [pc, #52]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80067e2:	f000 f81f 	bl	8006824 <HAL_RCC_GetSysClockFreq>
 80067e6:	4602      	mov	r2, r0
 80067e8:	4b0a      	ldr	r3, [pc, #40]	; (8006814 <HAL_RCC_ClockConfig+0x160>)
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	091b      	lsrs	r3, r3, #4
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	4909      	ldr	r1, [pc, #36]	; (8006818 <HAL_RCC_ClockConfig+0x164>)
 80067f4:	5ccb      	ldrb	r3, [r1, r3]
 80067f6:	fa22 f303 	lsr.w	r3, r2, r3
 80067fa:	4a08      	ldr	r2, [pc, #32]	; (800681c <HAL_RCC_ClockConfig+0x168>)
 80067fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80067fe:	4b08      	ldr	r3, [pc, #32]	; (8006820 <HAL_RCC_ClockConfig+0x16c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f7fe fb9e 	bl	8004f44 <HAL_InitTick>

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	40021000 	.word	0x40021000
 8006818:	080086dc 	.word	0x080086dc
 800681c:	20000030 	.word	0x20000030
 8006820:	20000034 	.word	0x20000034

08006824 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006824:	b490      	push	{r4, r7}
 8006826:	b08e      	sub	sp, #56	; 0x38
 8006828:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800682a:	4b2b      	ldr	r3, [pc, #172]	; (80068d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800682c:	f107 0414 	add.w	r4, r7, #20
 8006830:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006832:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8006836:	4b29      	ldr	r3, [pc, #164]	; (80068dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006838:	1d3c      	adds	r4, r7, #4
 800683a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800683c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006840:	2300      	movs	r3, #0
 8006842:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006844:	2300      	movs	r3, #0
 8006846:	62bb      	str	r3, [r7, #40]	; 0x28
 8006848:	2300      	movs	r3, #0
 800684a:	637b      	str	r3, [r7, #52]	; 0x34
 800684c:	2300      	movs	r3, #0
 800684e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8006850:	2300      	movs	r3, #0
 8006852:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006854:	4b22      	ldr	r3, [pc, #136]	; (80068e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800685a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800685c:	f003 030c 	and.w	r3, r3, #12
 8006860:	2b04      	cmp	r3, #4
 8006862:	d002      	beq.n	800686a <HAL_RCC_GetSysClockFreq+0x46>
 8006864:	2b08      	cmp	r3, #8
 8006866:	d003      	beq.n	8006870 <HAL_RCC_GetSysClockFreq+0x4c>
 8006868:	e02c      	b.n	80068c4 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800686a:	4b1e      	ldr	r3, [pc, #120]	; (80068e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800686c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800686e:	e02c      	b.n	80068ca <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006872:	0c9b      	lsrs	r3, r3, #18
 8006874:	f003 030f 	and.w	r3, r3, #15
 8006878:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800687c:	4413      	add	r3, r2
 800687e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d012      	beq.n	80068b4 <HAL_RCC_GetSysClockFreq+0x90>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800688e:	4b14      	ldr	r3, [pc, #80]	; (80068e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006892:	f003 030f 	and.w	r3, r3, #15
 8006896:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800689a:	4413      	add	r3, r2
 800689c:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 80068a0:	62bb      	str	r3, [r7, #40]	; 0x28
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80068a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a4:	4a0f      	ldr	r2, [pc, #60]	; (80068e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80068a6:	fb02 f203 	mul.w	r2, r2, r3
 80068aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b0:	637b      	str	r3, [r7, #52]	; 0x34
 80068b2:	e004      	b.n	80068be <HAL_RCC_GetSysClockFreq+0x9a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80068b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b6:	4a0c      	ldr	r2, [pc, #48]	; (80068e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80068b8:	fb02 f303 	mul.w	r3, r2, r3
 80068bc:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 80068be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068c2:	e002      	b.n	80068ca <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80068c4:	4b07      	ldr	r3, [pc, #28]	; (80068e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80068c6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80068c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3738      	adds	r7, #56	; 0x38
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bc90      	pop	{r4, r7}
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	080086bc 	.word	0x080086bc
 80068dc:	080086cc 	.word	0x080086cc
 80068e0:	40021000 	.word	0x40021000
 80068e4:	007a1200 	.word	0x007a1200
 80068e8:	003d0900 	.word	0x003d0900

080068ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80068ec:	b480      	push	{r7}
 80068ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80068f0:	4b02      	ldr	r3, [pc, #8]	; (80068fc <HAL_RCC_GetHCLKFreq+0x10>)
 80068f2:	681b      	ldr	r3, [r3, #0]
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bc80      	pop	{r7}
 80068fa:	4770      	bx	lr
 80068fc:	20000030 	.word	0x20000030

08006900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006904:	f7ff fff2 	bl	80068ec <HAL_RCC_GetHCLKFreq>
 8006908:	4602      	mov	r2, r0
 800690a:	4b05      	ldr	r3, [pc, #20]	; (8006920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	0a1b      	lsrs	r3, r3, #8
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	4903      	ldr	r1, [pc, #12]	; (8006924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006916:	5ccb      	ldrb	r3, [r1, r3]
 8006918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800691c:	4618      	mov	r0, r3
 800691e:	bd80      	pop	{r7, pc}
 8006920:	40021000 	.word	0x40021000
 8006924:	080086ec 	.word	0x080086ec

08006928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800692c:	f7ff ffde 	bl	80068ec <HAL_RCC_GetHCLKFreq>
 8006930:	4602      	mov	r2, r0
 8006932:	4b05      	ldr	r3, [pc, #20]	; (8006948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	0adb      	lsrs	r3, r3, #11
 8006938:	f003 0307 	and.w	r3, r3, #7
 800693c:	4903      	ldr	r1, [pc, #12]	; (800694c <HAL_RCC_GetPCLK2Freq+0x24>)
 800693e:	5ccb      	ldrb	r3, [r1, r3]
 8006940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006944:	4618      	mov	r0, r3
 8006946:	bd80      	pop	{r7, pc}
 8006948:	40021000 	.word	0x40021000
 800694c:	080086ec 	.word	0x080086ec

08006950 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	220f      	movs	r2, #15
 800695e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006960:	4b10      	ldr	r3, [pc, #64]	; (80069a4 <HAL_RCC_GetClockConfig+0x54>)
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	f003 0203 	and.w	r2, r3, #3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800696c:	4b0d      	ldr	r3, [pc, #52]	; (80069a4 <HAL_RCC_GetClockConfig+0x54>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006978:	4b0a      	ldr	r3, [pc, #40]	; (80069a4 <HAL_RCC_GetClockConfig+0x54>)
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006984:	4b07      	ldr	r3, [pc, #28]	; (80069a4 <HAL_RCC_GetClockConfig+0x54>)
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	08db      	lsrs	r3, r3, #3
 800698a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	611a      	str	r2, [r3, #16]
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]
#endif
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	40021000 	.word	0x40021000

080069a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80069b0:	4b0a      	ldr	r3, [pc, #40]	; (80069dc <RCC_Delay+0x34>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a0a      	ldr	r2, [pc, #40]	; (80069e0 <RCC_Delay+0x38>)
 80069b6:	fba2 2303 	umull	r2, r3, r2, r3
 80069ba:	0a5b      	lsrs	r3, r3, #9
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	fb02 f303 	mul.w	r3, r2, r3
 80069c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80069c4:	bf00      	nop
  }
  while (Delay --);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	1e5a      	subs	r2, r3, #1
 80069ca:	60fa      	str	r2, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1f9      	bne.n	80069c4 <RCC_Delay+0x1c>
}
 80069d0:	bf00      	nop
 80069d2:	bf00      	nop
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bc80      	pop	{r7}
 80069da:	4770      	bx	lr
 80069dc:	20000030 	.word	0x20000030
 80069e0:	10624dd3 	.word	0x10624dd3

080069e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	613b      	str	r3, [r7, #16]
 80069f0:	2300      	movs	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d07d      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006a00:	2300      	movs	r3, #0
 8006a02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a04:	4b47      	ldr	r3, [pc, #284]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a06:	69db      	ldr	r3, [r3, #28]
 8006a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10d      	bne.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a10:	4b44      	ldr	r3, [pc, #272]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a12:	69db      	ldr	r3, [r3, #28]
 8006a14:	4a43      	ldr	r2, [pc, #268]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a1a:	61d3      	str	r3, [r2, #28]
 8006a1c:	4b41      	ldr	r3, [pc, #260]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a1e:	69db      	ldr	r3, [r3, #28]
 8006a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a24:	60bb      	str	r3, [r7, #8]
 8006a26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a2c:	4b3e      	ldr	r3, [pc, #248]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d118      	bne.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a38:	4b3b      	ldr	r3, [pc, #236]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a3a      	ldr	r2, [pc, #232]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8006a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a44:	f7fe fcd4 	bl	80053f0 <HAL_GetTick>
 8006a48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a4a:	e008      	b.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a4c:	f7fe fcd0 	bl	80053f0 <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	2b64      	cmp	r3, #100	; 0x64
 8006a58:	d901      	bls.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e05e      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a5e:	4b32      	ldr	r3, [pc, #200]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0f0      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a6a:	4b2e      	ldr	r3, [pc, #184]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
 8006a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d02e      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d027      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a88:	4b26      	ldr	r3, [pc, #152]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a92:	4b26      	ldr	r3, [pc, #152]	; (8006b2c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8006a94:	2201      	movs	r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a98:	4b24      	ldr	r3, [pc, #144]	; (8006b2c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006a9e:	4a21      	ldr	r2, [pc, #132]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d014      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aae:	f7fe fc9f 	bl	80053f0 <HAL_GetTick>
 8006ab2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ab4:	e00a      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ab6:	f7fe fc9b 	bl	80053f0 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d901      	bls.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	e027      	b.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006acc:	4b15      	ldr	r3, [pc, #84]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006ace:	6a1b      	ldr	r3, [r3, #32]
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d0ee      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ad8:	4b12      	ldr	r3, [pc, #72]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006ada:	6a1b      	ldr	r3, [r3, #32]
 8006adc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	490f      	ldr	r1, [pc, #60]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006aea:	7dfb      	ldrb	r3, [r7, #23]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d105      	bne.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006af0:	4b0c      	ldr	r3, [pc, #48]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006af2:	69db      	ldr	r3, [r3, #28]
 8006af4:	4a0b      	ldr	r2, [pc, #44]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006af6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006afa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d008      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b08:	4b06      	ldr	r3, [pc, #24]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	4903      	ldr	r1, [pc, #12]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40021000 	.word	0x40021000
 8006b28:	40007000 	.word	0x40007000
 8006b2c:	42420440 	.word	0x42420440

08006b30 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	60bb      	str	r3, [r7, #8]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d003      	beq.n	8006b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1e>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d033      	beq.n	8006bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006b4c:	e041      	b.n	8006bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      temp_reg = RCC->BDCR;
 8006b4e:	4b23      	ldr	r3, [pc, #140]	; (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	60bb      	str	r3, [r7, #8]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b5e:	d108      	bne.n	8006b72 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d003      	beq.n	8006b72 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
        frequency = LSE_VALUE;
 8006b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	e01f      	b.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b7c:	d109      	bne.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 8006b7e:	4b17      	ldr	r3, [pc, #92]	; (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        frequency = LSI_VALUE;
 8006b8a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	e00f      	b.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b9c:	d118      	bne.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8006b9e:	4b0f      	ldr	r3, [pc, #60]	; (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d012      	beq.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        frequency = HSE_VALUE / 128U;
 8006baa:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006bae:	60fb      	str	r3, [r7, #12]
      break;
 8006bb0:	e00e      	b.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8006bb2:	e00d      	b.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006bb4:	f7ff feb8 	bl	8006928 <HAL_RCC_GetPCLK2Freq>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	4b08      	ldr	r3, [pc, #32]	; (8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	0b9b      	lsrs	r3, r3, #14
 8006bc0:	f003 0303 	and.w	r3, r3, #3
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	005b      	lsls	r3, r3, #1
 8006bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bcc:	60fb      	str	r3, [r7, #12]
      break;
 8006bce:	e000      	b.n	8006bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      break;
 8006bd0:	bf00      	nop
    }
  }
  return (frequency);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40021000 	.word	0x40021000

08006be0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e06e      	b.n	8006cd0 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d108      	bne.n	8006c0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c02:	d009      	beq.n	8006c18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	61da      	str	r2, [r3, #28]
 8006c0a:	e005      	b.n	8006c18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d106      	bne.n	8006c38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7fe f88e 	bl	8004d54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006c60:	431a      	orrs	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c6a:	431a      	orrs	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	431a      	orrs	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c92:	431a      	orrs	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c9c:	ea42 0103 	orr.w	r1, r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	0c1a      	lsrs	r2, r3, #16
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f002 0204 	and.w	r2, r2, #4
 8006cbe:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006cce:	2300      	movs	r3, #0
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b088      	sub	sp, #32
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	603b      	str	r3, [r7, #0]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d101      	bne.n	8006cfa <HAL_SPI_Transmit+0x22>
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	e126      	b.n	8006f48 <HAL_SPI_Transmit+0x270>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d02:	f7fe fb75 	bl	80053f0 <HAL_GetTick>
 8006d06:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006d08:	88fb      	ldrh	r3, [r7, #6]
 8006d0a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d002      	beq.n	8006d1e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006d18:	2302      	movs	r3, #2
 8006d1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d1c:	e10b      	b.n	8006f36 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <HAL_SPI_Transmit+0x52>
 8006d24:	88fb      	ldrh	r3, [r7, #6]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d102      	bne.n	8006d30 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006d2e:	e102      	b.n	8006f36 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2203      	movs	r2, #3
 8006d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	68ba      	ldr	r2, [r7, #8]
 8006d42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	88fa      	ldrh	r2, [r7, #6]
 8006d48:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	88fa      	ldrh	r2, [r7, #6]
 8006d4e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d76:	d10f      	bne.n	8006d98 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b40      	cmp	r3, #64	; 0x40
 8006da4:	d007      	beq.n	8006db6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dbe:	d14b      	bne.n	8006e58 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_SPI_Transmit+0xf6>
 8006dc8:	8afb      	ldrh	r3, [r7, #22]
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d13e      	bne.n	8006e4c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd2:	881a      	ldrh	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dde:	1c9a      	adds	r2, r3, #2
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	3b01      	subs	r3, #1
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006df2:	e02b      	b.n	8006e4c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d112      	bne.n	8006e28 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e06:	881a      	ldrh	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e12:	1c9a      	adds	r2, r3, #2
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	86da      	strh	r2, [r3, #54]	; 0x36
 8006e26:	e011      	b.n	8006e4c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e28:	f7fe fae2 	bl	80053f0 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d803      	bhi.n	8006e40 <HAL_SPI_Transmit+0x168>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3e:	d102      	bne.n	8006e46 <HAL_SPI_Transmit+0x16e>
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d102      	bne.n	8006e4c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e4a:	e074      	b.n	8006f36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1ce      	bne.n	8006df4 <HAL_SPI_Transmit+0x11c>
 8006e56:	e04c      	b.n	8006ef2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d002      	beq.n	8006e66 <HAL_SPI_Transmit+0x18e>
 8006e60:	8afb      	ldrh	r3, [r7, #22]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d140      	bne.n	8006ee8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	330c      	adds	r3, #12
 8006e70:	7812      	ldrb	r2, [r2, #0]
 8006e72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	3b01      	subs	r3, #1
 8006e86:	b29a      	uxth	r2, r3
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006e8c:	e02c      	b.n	8006ee8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0302 	and.w	r3, r3, #2
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d113      	bne.n	8006ec4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	330c      	adds	r3, #12
 8006ea6:	7812      	ldrb	r2, [r2, #0]
 8006ea8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ec2:	e011      	b.n	8006ee8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ec4:	f7fe fa94 	bl	80053f0 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	683a      	ldr	r2, [r7, #0]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d803      	bhi.n	8006edc <HAL_SPI_Transmit+0x204>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eda:	d102      	bne.n	8006ee2 <HAL_SPI_Transmit+0x20a>
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d102      	bne.n	8006ee8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ee6:	e026      	b.n	8006f36 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1cd      	bne.n	8006e8e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ef2:	69ba      	ldr	r2, [r7, #24]
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fbb8 	bl	800766c <SPI_EndRxTxTransaction>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d002      	beq.n	8006f08 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2220      	movs	r2, #32
 8006f06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d10a      	bne.n	8006f26 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f10:	2300      	movs	r3, #0
 8006f12:	613b      	str	r3, [r7, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	613b      	str	r3, [r7, #16]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	613b      	str	r3, [r7, #16]
 8006f24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d002      	beq.n	8006f34 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	77fb      	strb	r3, [r7, #31]
 8006f32:	e000      	b.n	8006f36 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006f34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006f46:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3720      	adds	r7, #32
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b088      	sub	sp, #32
 8006f54:	af02      	add	r7, sp, #8
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	603b      	str	r3, [r7, #0]
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f6c:	d112      	bne.n	8006f94 <HAL_SPI_Receive+0x44>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d10e      	bne.n	8006f94 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2204      	movs	r2, #4
 8006f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f7e:	88fa      	ldrh	r2, [r7, #6]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	4613      	mov	r3, r2
 8006f86:	68ba      	ldr	r2, [r7, #8]
 8006f88:	68b9      	ldr	r1, [r7, #8]
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f000 f8f1 	bl	8007172 <HAL_SPI_TransmitReceive>
 8006f90:	4603      	mov	r3, r0
 8006f92:	e0ea      	b.n	800716a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d101      	bne.n	8006fa2 <HAL_SPI_Receive+0x52>
 8006f9e:	2302      	movs	r3, #2
 8006fa0:	e0e3      	b.n	800716a <HAL_SPI_Receive+0x21a>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006faa:	f7fe fa21 	bl	80053f0 <HAL_GetTick>
 8006fae:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d002      	beq.n	8006fc2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006fc0:	e0ca      	b.n	8007158 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_SPI_Receive+0x7e>
 8006fc8:	88fb      	ldrh	r3, [r7, #6]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d102      	bne.n	8006fd4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006fd2:	e0c1      	b.n	8007158 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2204      	movs	r2, #4
 8006fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	88fa      	ldrh	r2, [r7, #6]
 8006fec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	88fa      	ldrh	r2, [r7, #6]
 8006ff2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	2200      	movs	r2, #0
 8007010:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800701a:	d10f      	bne.n	800703c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800702a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800703a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007046:	2b40      	cmp	r3, #64	; 0x40
 8007048:	d007      	beq.n	800705a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007058:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d162      	bne.n	8007128 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007062:	e02e      	b.n	80070c2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	2b01      	cmp	r3, #1
 8007070:	d115      	bne.n	800709e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f103 020c 	add.w	r2, r3, #12
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707e:	7812      	ldrb	r2, [r2, #0]
 8007080:	b2d2      	uxtb	r2, r2
 8007082:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007088:	1c5a      	adds	r2, r3, #1
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007092:	b29b      	uxth	r3, r3
 8007094:	3b01      	subs	r3, #1
 8007096:	b29a      	uxth	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800709c:	e011      	b.n	80070c2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800709e:	f7fe f9a7 	bl	80053f0 <HAL_GetTick>
 80070a2:	4602      	mov	r2, r0
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d803      	bhi.n	80070b6 <HAL_SPI_Receive+0x166>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b4:	d102      	bne.n	80070bc <HAL_SPI_Receive+0x16c>
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d102      	bne.n	80070c2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80070c0:	e04a      	b.n	8007158 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1cb      	bne.n	8007064 <HAL_SPI_Receive+0x114>
 80070cc:	e031      	b.n	8007132 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f003 0301 	and.w	r3, r3, #1
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d113      	bne.n	8007104 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68da      	ldr	r2, [r3, #12]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e6:	b292      	uxth	r2, r2
 80070e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ee:	1c9a      	adds	r2, r3, #2
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	3b01      	subs	r3, #1
 80070fc:	b29a      	uxth	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007102:	e011      	b.n	8007128 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007104:	f7fe f974 	bl	80053f0 <HAL_GetTick>
 8007108:	4602      	mov	r2, r0
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	429a      	cmp	r2, r3
 8007112:	d803      	bhi.n	800711c <HAL_SPI_Receive+0x1cc>
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800711a:	d102      	bne.n	8007122 <HAL_SPI_Receive+0x1d2>
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d102      	bne.n	8007128 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007126:	e017      	b.n	8007158 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800712c:	b29b      	uxth	r3, r3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1cd      	bne.n	80070ce <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	6839      	ldr	r1, [r7, #0]
 8007136:	68f8      	ldr	r0, [r7, #12]
 8007138:	f000 fa46 	bl	80075c8 <SPI_EndRxTransaction>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d002      	beq.n	8007148 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800714c:	2b00      	cmp	r3, #0
 800714e:	d002      	beq.n	8007156 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	75fb      	strb	r3, [r7, #23]
 8007154:	e000      	b.n	8007158 <HAL_SPI_Receive+0x208>
  }

error :
 8007156:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007168:	7dfb      	ldrb	r3, [r7, #23]
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b08c      	sub	sp, #48	; 0x30
 8007176:	af00      	add	r7, sp, #0
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
 800717e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007180:	2301      	movs	r3, #1
 8007182:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007190:	2b01      	cmp	r3, #1
 8007192:	d101      	bne.n	8007198 <HAL_SPI_TransmitReceive+0x26>
 8007194:	2302      	movs	r3, #2
 8007196:	e18a      	b.n	80074ae <HAL_SPI_TransmitReceive+0x33c>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071a0:	f7fe f926 	bl	80053f0 <HAL_GetTick>
 80071a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80071b6:	887b      	ldrh	r3, [r7, #2]
 80071b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d00f      	beq.n	80071e2 <HAL_SPI_TransmitReceive+0x70>
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071c8:	d107      	bne.n	80071da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d103      	bne.n	80071da <HAL_SPI_TransmitReceive+0x68>
 80071d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d003      	beq.n	80071e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80071da:	2302      	movs	r3, #2
 80071dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80071e0:	e15b      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d005      	beq.n	80071f4 <HAL_SPI_TransmitReceive+0x82>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <HAL_SPI_TransmitReceive+0x82>
 80071ee:	887b      	ldrh	r3, [r7, #2]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d103      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80071fa:	e14e      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b04      	cmp	r3, #4
 8007206:	d003      	beq.n	8007210 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2205      	movs	r2, #5
 800720c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	887a      	ldrh	r2, [r7, #2]
 8007220:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	887a      	ldrh	r2, [r7, #2]
 8007226:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	887a      	ldrh	r2, [r7, #2]
 8007232:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	887a      	ldrh	r2, [r7, #2]
 8007238:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007250:	2b40      	cmp	r3, #64	; 0x40
 8007252:	d007      	beq.n	8007264 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007262:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800726c:	d178      	bne.n	8007360 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d002      	beq.n	800727c <HAL_SPI_TransmitReceive+0x10a>
 8007276:	8b7b      	ldrh	r3, [r7, #26]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d166      	bne.n	800734a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007280:	881a      	ldrh	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728c:	1c9a      	adds	r2, r3, #2
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007296:	b29b      	uxth	r3, r3
 8007298:	3b01      	subs	r3, #1
 800729a:	b29a      	uxth	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072a0:	e053      	b.n	800734a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d11b      	bne.n	80072e8 <HAL_SPI_TransmitReceive+0x176>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d016      	beq.n	80072e8 <HAL_SPI_TransmitReceive+0x176>
 80072ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d113      	bne.n	80072e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c4:	881a      	ldrh	r2, [r3, #0]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d0:	1c9a      	adds	r2, r3, #2
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072da:	b29b      	uxth	r3, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	b29a      	uxth	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80072e4:	2300      	movs	r3, #0
 80072e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 0301 	and.w	r3, r3, #1
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d119      	bne.n	800732a <HAL_SPI_TransmitReceive+0x1b8>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d014      	beq.n	800732a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730a:	b292      	uxth	r2, r2
 800730c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007312:	1c9a      	adds	r2, r3, #2
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800731c:	b29b      	uxth	r3, r3
 800731e:	3b01      	subs	r3, #1
 8007320:	b29a      	uxth	r2, r3
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007326:	2301      	movs	r3, #1
 8007328:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800732a:	f7fe f861 	bl	80053f0 <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007336:	429a      	cmp	r2, r3
 8007338:	d807      	bhi.n	800734a <HAL_SPI_TransmitReceive+0x1d8>
 800733a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007340:	d003      	beq.n	800734a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007348:	e0a7      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800734e:	b29b      	uxth	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1a6      	bne.n	80072a2 <HAL_SPI_TransmitReceive+0x130>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007358:	b29b      	uxth	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1a1      	bne.n	80072a2 <HAL_SPI_TransmitReceive+0x130>
 800735e:	e07c      	b.n	800745a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d002      	beq.n	800736e <HAL_SPI_TransmitReceive+0x1fc>
 8007368:	8b7b      	ldrh	r3, [r7, #26]
 800736a:	2b01      	cmp	r3, #1
 800736c:	d16b      	bne.n	8007446 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	7812      	ldrb	r2, [r2, #0]
 800737a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007380:	1c5a      	adds	r2, r3, #1
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800738a:	b29b      	uxth	r3, r3
 800738c:	3b01      	subs	r3, #1
 800738e:	b29a      	uxth	r2, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007394:	e057      	b.n	8007446 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b02      	cmp	r3, #2
 80073a2:	d11c      	bne.n	80073de <HAL_SPI_TransmitReceive+0x26c>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d017      	beq.n	80073de <HAL_SPI_TransmitReceive+0x26c>
 80073ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d114      	bne.n	80073de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	330c      	adds	r3, #12
 80073be:	7812      	ldrb	r2, [r2, #0]
 80073c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c6:	1c5a      	adds	r2, r3, #1
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	3b01      	subs	r3, #1
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073da:	2300      	movs	r3, #0
 80073dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d119      	bne.n	8007420 <HAL_SPI_TransmitReceive+0x2ae>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d014      	beq.n	8007420 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68da      	ldr	r2, [r3, #12]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007400:	b2d2      	uxtb	r2, r2
 8007402:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007408:	1c5a      	adds	r2, r3, #1
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007412:	b29b      	uxth	r3, r3
 8007414:	3b01      	subs	r3, #1
 8007416:	b29a      	uxth	r2, r3
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800741c:	2301      	movs	r3, #1
 800741e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007420:	f7fd ffe6 	bl	80053f0 <HAL_GetTick>
 8007424:	4602      	mov	r2, r0
 8007426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007428:	1ad3      	subs	r3, r2, r3
 800742a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800742c:	429a      	cmp	r2, r3
 800742e:	d803      	bhi.n	8007438 <HAL_SPI_TransmitReceive+0x2c6>
 8007430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007436:	d102      	bne.n	800743e <HAL_SPI_TransmitReceive+0x2cc>
 8007438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743a:	2b00      	cmp	r3, #0
 800743c:	d103      	bne.n	8007446 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007444:	e029      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800744a:	b29b      	uxth	r3, r3
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1a2      	bne.n	8007396 <HAL_SPI_TransmitReceive+0x224>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d19d      	bne.n	8007396 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800745a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800745c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800745e:	68f8      	ldr	r0, [r7, #12]
 8007460:	f000 f904 	bl	800766c <SPI_EndRxTxTransaction>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d006      	beq.n	8007478 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007476:	e010      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10b      	bne.n	8007498 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007480:	2300      	movs	r3, #0
 8007482:	617b      	str	r3, [r7, #20]
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	617b      	str	r3, [r7, #20]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	617b      	str	r3, [r7, #20]
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	e000      	b.n	800749a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007498:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80074aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3730      	adds	r7, #48	; 0x30
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	603b      	str	r3, [r7, #0]
 80074c4:	4613      	mov	r3, r2
 80074c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074c8:	f7fd ff92 	bl	80053f0 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d0:	1a9b      	subs	r3, r3, r2
 80074d2:	683a      	ldr	r2, [r7, #0]
 80074d4:	4413      	add	r3, r2
 80074d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074d8:	f7fd ff8a 	bl	80053f0 <HAL_GetTick>
 80074dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80074de:	4b39      	ldr	r3, [pc, #228]	; (80075c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	015b      	lsls	r3, r3, #5
 80074e4:	0d1b      	lsrs	r3, r3, #20
 80074e6:	69fa      	ldr	r2, [r7, #28]
 80074e8:	fb02 f303 	mul.w	r3, r2, r3
 80074ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074ee:	e054      	b.n	800759a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d050      	beq.n	800759a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074f8:	f7fd ff7a 	bl	80053f0 <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	429a      	cmp	r2, r3
 8007506:	d902      	bls.n	800750e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d13d      	bne.n	800758a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	685a      	ldr	r2, [r3, #4]
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800751c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007526:	d111      	bne.n	800754c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007530:	d004      	beq.n	800753c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800753a:	d107      	bne.n	800754c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800754a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007550:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007554:	d10f      	bne.n	8007576 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007564:	601a      	str	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007574:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2200      	movs	r2, #0
 8007582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e017      	b.n	80075ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007590:	2300      	movs	r3, #0
 8007592:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	3b01      	subs	r3, #1
 8007598:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	689a      	ldr	r2, [r3, #8]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	4013      	ands	r3, r2
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	bf0c      	ite	eq
 80075aa:	2301      	moveq	r3, #1
 80075ac:	2300      	movne	r3, #0
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	79fb      	ldrb	r3, [r7, #7]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d19b      	bne.n	80074f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3720      	adds	r7, #32
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	20000030 	.word	0x20000030

080075c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	af02      	add	r7, sp, #8
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075dc:	d111      	bne.n	8007602 <SPI_EndRxTransaction+0x3a>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075e6:	d004      	beq.n	80075f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075f0:	d107      	bne.n	8007602 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007600:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800760a:	d117      	bne.n	800763c <SPI_EndRxTransaction+0x74>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007614:	d112      	bne.n	800763c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2200      	movs	r2, #0
 800761e:	2101      	movs	r1, #1
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f7ff ff49 	bl	80074b8 <SPI_WaitFlagStateUntilTimeout>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d01a      	beq.n	8007662 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007630:	f043 0220 	orr.w	r2, r3, #32
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007638:	2303      	movs	r3, #3
 800763a:	e013      	b.n	8007664 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2200      	movs	r2, #0
 8007644:	2180      	movs	r1, #128	; 0x80
 8007646:	68f8      	ldr	r0, [r7, #12]
 8007648:	f7ff ff36 	bl	80074b8 <SPI_WaitFlagStateUntilTimeout>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007656:	f043 0220 	orr.w	r2, r3, #32
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e000      	b.n	8007664 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	3710      	adds	r7, #16
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af02      	add	r7, sp, #8
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2200      	movs	r2, #0
 8007680:	2180      	movs	r1, #128	; 0x80
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f7ff ff18 	bl	80074b8 <SPI_WaitFlagStateUntilTimeout>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d007      	beq.n	800769e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007692:	f043 0220 	orr.w	r2, r3, #32
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e000      	b.n	80076a0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d101      	bne.n	80076ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e041      	b.n	800773e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d106      	bne.n	80076d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7fd fb8c 	bl	8004dec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	3304      	adds	r3, #4
 80076e4:	4619      	mov	r1, r3
 80076e6:	4610      	mov	r0, r2
 80076e8:	f000 fa78 	bl	8007bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3708      	adds	r7, #8
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
	...

08007748 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007748:	b480      	push	{r7}
 800774a:	b085      	sub	sp, #20
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007756:	b2db      	uxtb	r3, r3
 8007758:	2b01      	cmp	r3, #1
 800775a:	d001      	beq.n	8007760 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e03f      	b.n	80077e0 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68da      	ldr	r2, [r3, #12]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a1b      	ldr	r2, [pc, #108]	; (80077ec <HAL_TIM_Base_Start_IT+0xa4>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d013      	beq.n	80077aa <HAL_TIM_Base_Start_IT+0x62>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800778a:	d00e      	beq.n	80077aa <HAL_TIM_Base_Start_IT+0x62>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a17      	ldr	r2, [pc, #92]	; (80077f0 <HAL_TIM_Base_Start_IT+0xa8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d009      	beq.n	80077aa <HAL_TIM_Base_Start_IT+0x62>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a16      	ldr	r2, [pc, #88]	; (80077f4 <HAL_TIM_Base_Start_IT+0xac>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d004      	beq.n	80077aa <HAL_TIM_Base_Start_IT+0x62>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a14      	ldr	r2, [pc, #80]	; (80077f8 <HAL_TIM_Base_Start_IT+0xb0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d111      	bne.n	80077ce <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f003 0307 	and.w	r3, r3, #7
 80077b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2b06      	cmp	r3, #6
 80077ba:	d010      	beq.n	80077de <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f042 0201 	orr.w	r2, r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077cc:	e007      	b.n	80077de <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f042 0201 	orr.w	r2, r2, #1
 80077dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077de:	2300      	movs	r3, #0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3714      	adds	r7, #20
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bc80      	pop	{r7}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	40012c00 	.word	0x40012c00
 80077f0:	40000400 	.word	0x40000400
 80077f4:	40000800 	.word	0x40000800
 80077f8:	40014000 	.word	0x40014000

080077fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	f003 0302 	and.w	r3, r3, #2
 800780e:	2b02      	cmp	r3, #2
 8007810:	d122      	bne.n	8007858 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b02      	cmp	r3, #2
 800781e:	d11b      	bne.n	8007858 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f06f 0202 	mvn.w	r2, #2
 8007828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2201      	movs	r2, #1
 800782e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	f003 0303 	and.w	r3, r3, #3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f9b1 	bl	8007ba6 <HAL_TIM_IC_CaptureCallback>
 8007844:	e005      	b.n	8007852 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f9a4 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 f9b3 	bl	8007bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	f003 0304 	and.w	r3, r3, #4
 8007862:	2b04      	cmp	r3, #4
 8007864:	d122      	bne.n	80078ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b04      	cmp	r3, #4
 8007872:	d11b      	bne.n	80078ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f06f 0204 	mvn.w	r2, #4
 800787c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2202      	movs	r2, #2
 8007882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800788e:	2b00      	cmp	r3, #0
 8007890:	d003      	beq.n	800789a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 f987 	bl	8007ba6 <HAL_TIM_IC_CaptureCallback>
 8007898:	e005      	b.n	80078a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f97a 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 f989 	bl	8007bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	2b08      	cmp	r3, #8
 80078b8:	d122      	bne.n	8007900 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	f003 0308 	and.w	r3, r3, #8
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	d11b      	bne.n	8007900 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f06f 0208 	mvn.w	r2, #8
 80078d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2204      	movs	r2, #4
 80078d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f95d 	bl	8007ba6 <HAL_TIM_IC_CaptureCallback>
 80078ec:	e005      	b.n	80078fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f950 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f95f 	bl	8007bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	f003 0310 	and.w	r3, r3, #16
 800790a:	2b10      	cmp	r3, #16
 800790c:	d122      	bne.n	8007954 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	f003 0310 	and.w	r3, r3, #16
 8007918:	2b10      	cmp	r3, #16
 800791a:	d11b      	bne.n	8007954 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f06f 0210 	mvn.w	r2, #16
 8007924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2208      	movs	r2, #8
 800792a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007936:	2b00      	cmp	r3, #0
 8007938:	d003      	beq.n	8007942 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f933 	bl	8007ba6 <HAL_TIM_IC_CaptureCallback>
 8007940:	e005      	b.n	800794e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f926 	bl	8007b94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 f935 	bl	8007bb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	2b01      	cmp	r3, #1
 8007960:	d10e      	bne.n	8007980 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f003 0301 	and.w	r3, r3, #1
 800796c:	2b01      	cmp	r3, #1
 800796e:	d107      	bne.n	8007980 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f06f 0201 	mvn.w	r2, #1
 8007978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f7fc fcaa 	bl	80042d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800798a:	2b80      	cmp	r3, #128	; 0x80
 800798c:	d10e      	bne.n	80079ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007998:	2b80      	cmp	r3, #128	; 0x80
 800799a:	d107      	bne.n	80079ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 fa9d 	bl	8007ee6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b6:	2b40      	cmp	r3, #64	; 0x40
 80079b8:	d10e      	bne.n	80079d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079c4:	2b40      	cmp	r3, #64	; 0x40
 80079c6:	d107      	bne.n	80079d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 f8f9 	bl	8007bca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	f003 0320 	and.w	r3, r3, #32
 80079e2:	2b20      	cmp	r3, #32
 80079e4:	d10e      	bne.n	8007a04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	f003 0320 	and.w	r3, r3, #32
 80079f0:	2b20      	cmp	r3, #32
 80079f2:	d107      	bne.n	8007a04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f06f 0220 	mvn.w	r2, #32
 80079fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fa68 	bl	8007ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a04:	bf00      	nop
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <HAL_TIM_ConfigClockSource+0x18>
 8007a20:	2302      	movs	r3, #2
 8007a22:	e0b3      	b.n	8007b8c <HAL_TIM_ConfigClockSource+0x180>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a4a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a5c:	d03e      	beq.n	8007adc <HAL_TIM_ConfigClockSource+0xd0>
 8007a5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a62:	f200 8087 	bhi.w	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a6a:	f000 8085 	beq.w	8007b78 <HAL_TIM_ConfigClockSource+0x16c>
 8007a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a72:	d87f      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a74:	2b70      	cmp	r3, #112	; 0x70
 8007a76:	d01a      	beq.n	8007aae <HAL_TIM_ConfigClockSource+0xa2>
 8007a78:	2b70      	cmp	r3, #112	; 0x70
 8007a7a:	d87b      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a7c:	2b60      	cmp	r3, #96	; 0x60
 8007a7e:	d050      	beq.n	8007b22 <HAL_TIM_ConfigClockSource+0x116>
 8007a80:	2b60      	cmp	r3, #96	; 0x60
 8007a82:	d877      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a84:	2b50      	cmp	r3, #80	; 0x50
 8007a86:	d03c      	beq.n	8007b02 <HAL_TIM_ConfigClockSource+0xf6>
 8007a88:	2b50      	cmp	r3, #80	; 0x50
 8007a8a:	d873      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a8c:	2b40      	cmp	r3, #64	; 0x40
 8007a8e:	d058      	beq.n	8007b42 <HAL_TIM_ConfigClockSource+0x136>
 8007a90:	2b40      	cmp	r3, #64	; 0x40
 8007a92:	d86f      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a94:	2b30      	cmp	r3, #48	; 0x30
 8007a96:	d064      	beq.n	8007b62 <HAL_TIM_ConfigClockSource+0x156>
 8007a98:	2b30      	cmp	r3, #48	; 0x30
 8007a9a:	d86b      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007a9c:	2b20      	cmp	r3, #32
 8007a9e:	d060      	beq.n	8007b62 <HAL_TIM_ConfigClockSource+0x156>
 8007aa0:	2b20      	cmp	r3, #32
 8007aa2:	d867      	bhi.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d05c      	beq.n	8007b62 <HAL_TIM_ConfigClockSource+0x156>
 8007aa8:	2b10      	cmp	r3, #16
 8007aaa:	d05a      	beq.n	8007b62 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007aac:	e062      	b.n	8007b74 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	6899      	ldr	r1, [r3, #8]
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	f000 f984 	bl	8007dca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ad0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	609a      	str	r2, [r3, #8]
      break;
 8007ada:	e04e      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	6899      	ldr	r1, [r3, #8]
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	f000 f96d 	bl	8007dca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	689a      	ldr	r2, [r3, #8]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007afe:	609a      	str	r2, [r3, #8]
      break;
 8007b00:	e03b      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6818      	ldr	r0, [r3, #0]
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	6859      	ldr	r1, [r3, #4]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	461a      	mov	r2, r3
 8007b10:	f000 f8e4 	bl	8007cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2150      	movs	r1, #80	; 0x50
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f000 f93b 	bl	8007d96 <TIM_ITRx_SetConfig>
      break;
 8007b20:	e02b      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6818      	ldr	r0, [r3, #0]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	6859      	ldr	r1, [r3, #4]
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	461a      	mov	r2, r3
 8007b30:	f000 f902 	bl	8007d38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	2160      	movs	r1, #96	; 0x60
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 f92b 	bl	8007d96 <TIM_ITRx_SetConfig>
      break;
 8007b40:	e01b      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6818      	ldr	r0, [r3, #0]
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	6859      	ldr	r1, [r3, #4]
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	f000 f8c4 	bl	8007cdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2140      	movs	r1, #64	; 0x40
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f000 f91b 	bl	8007d96 <TIM_ITRx_SetConfig>
      break;
 8007b60:	e00b      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	f000 f912 	bl	8007d96 <TIM_ITRx_SetConfig>
        break;
 8007b72:	e002      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b74:	bf00      	nop
 8007b76:	e000      	b.n	8007b7a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b78:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bc80      	pop	{r7}
 8007ba4:	4770      	bx	lr

08007ba6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bc80      	pop	{r7}
 8007bb6:	4770      	bx	lr

08007bb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bc80      	pop	{r7}
 8007bc8:	4770      	bx	lr

08007bca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007bca:	b480      	push	{r7}
 8007bcc:	b083      	sub	sp, #12
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007bd2:	bf00      	nop
 8007bd4:	370c      	adds	r7, #12
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bc80      	pop	{r7}
 8007bda:	4770      	bx	lr

08007bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4a35      	ldr	r2, [pc, #212]	; (8007cc4 <TIM_Base_SetConfig+0xe8>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d00b      	beq.n	8007c0c <TIM_Base_SetConfig+0x30>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bfa:	d007      	beq.n	8007c0c <TIM_Base_SetConfig+0x30>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	4a32      	ldr	r2, [pc, #200]	; (8007cc8 <TIM_Base_SetConfig+0xec>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d003      	beq.n	8007c0c <TIM_Base_SetConfig+0x30>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a31      	ldr	r2, [pc, #196]	; (8007ccc <TIM_Base_SetConfig+0xf0>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d108      	bne.n	8007c1e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	68fa      	ldr	r2, [r7, #12]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a28      	ldr	r2, [pc, #160]	; (8007cc4 <TIM_Base_SetConfig+0xe8>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d017      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c2c:	d013      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	4a25      	ldr	r2, [pc, #148]	; (8007cc8 <TIM_Base_SetConfig+0xec>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d00f      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a24      	ldr	r2, [pc, #144]	; (8007ccc <TIM_Base_SetConfig+0xf0>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d00b      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a23      	ldr	r2, [pc, #140]	; (8007cd0 <TIM_Base_SetConfig+0xf4>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d007      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a22      	ldr	r2, [pc, #136]	; (8007cd4 <TIM_Base_SetConfig+0xf8>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d003      	beq.n	8007c56 <TIM_Base_SetConfig+0x7a>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a21      	ldr	r2, [pc, #132]	; (8007cd8 <TIM_Base_SetConfig+0xfc>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d108      	bne.n	8007c68 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	695b      	ldr	r3, [r3, #20]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a0d      	ldr	r2, [pc, #52]	; (8007cc4 <TIM_Base_SetConfig+0xe8>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d00b      	beq.n	8007cac <TIM_Base_SetConfig+0xd0>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a0e      	ldr	r2, [pc, #56]	; (8007cd0 <TIM_Base_SetConfig+0xf4>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d007      	beq.n	8007cac <TIM_Base_SetConfig+0xd0>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	4a0d      	ldr	r2, [pc, #52]	; (8007cd4 <TIM_Base_SetConfig+0xf8>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d003      	beq.n	8007cac <TIM_Base_SetConfig+0xd0>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a0c      	ldr	r2, [pc, #48]	; (8007cd8 <TIM_Base_SetConfig+0xfc>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d103      	bne.n	8007cb4 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	691a      	ldr	r2, [r3, #16]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	615a      	str	r2, [r3, #20]
}
 8007cba:	bf00      	nop
 8007cbc:	3714      	adds	r7, #20
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bc80      	pop	{r7}
 8007cc2:	4770      	bx	lr
 8007cc4:	40012c00 	.word	0x40012c00
 8007cc8:	40000400 	.word	0x40000400
 8007ccc:	40000800 	.word	0x40000800
 8007cd0:	40014000 	.word	0x40014000
 8007cd4:	40014400 	.word	0x40014400
 8007cd8:	40014800 	.word	0x40014800

08007cdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6a1b      	ldr	r3, [r3, #32]
 8007cec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	f023 0201 	bic.w	r2, r3, #1
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	699b      	ldr	r3, [r3, #24]
 8007cfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	011b      	lsls	r3, r3, #4
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f023 030a 	bic.w	r3, r3, #10
 8007d18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	621a      	str	r2, [r3, #32]
}
 8007d2e:	bf00      	nop
 8007d30:	371c      	adds	r7, #28
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bc80      	pop	{r7}
 8007d36:	4770      	bx	lr

08007d38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f023 0210 	bic.w	r2, r3, #16
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	031b      	lsls	r3, r3, #12
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	011b      	lsls	r3, r3, #4
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	621a      	str	r2, [r3, #32]
}
 8007d8c:	bf00      	nop
 8007d8e:	371c      	adds	r7, #28
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bc80      	pop	{r7}
 8007d94:	4770      	bx	lr

08007d96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	f043 0307 	orr.w	r3, r3, #7
 8007db8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	68fa      	ldr	r2, [r7, #12]
 8007dbe:	609a      	str	r2, [r3, #8]
}
 8007dc0:	bf00      	nop
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bc80      	pop	{r7}
 8007dc8:	4770      	bx	lr

08007dca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b087      	sub	sp, #28
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	60b9      	str	r1, [r7, #8]
 8007dd4:	607a      	str	r2, [r7, #4]
 8007dd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007de4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	021a      	lsls	r2, r3, #8
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	431a      	orrs	r2, r3
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	697a      	ldr	r2, [r7, #20]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	609a      	str	r2, [r3, #8]
}
 8007dfe:	bf00      	nop
 8007e00:	371c      	adds	r7, #28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bc80      	pop	{r7}
 8007e06:	4770      	bx	lr

08007e08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d101      	bne.n	8007e20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	e04b      	b.n	8007eb8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2202      	movs	r2, #2
 8007e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68fa      	ldr	r2, [r7, #12]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a19      	ldr	r2, [pc, #100]	; (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d013      	beq.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e6c:	d00e      	beq.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a15      	ldr	r2, [pc, #84]	; (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d009      	beq.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a13      	ldr	r2, [pc, #76]	; (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d004      	beq.n	8007e8c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a12      	ldr	r2, [pc, #72]	; (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d10c      	bne.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3714      	adds	r7, #20
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bc80      	pop	{r7}
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40000400 	.word	0x40000400
 8007ecc:	40000800 	.word	0x40000800
 8007ed0:	40014000 	.word	0x40014000

08007ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007edc:	bf00      	nop
 8007ede:	370c      	adds	r7, #12
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bc80      	pop	{r7}
 8007ee4:	4770      	bx	lr

08007ee6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ee6:	b480      	push	{r7}
 8007ee8:	b083      	sub	sp, #12
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007eee:	bf00      	nop
 8007ef0:	370c      	adds	r7, #12
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bc80      	pop	{r7}
 8007ef6:	4770      	bx	lr

08007ef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d101      	bne.n	8007f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e03f      	b.n	8007f8a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d106      	bne.n	8007f24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f7fc ff88 	bl	8004e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2224      	movs	r2, #36	; 0x24
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f9e1 	bl	8008304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	691a      	ldr	r2, [r3, #16]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	695a      	ldr	r2, [r3, #20]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68da      	ldr	r2, [r3, #12]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2220      	movs	r2, #32
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2220      	movs	r2, #32
 8007f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f88:	2300      	movs	r3, #0
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3708      	adds	r7, #8
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	b08a      	sub	sp, #40	; 0x28
 8007f96:	af02      	add	r7, sp, #8
 8007f98:	60f8      	str	r0, [r7, #12]
 8007f9a:	60b9      	str	r1, [r7, #8]
 8007f9c:	603b      	str	r3, [r7, #0]
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b20      	cmp	r3, #32
 8007fb0:	d17c      	bne.n	80080ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <HAL_UART_Transmit+0x2c>
 8007fb8:	88fb      	ldrh	r3, [r7, #6]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d101      	bne.n	8007fc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e075      	b.n	80080ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d101      	bne.n	8007fd0 <HAL_UART_Transmit+0x3e>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e06e      	b.n	80080ae <HAL_UART_Transmit+0x11c>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2221      	movs	r2, #33	; 0x21
 8007fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007fe6:	f7fd fa03 	bl	80053f0 <HAL_GetTick>
 8007fea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	88fa      	ldrh	r2, [r7, #6]
 8007ff0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	88fa      	ldrh	r2, [r7, #6]
 8007ff6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008000:	d108      	bne.n	8008014 <HAL_UART_Transmit+0x82>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d104      	bne.n	8008014 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800800a:	2300      	movs	r3, #0
 800800c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	61bb      	str	r3, [r7, #24]
 8008012:	e003      	b.n	800801c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008018:	2300      	movs	r3, #0
 800801a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008024:	e02a      	b.n	800807c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	2200      	movs	r2, #0
 800802e:	2180      	movs	r1, #128	; 0x80
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f000 f91d 	bl	8008270 <UART_WaitOnFlagUntilTimeout>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	e036      	b.n	80080ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10b      	bne.n	800805e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	881b      	ldrh	r3, [r3, #0]
 800804a:	461a      	mov	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008054:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	3302      	adds	r3, #2
 800805a:	61bb      	str	r3, [r7, #24]
 800805c:	e007      	b.n	800806e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	781a      	ldrb	r2, [r3, #0]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	3301      	adds	r3, #1
 800806c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008072:	b29b      	uxth	r3, r3
 8008074:	3b01      	subs	r3, #1
 8008076:	b29a      	uxth	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008080:	b29b      	uxth	r3, r3
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1cf      	bne.n	8008026 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2200      	movs	r2, #0
 800808e:	2140      	movs	r1, #64	; 0x40
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f000 f8ed 	bl	8008270 <UART_WaitOnFlagUntilTimeout>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d001      	beq.n	80080a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800809c:	2303      	movs	r3, #3
 800809e:	e006      	b.n	80080ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80080a8:	2300      	movs	r3, #0
 80080aa:	e000      	b.n	80080ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80080ac:	2302      	movs	r3, #2
  }
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3720      	adds	r7, #32
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <HAL_UARTEx_ReceiveToIdle>:
  * @param RxLen   Number of data elements finally received (could be lower than Size, in case reception ends on IDLE event)
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen, uint32_t Timeout)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b088      	sub	sp, #32
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	60f8      	str	r0, [r7, #12]
 80080be:	60b9      	str	r1, [r7, #8]
 80080c0:	603b      	str	r3, [r7, #0]
 80080c2:	4613      	mov	r3, r2
 80080c4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	2b20      	cmp	r3, #32
 80080d0:	f040 80c9 	bne.w	8008266 <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d002      	beq.n	80080e0 <HAL_UARTEx_ReceiveToIdle+0x2a>
 80080da:	88fb      	ldrh	r3, [r7, #6]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d101      	bne.n	80080e4 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e0c1      	b.n	8008268 <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d101      	bne.n	80080f2 <HAL_UARTEx_ReceiveToIdle+0x3c>
 80080ee:	2302      	movs	r3, #2
 80080f0:	e0ba      	b.n	8008268 <HAL_UARTEx_ReceiveToIdle+0x1b2>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2200      	movs	r2, #0
 80080fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	2222      	movs	r2, #34	; 0x22
 8008104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800810e:	f7fd f96f 	bl	80053f0 <HAL_GetTick>
 8008112:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	88fa      	ldrh	r2, [r7, #6]
 8008118:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	88fa      	ldrh	r2, [r7, #6]
 800811e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008128:	d108      	bne.n	800813c <HAL_UARTEx_ReceiveToIdle+0x86>
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d104      	bne.n	800813c <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 8008132:	2300      	movs	r3, #0
 8008134:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	61bb      	str	r3, [r7, #24]
 800813a:	e003      	b.n	8008144 <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008140:	2300      	movs	r3, #0
 8008142:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	2200      	movs	r2, #0
 8008150:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008152:	e074      	b.n	800823e <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0310 	and.w	r3, r3, #16
 800815e:	2b10      	cmp	r3, #16
 8008160:	d114      	bne.n	800818c <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008162:	2300      	movs	r3, #0
 8008164:	613b      	str	r3, [r7, #16]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	613b      	str	r3, [r7, #16]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	613b      	str	r3, [r7, #16]
 8008176:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	881b      	ldrh	r3, [r3, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d005      	beq.n	800818c <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	e06d      	b.n	8008268 <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b20      	cmp	r3, #32
 8008198:	d13c      	bne.n	8008214 <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d10c      	bne.n	80081ba <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ac:	b29a      	uxth	r2, r3
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	3302      	adds	r3, #2
 80081b6:	61bb      	str	r3, [r7, #24]
 80081b8:	e01f      	b.n	80081fa <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
           if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081c2:	d007      	beq.n	80081d4 <HAL_UARTEx_ReceiveToIdle+0x11e>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10a      	bne.n	80081e2 <HAL_UARTEx_ReceiveToIdle+0x12c>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d106      	bne.n	80081e2 <HAL_UARTEx_ReceiveToIdle+0x12c>
           {
             *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	b2da      	uxtb	r2, r3
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	701a      	strb	r2, [r3, #0]
 80081e0:	e008      	b.n	80081f4 <HAL_UARTEx_ReceiveToIdle+0x13e>
           }
           else
           {
             *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081ee:	b2da      	uxtb	r2, r3
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	701a      	strb	r2, [r3, #0]
           }

          pdata8bits++;
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	3301      	adds	r3, #1
 80081f8:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	881b      	ldrh	r3, [r3, #0]
 80081fe:	3301      	adds	r3, #1
 8008200:	b29a      	uxth	r2, r3
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800820a:	b29b      	uxth	r3, r3
 800820c:	3b01      	subs	r3, #1
 800820e:	b29a      	uxth	r2, r3
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800821a:	d010      	beq.n	800823e <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800821c:	f7fd f8e8 	bl	80053f0 <HAL_GetTick>
 8008220:	4602      	mov	r2, r0
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008228:	429a      	cmp	r2, r3
 800822a:	d302      	bcc.n	8008232 <HAL_UARTEx_ReceiveToIdle+0x17c>
 800822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822e:	2b00      	cmp	r3, #0
 8008230:	d105      	bne.n	800823e <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2220      	movs	r2, #32
 8008236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 800823a:	2303      	movs	r3, #3
 800823c:	e014      	b.n	8008268 <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008242:	b29b      	uxth	r3, r3
 8008244:	2b00      	cmp	r3, #0
 8008246:	d185      	bne.n	8008154 <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008250:	b29b      	uxth	r3, r3
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	b29a      	uxth	r2, r3
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2220      	movs	r2, #32
 800825e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	e000      	b.n	8008268 <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 8008266:	2302      	movs	r3, #2
  }
}
 8008268:	4618      	mov	r0, r3
 800826a:	3720      	adds	r7, #32
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b084      	sub	sp, #16
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	603b      	str	r3, [r7, #0]
 800827c:	4613      	mov	r3, r2
 800827e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008280:	e02c      	b.n	80082dc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008288:	d028      	beq.n	80082dc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d007      	beq.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008290:	f7fd f8ae 	bl	80053f0 <HAL_GetTick>
 8008294:	4602      	mov	r2, r0
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	1ad3      	subs	r3, r2, r3
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	429a      	cmp	r2, r3
 800829e:	d21d      	bcs.n	80082dc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68da      	ldr	r2, [r3, #12]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80082ae:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	695a      	ldr	r2, [r3, #20]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f022 0201 	bic.w	r2, r2, #1
 80082be:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2220      	movs	r2, #32
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2220      	movs	r2, #32
 80082cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e00f      	b.n	80082fc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	4013      	ands	r3, r2
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	429a      	cmp	r2, r3
 80082ea:	bf0c      	ite	eq
 80082ec:	2301      	moveq	r3, #1
 80082ee:	2300      	movne	r3, #0
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	461a      	mov	r2, r3
 80082f4:	79fb      	ldrb	r3, [r7, #7]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d0c3      	beq.n	8008282 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3710      	adds	r7, #16
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	430a      	orrs	r2, r1
 8008320:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR1_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	689a      	ldr	r2, [r3, #8]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	691b      	ldr	r3, [r3, #16]
 800832a:	431a      	orrs	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	695b      	ldr	r3, [r3, #20]
 8008330:	431a      	orrs	r2, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	69db      	ldr	r3, [r3, #28]
 8008336:	4313      	orrs	r3, r2
 8008338:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008344:	f023 030c 	bic.w	r3, r3, #12
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	6812      	ldr	r2, [r2, #0]
 800834c:	68b9      	ldr	r1, [r7, #8]
 800834e:	430b      	orrs	r3, r1
 8008350:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	695b      	ldr	r3, [r3, #20]
 8008358:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	699a      	ldr	r2, [r3, #24]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	430a      	orrs	r2, r1
 8008366:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a55      	ldr	r2, [pc, #340]	; (80084c4 <UART_SetConfig+0x1c0>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d103      	bne.n	800837a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008372:	f7fe fad9 	bl	8006928 <HAL_RCC_GetPCLK2Freq>
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	e002      	b.n	8008380 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800837a:	f7fe fac1 	bl	8006900 <HAL_RCC_GetPCLK1Freq>
 800837e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART_CR1_OVER8)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	69db      	ldr	r3, [r3, #28]
 8008384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008388:	d14c      	bne.n	8008424 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	4613      	mov	r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	4413      	add	r3, r2
 8008392:	009a      	lsls	r2, r3, #2
 8008394:	441a      	add	r2, r3
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	005b      	lsls	r3, r3, #1
 800839c:	fbb2 f3f3 	udiv	r3, r2, r3
 80083a0:	4a49      	ldr	r2, [pc, #292]	; (80084c8 <UART_SetConfig+0x1c4>)
 80083a2:	fba2 2303 	umull	r2, r3, r2, r3
 80083a6:	095b      	lsrs	r3, r3, #5
 80083a8:	0119      	lsls	r1, r3, #4
 80083aa:	68fa      	ldr	r2, [r7, #12]
 80083ac:	4613      	mov	r3, r2
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	4413      	add	r3, r2
 80083b2:	009a      	lsls	r2, r3, #2
 80083b4:	441a      	add	r2, r3
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	005b      	lsls	r3, r3, #1
 80083bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80083c0:	4b41      	ldr	r3, [pc, #260]	; (80084c8 <UART_SetConfig+0x1c4>)
 80083c2:	fba3 0302 	umull	r0, r3, r3, r2
 80083c6:	095b      	lsrs	r3, r3, #5
 80083c8:	2064      	movs	r0, #100	; 0x64
 80083ca:	fb00 f303 	mul.w	r3, r0, r3
 80083ce:	1ad3      	subs	r3, r2, r3
 80083d0:	00db      	lsls	r3, r3, #3
 80083d2:	3332      	adds	r3, #50	; 0x32
 80083d4:	4a3c      	ldr	r2, [pc, #240]	; (80084c8 <UART_SetConfig+0x1c4>)
 80083d6:	fba2 2303 	umull	r2, r3, r2, r3
 80083da:	095b      	lsrs	r3, r3, #5
 80083dc:	005b      	lsls	r3, r3, #1
 80083de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083e2:	4419      	add	r1, r3
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	4613      	mov	r3, r2
 80083e8:	009b      	lsls	r3, r3, #2
 80083ea:	4413      	add	r3, r2
 80083ec:	009a      	lsls	r2, r3, #2
 80083ee:	441a      	add	r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	005b      	lsls	r3, r3, #1
 80083f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80083fa:	4b33      	ldr	r3, [pc, #204]	; (80084c8 <UART_SetConfig+0x1c4>)
 80083fc:	fba3 0302 	umull	r0, r3, r3, r2
 8008400:	095b      	lsrs	r3, r3, #5
 8008402:	2064      	movs	r0, #100	; 0x64
 8008404:	fb00 f303 	mul.w	r3, r0, r3
 8008408:	1ad3      	subs	r3, r2, r3
 800840a:	00db      	lsls	r3, r3, #3
 800840c:	3332      	adds	r3, #50	; 0x32
 800840e:	4a2e      	ldr	r2, [pc, #184]	; (80084c8 <UART_SetConfig+0x1c4>)
 8008410:	fba2 2303 	umull	r2, r3, r2, r3
 8008414:	095b      	lsrs	r3, r3, #5
 8008416:	f003 0207 	and.w	r2, r3, #7
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	440a      	add	r2, r1
 8008420:	609a      	str	r2, [r3, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
#endif /* USART_CR1_OVER8 */
}
 8008422:	e04a      	b.n	80084ba <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	4613      	mov	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	4413      	add	r3, r2
 800842c:	009a      	lsls	r2, r3, #2
 800842e:	441a      	add	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	fbb2 f3f3 	udiv	r3, r2, r3
 800843a:	4a23      	ldr	r2, [pc, #140]	; (80084c8 <UART_SetConfig+0x1c4>)
 800843c:	fba2 2303 	umull	r2, r3, r2, r3
 8008440:	095b      	lsrs	r3, r3, #5
 8008442:	0119      	lsls	r1, r3, #4
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	4613      	mov	r3, r2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	4413      	add	r3, r2
 800844c:	009a      	lsls	r2, r3, #2
 800844e:	441a      	add	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	fbb2 f2f3 	udiv	r2, r2, r3
 800845a:	4b1b      	ldr	r3, [pc, #108]	; (80084c8 <UART_SetConfig+0x1c4>)
 800845c:	fba3 0302 	umull	r0, r3, r3, r2
 8008460:	095b      	lsrs	r3, r3, #5
 8008462:	2064      	movs	r0, #100	; 0x64
 8008464:	fb00 f303 	mul.w	r3, r0, r3
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	011b      	lsls	r3, r3, #4
 800846c:	3332      	adds	r3, #50	; 0x32
 800846e:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <UART_SetConfig+0x1c4>)
 8008470:	fba2 2303 	umull	r2, r3, r2, r3
 8008474:	095b      	lsrs	r3, r3, #5
 8008476:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800847a:	4419      	add	r1, r3
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	4613      	mov	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4413      	add	r3, r2
 8008484:	009a      	lsls	r2, r3, #2
 8008486:	441a      	add	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008492:	4b0d      	ldr	r3, [pc, #52]	; (80084c8 <UART_SetConfig+0x1c4>)
 8008494:	fba3 0302 	umull	r0, r3, r3, r2
 8008498:	095b      	lsrs	r3, r3, #5
 800849a:	2064      	movs	r0, #100	; 0x64
 800849c:	fb00 f303 	mul.w	r3, r0, r3
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	011b      	lsls	r3, r3, #4
 80084a4:	3332      	adds	r3, #50	; 0x32
 80084a6:	4a08      	ldr	r2, [pc, #32]	; (80084c8 <UART_SetConfig+0x1c4>)
 80084a8:	fba2 2303 	umull	r2, r3, r2, r3
 80084ac:	095b      	lsrs	r3, r3, #5
 80084ae:	f003 020f 	and.w	r2, r3, #15
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	440a      	add	r2, r1
 80084b8:	609a      	str	r2, [r3, #8]
}
 80084ba:	bf00      	nop
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	40013800 	.word	0x40013800
 80084c8:	51eb851f 	.word	0x51eb851f

080084cc <__errno>:
 80084cc:	4b01      	ldr	r3, [pc, #4]	; (80084d4 <__errno+0x8>)
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	4770      	bx	lr
 80084d2:	bf00      	nop
 80084d4:	2000003c 	.word	0x2000003c

080084d8 <exit>:
 80084d8:	b508      	push	{r3, lr}
 80084da:	4b07      	ldr	r3, [pc, #28]	; (80084f8 <exit+0x20>)
 80084dc:	4604      	mov	r4, r0
 80084de:	b113      	cbz	r3, 80084e6 <exit+0xe>
 80084e0:	2100      	movs	r1, #0
 80084e2:	f3af 8000 	nop.w
 80084e6:	4b05      	ldr	r3, [pc, #20]	; (80084fc <exit+0x24>)
 80084e8:	6818      	ldr	r0, [r3, #0]
 80084ea:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80084ec:	b103      	cbz	r3, 80084f0 <exit+0x18>
 80084ee:	4798      	blx	r3
 80084f0:	4620      	mov	r0, r4
 80084f2:	f7fc fdc9 	bl	8005088 <_exit>
 80084f6:	bf00      	nop
 80084f8:	00000000 	.word	0x00000000
 80084fc:	080086f4 	.word	0x080086f4

08008500 <__libc_init_array>:
 8008500:	b570      	push	{r4, r5, r6, lr}
 8008502:	2600      	movs	r6, #0
 8008504:	4d0c      	ldr	r5, [pc, #48]	; (8008538 <__libc_init_array+0x38>)
 8008506:	4c0d      	ldr	r4, [pc, #52]	; (800853c <__libc_init_array+0x3c>)
 8008508:	1b64      	subs	r4, r4, r5
 800850a:	10a4      	asrs	r4, r4, #2
 800850c:	42a6      	cmp	r6, r4
 800850e:	d109      	bne.n	8008524 <__libc_init_array+0x24>
 8008510:	f000 f88a 	bl	8008628 <_init>
 8008514:	2600      	movs	r6, #0
 8008516:	4d0a      	ldr	r5, [pc, #40]	; (8008540 <__libc_init_array+0x40>)
 8008518:	4c0a      	ldr	r4, [pc, #40]	; (8008544 <__libc_init_array+0x44>)
 800851a:	1b64      	subs	r4, r4, r5
 800851c:	10a4      	asrs	r4, r4, #2
 800851e:	42a6      	cmp	r6, r4
 8008520:	d105      	bne.n	800852e <__libc_init_array+0x2e>
 8008522:	bd70      	pop	{r4, r5, r6, pc}
 8008524:	f855 3b04 	ldr.w	r3, [r5], #4
 8008528:	4798      	blx	r3
 800852a:	3601      	adds	r6, #1
 800852c:	e7ee      	b.n	800850c <__libc_init_array+0xc>
 800852e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008532:	4798      	blx	r3
 8008534:	3601      	adds	r6, #1
 8008536:	e7f2      	b.n	800851e <__libc_init_array+0x1e>
 8008538:	08008760 	.word	0x08008760
 800853c:	08008760 	.word	0x08008760
 8008540:	08008760 	.word	0x08008760
 8008544:	08008764 	.word	0x08008764

08008548 <memcpy>:
 8008548:	440a      	add	r2, r1
 800854a:	4291      	cmp	r1, r2
 800854c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008550:	d100      	bne.n	8008554 <memcpy+0xc>
 8008552:	4770      	bx	lr
 8008554:	b510      	push	{r4, lr}
 8008556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855a:	4291      	cmp	r1, r2
 800855c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008560:	d1f9      	bne.n	8008556 <memcpy+0xe>
 8008562:	bd10      	pop	{r4, pc}

08008564 <memset>:
 8008564:	4603      	mov	r3, r0
 8008566:	4402      	add	r2, r0
 8008568:	4293      	cmp	r3, r2
 800856a:	d100      	bne.n	800856e <memset+0xa>
 800856c:	4770      	bx	lr
 800856e:	f803 1b01 	strb.w	r1, [r3], #1
 8008572:	e7f9      	b.n	8008568 <memset+0x4>

08008574 <strncmp>:
 8008574:	b510      	push	{r4, lr}
 8008576:	b16a      	cbz	r2, 8008594 <strncmp+0x20>
 8008578:	3901      	subs	r1, #1
 800857a:	1884      	adds	r4, r0, r2
 800857c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008580:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008584:	4293      	cmp	r3, r2
 8008586:	d103      	bne.n	8008590 <strncmp+0x1c>
 8008588:	42a0      	cmp	r0, r4
 800858a:	d001      	beq.n	8008590 <strncmp+0x1c>
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1f5      	bne.n	800857c <strncmp+0x8>
 8008590:	1a98      	subs	r0, r3, r2
 8008592:	bd10      	pop	{r4, pc}
 8008594:	4610      	mov	r0, r2
 8008596:	e7fc      	b.n	8008592 <strncmp+0x1e>

08008598 <round>:
 8008598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800859a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800859e:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 80085a2:	2c13      	cmp	r4, #19
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	4606      	mov	r6, r0
 80085aa:	460d      	mov	r5, r1
 80085ac:	dc19      	bgt.n	80085e2 <round+0x4a>
 80085ae:	2c00      	cmp	r4, #0
 80085b0:	da09      	bge.n	80085c6 <round+0x2e>
 80085b2:	3401      	adds	r4, #1
 80085b4:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80085b8:	d103      	bne.n	80085c2 <round+0x2a>
 80085ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80085be:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80085c2:	2200      	movs	r2, #0
 80085c4:	e02a      	b.n	800861c <round+0x84>
 80085c6:	4917      	ldr	r1, [pc, #92]	; (8008624 <round+0x8c>)
 80085c8:	4121      	asrs	r1, r4
 80085ca:	ea03 0001 	and.w	r0, r3, r1
 80085ce:	4302      	orrs	r2, r0
 80085d0:	d010      	beq.n	80085f4 <round+0x5c>
 80085d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80085d6:	fa42 f404 	asr.w	r4, r2, r4
 80085da:	4423      	add	r3, r4
 80085dc:	ea23 0301 	bic.w	r3, r3, r1
 80085e0:	e7ef      	b.n	80085c2 <round+0x2a>
 80085e2:	2c33      	cmp	r4, #51	; 0x33
 80085e4:	dd09      	ble.n	80085fa <round+0x62>
 80085e6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80085ea:	d103      	bne.n	80085f4 <round+0x5c>
 80085ec:	f7f7 fe1e 	bl	800022c <__adddf3>
 80085f0:	4606      	mov	r6, r0
 80085f2:	460d      	mov	r5, r1
 80085f4:	4630      	mov	r0, r6
 80085f6:	4629      	mov	r1, r5
 80085f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085fa:	f04f 30ff 	mov.w	r0, #4294967295
 80085fe:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008602:	40f8      	lsrs	r0, r7
 8008604:	4202      	tst	r2, r0
 8008606:	d0f5      	beq.n	80085f4 <round+0x5c>
 8008608:	2101      	movs	r1, #1
 800860a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800860e:	fa01 f404 	lsl.w	r4, r1, r4
 8008612:	1912      	adds	r2, r2, r4
 8008614:	bf28      	it	cs
 8008616:	185b      	addcs	r3, r3, r1
 8008618:	ea22 0200 	bic.w	r2, r2, r0
 800861c:	4619      	mov	r1, r3
 800861e:	4610      	mov	r0, r2
 8008620:	e7e6      	b.n	80085f0 <round+0x58>
 8008622:	bf00      	nop
 8008624:	000fffff 	.word	0x000fffff

08008628 <_init>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	bf00      	nop
 800862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862e:	bc08      	pop	{r3}
 8008630:	469e      	mov	lr, r3
 8008632:	4770      	bx	lr

08008634 <_fini>:
 8008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008636:	bf00      	nop
 8008638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863a:	bc08      	pop	{r3}
 800863c:	469e      	mov	lr, r3
 800863e:	4770      	bx	lr
