<ENTRY>
{
 "thisFile": "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed May 12 09:02:16 2021",
 "timestampMillis": "1620810136427",
 "buildStep": {
  "cmdId": "a69498d1-3e87-4283-a009-ec917335e022",
  "name": "v++",
  "logFile": "/home/centos/FPGA_accelerated_CNN/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ --xp param:compiler.lockFlowCritSlackThreshold=0 --xp vivado_param:hd.routingContainmentAreaExpansion=true --xp vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1 --xp vivado_param:bitstream.enablePR=4123 --xp vivado_param:physynth.ultraRAMOptOutput=false --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1} --xp vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t hw --config ./configs/design.cfg --log_dir ./logs --report_dir ./reports --platform /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --link -o build/vdot.hw.xclbin build/vdot.hw.xo ",
  "args": [
   "--xp",
   "param:compiler.lockFlowCritSlackThreshold=0",
   "--xp",
   "vivado_param:hd.routingContainmentAreaExpansion=true",
   "--xp",
   "vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1",
   "--xp",
   "vivado_param:bitstream.enablePR=4123",
   "--xp",
   "vivado_param:physynth.ultraRAMOptOutput=false",
   "--xp",
   "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}",
   "--xp",
   "vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}",
   "-t",
   "hw",
   "--config",
   "./configs/design.cfg",
   "--log_dir",
   "./logs",
   "--report_dir",
   "./reports",
   "--platform",
   "/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "--link",
   "-o",
   "build/vdot.hw.xclbin",
   "build/vdot.hw.xo"
  ],
  "iniFiles": [
   {
    "path": "/home/centos/FPGA_accelerated_CNN/configs/design.cfg",
    "content": "debug=1\nprofile_kernel=data:all:all:all\n\n[connectivity]\nnk=vdot:2:vdot_1.vdot_2\n\nsp = vdot_1.input1:DDR[0]\nsp = vdot_1.input2:DDR[1]\nsp = vdot_1.output:DDR[2]\n\nsp = vdot_2.input1:DDR[2]\nsp = vdot_2.input2:DDR[3]\nsp = vdot_2.output:DDR[1]"
   }
  ],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:16 2021",
 "timestampMillis": "1620810136428",
 "status": {
  "cmdId": "a69498d1-3e87-4283-a009-ec917335e022",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Wed May 12 09:02:32 2021",
 "timestampMillis": "1620810152977",
 "buildSummary": {
  "hardwarePlatform": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
  "hardwareDsa": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa",
  "platformDirectory": "/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vdot.hw",
    "file": "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin",
    "reports": []
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vdot",
     "file": "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xo",
     "reports": []
    },
    "sources": [
     "/home/centos/FPGA_accelerated_CNN/_x/link/int/xo/vdot/vdot/cpu_sources/vdot.cpp"
    ],
    "psSources": [],
    "cuNames": [
     "vdot_1",
     "vdot_2"
    ],
    "type": "HLS"
   }
  ],
  "toolVersion": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 09:02:34 2021",
 "timestampMillis": "1620810154360",
 "buildStep": {
  "cmdId": "f76f7bed-d7d8-4f71-8c29-84c0e9fa38a3",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xo --config /home/centos/FPGA_accelerated_CNN/_x/link/int/syslinkConfig.ini --xpfm /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target hw --output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int --temp_dir /home/centos/FPGA_accelerated_CNN/_x/link/sys_link",
  "args": [
   "--xo",
   "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xo",
   "--config",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/syslinkConfig.ini",
   "--xpfm",
   "/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int",
   "--temp_dir",
   "/home/centos/FPGA_accelerated_CNN/_x/link/sys_link"
  ],
  "iniFiles": [
   {
    "path": "/home/centos/FPGA_accelerated_CNN/_x/link/int/syslinkConfig.ini",
    "content": "nk=vdot:2:vdot_1.vdot_2\nsp=vdot_1.input1:DDR[0]\nsp=vdot_1.input2:DDR[1]\nsp=vdot_1.output:DDR[2]\nsp=vdot_2.input1:DDR[2]\nsp=vdot_2.input2:DDR[3]\nsp=vdot_2.output:DDR[1]\n\n"
   }
  ],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:34 2021",
 "timestampMillis": "1620810154360",
 "status": {
  "cmdId": "f76f7bed-d7d8-4f71-8c29-84c0e9fa38a3",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:48 2021",
 "timestampMillis": "1620810168994",
 "status": {
  "cmdId": "f76f7bed-d7d8-4f71-8c29-84c0e9fa38a3",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 09:02:48 2021",
 "timestampMillis": "1620810168995",
 "buildStep": {
  "cmdId": "36af9f3c-3fca-4891-8db2-98264446ad2b",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat -rtd /home/centos/FPGA_accelerated_CNN/_x/link/int/cf2sw.rtd -xclbin /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml -o /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat",
   "-rtd",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/cf2sw.rtd",
   "-xclbin",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml",
   "-o",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:48 2021",
 "timestampMillis": "1620810168995",
 "status": {
  "cmdId": "36af9f3c-3fca-4891-8db2-98264446ad2b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:49 2021",
 "timestampMillis": "1620810169917",
 "status": {
  "cmdId": "36af9f3c-3fca-4891-8db2-98264446ad2b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 09:02:50 2021",
 "timestampMillis": "1620810170024",
 "buildStep": {
  "cmdId": "c8db518d-ac77-4242-8cc1-7f63ebe8c946",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:50 2021",
 "timestampMillis": "1620810170025",
 "status": {
  "cmdId": "c8db518d-ac77-4242-8cc1-7f63ebe8c946",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 09:02:51 2021",
 "timestampMillis": "1620810171383",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:51 2021",
 "timestampMillis": "1620810171383",
 "status": {
  "cmdId": "c8db518d-ac77-4242-8cc1-7f63ebe8c946",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 09:02:51 2021",
 "timestampMillis": "1620810171384",
 "buildStep": {
  "cmdId": "feeac42f-97cd-4104-aadf-bae92acef7b8",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --profile_kernel data:all:all:all --remote_ip_cache /home/centos/FPGA_accelerated_CNN/.ipcache --output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int --log_dir /home/centos/FPGA_accelerated_CNN/logs/link --report_dir /home/centos/FPGA_accelerated_CNN/reports/link --config /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini -k /home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/FPGA_accelerated_CNN/_x/link --no-info --iprepo /home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0 --messageDb /home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb /home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "-g",
   "--profile_kernel",
   "data:all:all:all",
   "--remote_ip_cache",
   "/home/centos/FPGA_accelerated_CNN/.ipcache",
   "--output_dir",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int",
   "--log_dir",
   "/home/centos/FPGA_accelerated_CNN/logs/link",
   "--report_dir",
   "/home/centos/FPGA_accelerated_CNN/reports/link",
   "--config",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini",
   "-k",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/home/centos/FPGA_accelerated_CNN/_x/link",
   "--no-info",
   "--iprepo",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0",
   "--messageDb",
   "/home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl"
  ],
  "iniFiles": [
   {
    "path": "/home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini",
    "content": "[advanced]\nparam=compiler.lockFlowCritSlackThreshold=0\nmisc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\nmisc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\nparam=compiler.enablePerformanceTrace=1\nparam=hw_emu.enableDebugWaveform=1\nparam=compiler.vppCurrentWorkingDir=/home/centos/FPGA_accelerated_CNN\nmisc=BinaryName=vdot.hw\n\n[connectivity]\nnk=vdot:2:vdot_1.vdot_2\n\n[vivado]\nparam=hd.routingContainmentAreaExpansion=true\nparam=hd.supportClockNetCrossDiffReconfigurablePartitions=1\nparam=bitstream.enablePR=4123\nparam=physynth.ultraRAMOptOutput=false\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}\nparam=synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}\nprop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\n\n"
   }
  ],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:51 2021",
 "timestampMillis": "1620810171384",
 "status": {
  "cmdId": "feeac42f-97cd-4104-aadf-bae92acef7b8",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Wed May 12 09:02:53 2021",
 "timestampMillis": "1620810173173",
 "buildStep": {
  "cmdId": "d1c83ffb-235e-4004-8fea-d8354b113a56",
  "name": "vpl",
  "logFile": "/home/centos/FPGA_accelerated_CNN/_x/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vpl -t hw -f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm -g --profile_kernel data:all:all:all --remote_ip_cache /home/centos/FPGA_accelerated_CNN/.ipcache --output_dir /home/centos/FPGA_accelerated_CNN/_x/link/int --log_dir /home/centos/FPGA_accelerated_CNN/logs/link --report_dir /home/centos/FPGA_accelerated_CNN/reports/link --config /home/centos/FPGA_accelerated_CNN/_x/link/int/vplConfig.ini -k /home/centos/FPGA_accelerated_CNN/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/FPGA_accelerated_CNN/_x/link --no-info --iprepo /home/centos/FPGA_accelerated_CNN/_x/link/int/xo/ip_repo/xilinx_com_hls_vdot_1_0 --messageDb /home/centos/FPGA_accelerated_CNN/_x/link/run_link/vpl.pb /home/centos/FPGA_accelerated_CNN/_x/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:53 2021",
 "timestampMillis": "1620810173173",
 "status": {
  "cmdId": "d1c83ffb-235e-4004-8fea-d8354b113a56",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_VivadoProject",
 "dateTimestamp": "Wed May 12 09:02:58 2021",
 "timestampMillis": "1620810178208",
 "vivadoProject": {
  "openDir": "/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl",
  "openScript": "openprj.tcl",
  "relativeProject": "prj/prj.xpr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 09:02:58 2021",
 "timestampMillis": "1620810178210",
 "buildStep": {
  "cmdId": "db22c9be-b414-4f32-9c4f-2da12e54b298",
  "name": "vivado",
  "logFile": "/home/centos/FPGA_accelerated_CNN/_x/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN/_x/link/run_link"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 09:02:58 2021",
 "timestampMillis": "1620810178210",
 "status": {
  "cmdId": "db22c9be-b414-4f32-9c4f-2da12e54b298",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188200",
 "status": {
  "cmdId": "db22c9be-b414-4f32-9c4f-2da12e54b298",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188230",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188230",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188230",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188231",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188231",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188270",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/imp/xilinx_aws-vu9p-f1_shell-v04261818_201920_2_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188424",
 "status": {
  "cmdId": "d1c83ffb-235e-4004-8fea-d8354b113a56",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188435",
 "status": {
  "cmdId": "feeac42f-97cd-4104-aadf-bae92acef7b8",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188436",
 "buildStep": {
  "cmdId": "216f6bd5-114b-4416-b6fc-0b0e433c4c34",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188436",
 "status": {
  "cmdId": "216f6bd5-114b-4416-b6fc-0b0e433c4c34",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188438",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188439",
 "buildStep": {
  "cmdId": "f0622855-a537-41ba-a3fc-a2d39b2012eb",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /home/centos/FPGA_accelerated_CNN/_x/link/int/address_map.xml -sdsl /home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat -xclbin /home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml -rtd /home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd -o /home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml",
  "args": [
   "-a",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/address_map.xml",
   "-sdsl",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/sdsl.dat",
   "-xclbin",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/xclbin_orig.xml",
   "-rtd",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd",
   "-o",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:28 2021",
 "timestampMillis": "1620824188439",
 "status": {
  "cmdId": "f0622855-a537-41ba-a3fc-a2d39b2012eb",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189192",
 "status": {
  "cmdId": "f0622855-a537-41ba-a3fc-a2d39b2012eb",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189194",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189194",
 "buildStep": {
  "cmdId": "544e98ed-82d8-4f93-b0d3-cbc360a83dce",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "writeSystemDiagram",
  "args": [
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd",
   "/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189195",
 "status": {
  "cmdId": "544e98ed-82d8-4f93-b0d3-cbc360a83dce",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189195",
 "status": {
  "cmdId": "544e98ed-82d8-4f93-b0d3-cbc360a83dce",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189195",
 "status": {
  "cmdId": "216f6bd5-114b-4416-b6fc-0b0e433c4c34",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189196",
 "buildStep": {
  "cmdId": "c3ed2ea1-528c-4181-be41-1ebb076fbdac",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/routed.dcp --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd --append-section :JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml --add-section SYSTEM_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2 --output /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin",
  "args": [
   "--add-section",
   "DEBUG_IP_LAYOUT:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/debug_ip_layout.rtd",
   "--add-section",
   "BITSTREAM:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/routed.dcp",
   "--force",
   "--target",
   "hw",
   "--key-value",
   "SYS:dfx_enable:true",
   "--add-section",
   ":JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.rtd",
   "--append-section",
   ":JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/vdot.hw.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/home/centos/FPGA_accelerated_CNN/_x/link/int/systemDiagramModelSlrBaseAddress.json",
   "--key-value",
   "SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
   "--output",
   "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:29 2021",
 "timestampMillis": "1620824189196",
 "status": {
  "cmdId": "c3ed2ea1-528c-4181-be41-1ebb076fbdac",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:30 2021",
 "timestampMillis": "1620824190085",
 "status": {
  "cmdId": "c3ed2ea1-528c-4181-be41-1ebb076fbdac",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:30 2021",
 "timestampMillis": "1620824190085",
 "buildStep": {
  "cmdId": "c10628a0-fbeb-44e4-bc44-dabead43bb2e",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --force --info /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin.info --input /home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin",
  "args": [
   "--quiet",
   "--force",
   "--info",
   "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin.info",
   "--input",
   "/home/centos/FPGA_accelerated_CNN/build/vdot.hw.xclbin"
  ],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:30 2021",
 "timestampMillis": "1620824190086",
 "status": {
  "cmdId": "c10628a0-fbeb-44e4-bc44-dabead43bb2e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:32 2021",
 "timestampMillis": "1620824192656",
 "status": {
  "cmdId": "c10628a0-fbeb-44e4-bc44-dabead43bb2e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Wed May 12 12:56:32 2021",
 "timestampMillis": "1620824192657",
 "buildStep": {
  "cmdId": "24885102-6207-4aac-8e9a-e8b035790895",
  "name": "generate_sc_driver",
  "logFile": "",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/centos/FPGA_accelerated_CNN"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:32 2021",
 "timestampMillis": "1620824192657",
 "status": {
  "cmdId": "24885102-6207-4aac-8e9a-e8b035790895",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:32 2021",
 "timestampMillis": "1620824192657",
 "status": {
  "cmdId": "24885102-6207-4aac-8e9a-e8b035790895",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:32 2021",
 "timestampMillis": "1620824192661",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/system_estimate_vdot.hw.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:33 2021",
 "timestampMillis": "1620824193180",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/reports/link/v++_link_vdot.hw_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:33 2021",
 "timestampMillis": "1620824193181",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/_x/v++_link_vdot.hw_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Wed May 12 12:56:33 2021",
 "timestampMillis": "1620824193184",
 "report": {
  "path": "/home/centos/FPGA_accelerated_CNN/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Wed May 12 12:56:33 2021",
 "timestampMillis": "1620824193184",
 "status": {
  "cmdId": "a69498d1-3e87-4283-a009-ec917335e022",
  "state": "CS_PASSED"
 }
}
</ENTRY>
