
node_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ab4  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081ab4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20000434  00081ee8  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004c0  00081f74  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  00082374  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000067e3  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000011c8  00000000  00000000  00026c99  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000200  00000000  00000000  00027e61  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000180  00000000  00000000  00028061  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001355c  00000000  00000000  000281e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00004f61  00000000  00000000  0003b73d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000563f2  00000000  00000000  0004069e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000750  00000000  00000000  00096a90  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000f12  00000000  00000000  000971e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 05 04 08 00 01 04 08 00 01 04 08 00     ... ............
   80010:	01 04 08 00 01 04 08 00 01 04 08 00 00 00 00 00     ................
	...
   8002c:	01 04 08 00 01 04 08 00 00 00 00 00 01 04 08 00     ................
   8003c:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   8004c:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   8005c:	01 04 08 00 15 0b 08 00 01 04 08 00 00 00 00 00     ................
   8006c:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
	...
   80084:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   80094:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   800a4:	00 00 00 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   800b4:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   800c4:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   800d4:	01 04 08 00 01 04 08 00 01 04 08 00 01 04 08 00     ................
   800e4:	01 04 08 00 01 04 08 00 3d 03 08 00 01 04 08 00     ........=.......

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081ab4 	.word	0x00081ab4

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081ab4 	.word	0x00081ab4
   80154:	20000438 	.word	0x20000438
   80158:	00081ab4 	.word	0x00081ab4
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
#include "adc.h"

void adc_init(){
	
	// Enable peripheral clock
	PMC->PMC_PCR |= (ID_ADC << PMC_PCR_PID_Pos) | PMC_PCR_DIV_PERIPH_DIV_MCK | PMC_PCR_EN;
   80160:	4a13      	ldr	r2, [pc, #76]	; (801b0 <adc_init+0x50>)
   80162:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   80166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   8016a:	f043 0325 	orr.w	r3, r3, #37	; 0x25
   8016e:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= (1 << (ID_ADC-32));
   80172:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80176:	f043 0320 	orr.w	r3, r3, #32
   8017a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	
	// Enable Channel Register
	ADC->ADC_WPMR &= ~(1);
   8017e:	4b0d      	ldr	r3, [pc, #52]	; (801b4 <adc_init+0x54>)
   80180:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
   80184:	f022 0201 	bic.w	r2, r2, #1
   80188:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ADC->ADC_CHER |= (ADC_CHDR_CH10);
   8018c:	691a      	ldr	r2, [r3, #16]
   8018e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80192:	611a      	str	r2, [r3, #16]
	
	// Single-Ended, Freerun Mode
	ADC->ADC_MR |= (1 << 7);
   80194:	685a      	ldr	r2, [r3, #4]
   80196:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8019a:	605a      	str	r2, [r3, #4]
	ADC->ADC_COR &= ~(1 << 26);
   8019c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   8019e:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   801a2:	64da      	str	r2, [r3, #76]	; 0x4c
	
	// Begin Analog-to-Digital Conversion
	ADC->ADC_CR |= 1 << 1;
   801a4:	681a      	ldr	r2, [r3, #0]
   801a6:	f042 0202 	orr.w	r2, r2, #2
   801aa:	601a      	str	r2, [r3, #0]
   801ac:	4770      	bx	lr
   801ae:	bf00      	nop
   801b0:	400e0600 	.word	0x400e0600
   801b4:	400c0000 	.word	0x400c0000

000801b8 <adc_receive>:
	
}

int adc_receive(){
	//printf("%d \n", ADC->ADC_CDR[10]);
	return ADC->ADC_CDR[10];
   801b8:	4b01      	ldr	r3, [pc, #4]	; (801c0 <adc_receive+0x8>)
   801ba:	6f98      	ldr	r0, [r3, #120]	; 0x78
}
   801bc:	4770      	bx	lr
   801be:	bf00      	nop
   801c0:	400c0000 	.word	0x400c0000

000801c4 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   801c4:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   801c6:	1857      	adds	r7, r2, r1
   801c8:	2f08      	cmp	r7, #8
   801ca:	bfd4      	ite	le
   801cc:	2300      	movle	r3, #0
   801ce:	2301      	movgt	r3, #1
   801d0:	2908      	cmp	r1, #8
   801d2:	bf98      	it	ls
   801d4:	2a08      	cmpls	r2, #8
   801d6:	d85c      	bhi.n	80292 <can_init+0xce>
   801d8:	460d      	mov	r5, r1
   801da:	2b00      	cmp	r3, #0
   801dc:	d159      	bne.n	80292 <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801de:	4a2e      	ldr	r2, [pc, #184]	; (80298 <can_init+0xd4>)
   801e0:	6813      	ldr	r3, [r2, #0]
   801e2:	f023 0301 	bic.w	r3, r3, #1
   801e6:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801e8:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801ea:	4b2c      	ldr	r3, [pc, #176]	; (8029c <can_init+0xd8>)
   801ec:	f44f 7440 	mov.w	r4, #768	; 0x300
   801f0:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801f2:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801f4:	f024 0403 	bic.w	r4, r4, #3
   801f8:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801fa:	2403      	movs	r4, #3
   801fc:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801fe:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80200:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80204:	4c26      	ldr	r4, [pc, #152]	; (802a0 <can_init+0xdc>)
   80206:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   8020a:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   8020e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   80212:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80216:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   80218:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8021a:	e019      	b.n	80250 <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   8021c:	481e      	ldr	r0, [pc, #120]	; (80298 <can_init+0xd4>)
   8021e:	f101 0310 	add.w	r3, r1, #16
   80222:	015b      	lsls	r3, r3, #5
   80224:	18c2      	adds	r2, r0, r3
   80226:	2600      	movs	r6, #0
   80228:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8022a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   8022e:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   80232:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80236:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   8023a:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   8023c:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   80240:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80244:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80248:	2301      	movs	r3, #1
   8024a:	408b      	lsls	r3, r1
   8024c:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8024e:	3101      	adds	r1, #1
   80250:	42b9      	cmp	r1, r7
   80252:	dde3      	ble.n	8021c <can_init+0x58>
   80254:	2300      	movs	r3, #0
   80256:	e00d      	b.n	80274 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80258:	490f      	ldr	r1, [pc, #60]	; (80298 <can_init+0xd4>)
   8025a:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8025e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   80262:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80266:	f103 0210 	add.w	r2, r3, #16
   8026a:	0152      	lsls	r2, r2, #5
   8026c:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80270:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80272:	3301      	adds	r3, #1
   80274:	42ab      	cmp	r3, r5
   80276:	dbef      	blt.n	80258 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80278:	4b07      	ldr	r3, [pc, #28]	; (80298 <can_init+0xd4>)
   8027a:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8027c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80280:	4a08      	ldr	r2, [pc, #32]	; (802a4 <can_init+0xe0>)
   80282:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80284:	681a      	ldr	r2, [r3, #0]
   80286:	f042 0201 	orr.w	r2, r2, #1
   8028a:	601a      	str	r2, [r3, #0]

	return 0;
   8028c:	2000      	movs	r0, #0
}
   8028e:	bcf0      	pop	{r4, r5, r6, r7}
   80290:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   80292:	2001      	movs	r0, #1
   80294:	e7fb      	b.n	8028e <can_init+0xca>
   80296:	bf00      	nop
   80298:	400b4000 	.word	0x400b4000
   8029c:	400e0e00 	.word	0x400e0e00
   802a0:	1000102b 	.word	0x1000102b
   802a4:	e000e100 	.word	0xe000e100

000802a8 <can_init_def_tx_rx_mb>:
{
   802a8:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   802aa:	2202      	movs	r2, #2
   802ac:	2101      	movs	r1, #1
   802ae:	4b01      	ldr	r3, [pc, #4]	; (802b4 <can_init_def_tx_rx_mb+0xc>)
   802b0:	4798      	blx	r3
}
   802b2:	bd08      	pop	{r3, pc}
   802b4:	000801c5 	.word	0x000801c5

000802b8 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   802b8:	014b      	lsls	r3, r1, #5
   802ba:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802be:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802c6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   802ca:	d033      	beq.n	80334 <can_receive+0x7c>
{
   802cc:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   802ce:	014b      	lsls	r3, r1, #5
   802d0:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802d4:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802d8:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   802dc:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   802e0:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   802e4:	f3c5 458a 	ubfx	r5, r5, #18, #11
   802e8:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   802ea:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   802ee:	f3c5 4503 	ubfx	r5, r5, #16, #4
   802f2:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   802f4:	2300      	movs	r3, #0
   802f6:	e003      	b.n	80300 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802f8:	18c6      	adds	r6, r0, r3
   802fa:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   802fc:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802fe:	3301      	adds	r3, #1
   80300:	42ab      	cmp	r3, r5
   80302:	da05      	bge.n	80310 <can_receive+0x58>
			if(i < 4)
   80304:	2b03      	cmp	r3, #3
   80306:	dcf7      	bgt.n	802f8 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80308:	18c6      	adds	r6, r0, r3
   8030a:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   8030c:	0a24      	lsrs	r4, r4, #8
   8030e:	e7f6      	b.n	802fe <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   80310:	4b09      	ldr	r3, [pc, #36]	; (80338 <can_receive+0x80>)
   80312:	f101 0210 	add.w	r2, r1, #16
   80316:	0152      	lsls	r2, r2, #5
   80318:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   8031c:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   8031e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   80322:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   80326:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8032a:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   8032e:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   80330:	bc70      	pop	{r4, r5, r6}
   80332:	4770      	bx	lr
		return 1;
   80334:	2001      	movs	r0, #1
   80336:	4770      	bx	lr
   80338:	400b4000 	.word	0x400b4000

0008033c <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   8033c:	b510      	push	{r4, lr}
   8033e:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   80340:	4b1a      	ldr	r3, [pc, #104]	; (803ac <CAN0_Handler+0x70>)
   80342:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80344:	f014 0f06 	tst.w	r4, #6
   80348:	d023      	beq.n	80392 <CAN0_Handler+0x56>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   8034a:	f014 0f02 	tst.w	r4, #2
   8034e:	d112      	bne.n	80376 <CAN0_Handler+0x3a>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80350:	f014 0f04 	tst.w	r4, #4
   80354:	d014      	beq.n	80380 <CAN0_Handler+0x44>
		
		{
			can_receive(&message, 2);
   80356:	2102      	movs	r1, #2
   80358:	a801      	add	r0, sp, #4
   8035a:	4b15      	ldr	r3, [pc, #84]	; (803b0 <CAN0_Handler+0x74>)
   8035c:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		
		joystick_x = message.data[0];
   8035e:	f89d 2007 	ldrb.w	r2, [sp, #7]
   80362:	4b14      	ldr	r3, [pc, #80]	; (803b4 <CAN0_Handler+0x78>)
   80364:	701a      	strb	r2, [r3, #0]
		joystick_y = message.data[1];
   80366:	f89d 2008 	ldrb.w	r2, [sp, #8]
   8036a:	4b13      	ldr	r3, [pc, #76]	; (803b8 <CAN0_Handler+0x7c>)
   8036c:	701a      	strb	r2, [r3, #0]
		set_servo_duty();
   8036e:	4b13      	ldr	r3, [pc, #76]	; (803bc <CAN0_Handler+0x80>)
   80370:	4798      	blx	r3

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80372:	2300      	movs	r3, #0
   80374:	e009      	b.n	8038a <CAN0_Handler+0x4e>
			can_receive(&message, 1);
   80376:	2101      	movs	r1, #1
   80378:	a801      	add	r0, sp, #4
   8037a:	4b0d      	ldr	r3, [pc, #52]	; (803b0 <CAN0_Handler+0x74>)
   8037c:	4798      	blx	r3
   8037e:	e7ee      	b.n	8035e <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80380:	480f      	ldr	r0, [pc, #60]	; (803c0 <CAN0_Handler+0x84>)
   80382:	4b10      	ldr	r3, [pc, #64]	; (803c4 <CAN0_Handler+0x88>)
   80384:	4798      	blx	r3
   80386:	e7ea      	b.n	8035e <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   80388:	3301      	adds	r3, #1
   8038a:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8038e:	4293      	cmp	r3, r2
   80390:	dbfa      	blt.n	80388 <CAN0_Handler+0x4c>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80392:	f014 0f01 	tst.w	r4, #1
   80396:	d002      	beq.n	8039e <CAN0_Handler+0x62>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80398:	2201      	movs	r2, #1
   8039a:	4b04      	ldr	r3, [pc, #16]	; (803ac <CAN0_Handler+0x70>)
   8039c:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8039e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803a2:	4b09      	ldr	r3, [pc, #36]	; (803c8 <CAN0_Handler+0x8c>)
   803a4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   803a8:	b004      	add	sp, #16
   803aa:	bd10      	pop	{r4, pc}
   803ac:	400b4000 	.word	0x400b4000
   803b0:	000802b9 	.word	0x000802b9
   803b4:	20000451 	.word	0x20000451
   803b8:	20000450 	.word	0x20000450
   803bc:	00080981 	.word	0x00080981
   803c0:	00081a1c 	.word	0x00081a1c
   803c4:	00080901 	.word	0x00080901
   803c8:	e000e100 	.word	0xe000e100

000803cc <delay_us>:
}


// Max ca. 200 000us!!
void delay_us(uint32_t us){
	uint32_t ticks = (F_CPU / 1000000) * us;
   803cc:	2354      	movs	r3, #84	; 0x54
   803ce:	fb03 f000 	mul.w	r0, r3, r0
	if(ticks > 0xFFFFFF)
   803d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   803d6:	d301      	bcc.n	803dc <delay_us+0x10>
		ticks = 0xFFFFFF;
   803d8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
	SysTick->LOAD = ticks - 1;
   803dc:	3801      	subs	r0, #1
   803de:	4b07      	ldr	r3, [pc, #28]	; (803fc <delay_us+0x30>)
   803e0:	6058      	str	r0, [r3, #4]
	SysTick->VAL = 0;
   803e2:	2200      	movs	r2, #0
   803e4:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
   803e6:	2205      	movs	r2, #5
   803e8:	601a      	str	r2, [r3, #0]
	
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
   803ea:	4b04      	ldr	r3, [pc, #16]	; (803fc <delay_us+0x30>)
   803ec:	681b      	ldr	r3, [r3, #0]
   803ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   803f2:	d0fa      	beq.n	803ea <delay_us+0x1e>
		// Wait for the SysTick timer to count down
	}
	
	SysTick->CTRL = 0; // Disable the SysTick timer
   803f4:	2200      	movs	r2, #0
   803f6:	4b01      	ldr	r3, [pc, #4]	; (803fc <delay_us+0x30>)
   803f8:	601a      	str	r2, [r3, #0]
   803fa:	4770      	bx	lr
   803fc:	e000e010 	.word	0xe000e010

00080400 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80400:	e7fe      	b.n	80400 <Dummy_Handler>
	...

00080404 <Reset_Handler>:
{
   80404:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80406:	4b11      	ldr	r3, [pc, #68]	; (8044c <Reset_Handler+0x48>)
   80408:	4a11      	ldr	r2, [pc, #68]	; (80450 <Reset_Handler+0x4c>)
   8040a:	429a      	cmp	r2, r3
   8040c:	d009      	beq.n	80422 <Reset_Handler+0x1e>
   8040e:	4b0f      	ldr	r3, [pc, #60]	; (8044c <Reset_Handler+0x48>)
   80410:	4a0f      	ldr	r2, [pc, #60]	; (80450 <Reset_Handler+0x4c>)
   80412:	e003      	b.n	8041c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80414:	6811      	ldr	r1, [r2, #0]
   80416:	6019      	str	r1, [r3, #0]
   80418:	3304      	adds	r3, #4
   8041a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8041c:	490d      	ldr	r1, [pc, #52]	; (80454 <Reset_Handler+0x50>)
   8041e:	428b      	cmp	r3, r1
   80420:	d3f8      	bcc.n	80414 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80422:	4b0d      	ldr	r3, [pc, #52]	; (80458 <Reset_Handler+0x54>)
   80424:	e002      	b.n	8042c <Reset_Handler+0x28>
                *pDest++ = 0;
   80426:	2200      	movs	r2, #0
   80428:	601a      	str	r2, [r3, #0]
   8042a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8042c:	4a0b      	ldr	r2, [pc, #44]	; (8045c <Reset_Handler+0x58>)
   8042e:	4293      	cmp	r3, r2
   80430:	d3f9      	bcc.n	80426 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80432:	4b0b      	ldr	r3, [pc, #44]	; (80460 <Reset_Handler+0x5c>)
   80434:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80438:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8043c:	4a09      	ldr	r2, [pc, #36]	; (80464 <Reset_Handler+0x60>)
   8043e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80440:	4b09      	ldr	r3, [pc, #36]	; (80468 <Reset_Handler+0x64>)
   80442:	4798      	blx	r3
        main();
   80444:	4b09      	ldr	r3, [pc, #36]	; (8046c <Reset_Handler+0x68>)
   80446:	4798      	blx	r3
   80448:	e7fe      	b.n	80448 <Reset_Handler+0x44>
   8044a:	bf00      	nop
   8044c:	20000000 	.word	0x20000000
   80450:	00081ab4 	.word	0x00081ab4
   80454:	20000434 	.word	0x20000434
   80458:	20000434 	.word	0x20000434
   8045c:	200004c0 	.word	0x200004c0
   80460:	00080000 	.word	0x00080000
   80464:	e000ed00 	.word	0xe000ed00
   80468:	000818ad 	.word	0x000818ad
   8046c:	00080515 	.word	0x00080515

00080470 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80470:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80474:	4a20      	ldr	r2, [pc, #128]	; (804f8 <SystemInit+0x88>)
   80476:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80478:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8047c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8047e:	4b1f      	ldr	r3, [pc, #124]	; (804fc <SystemInit+0x8c>)
   80480:	6a1b      	ldr	r3, [r3, #32]
   80482:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80486:	d107      	bne.n	80498 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80488:	4a1d      	ldr	r2, [pc, #116]	; (80500 <SystemInit+0x90>)
   8048a:	4b1c      	ldr	r3, [pc, #112]	; (804fc <SystemInit+0x8c>)
   8048c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8048e:	4b1b      	ldr	r3, [pc, #108]	; (804fc <SystemInit+0x8c>)
   80490:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80492:	f013 0f01 	tst.w	r3, #1
   80496:	d0fa      	beq.n	8048e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80498:	4a1a      	ldr	r2, [pc, #104]	; (80504 <SystemInit+0x94>)
   8049a:	4b18      	ldr	r3, [pc, #96]	; (804fc <SystemInit+0x8c>)
   8049c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8049e:	4b17      	ldr	r3, [pc, #92]	; (804fc <SystemInit+0x8c>)
   804a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804a2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   804a6:	d0fa      	beq.n	8049e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804a8:	4a14      	ldr	r2, [pc, #80]	; (804fc <SystemInit+0x8c>)
   804aa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   804ac:	f023 0303 	bic.w	r3, r3, #3
   804b0:	f043 0301 	orr.w	r3, r3, #1
   804b4:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   804b6:	4b11      	ldr	r3, [pc, #68]	; (804fc <SystemInit+0x8c>)
   804b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ba:	f013 0f08 	tst.w	r3, #8
   804be:	d0fa      	beq.n	804b6 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   804c0:	4a11      	ldr	r2, [pc, #68]	; (80508 <SystemInit+0x98>)
   804c2:	4b0e      	ldr	r3, [pc, #56]	; (804fc <SystemInit+0x8c>)
   804c4:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   804c6:	4b0d      	ldr	r3, [pc, #52]	; (804fc <SystemInit+0x8c>)
   804c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ca:	f013 0f02 	tst.w	r3, #2
   804ce:	d0fa      	beq.n	804c6 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804d0:	2211      	movs	r2, #17
   804d2:	4b0a      	ldr	r3, [pc, #40]	; (804fc <SystemInit+0x8c>)
   804d4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804d6:	4b09      	ldr	r3, [pc, #36]	; (804fc <SystemInit+0x8c>)
   804d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804da:	f013 0f08 	tst.w	r3, #8
   804de:	d0fa      	beq.n	804d6 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804e0:	2212      	movs	r2, #18
   804e2:	4b06      	ldr	r3, [pc, #24]	; (804fc <SystemInit+0x8c>)
   804e4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804e6:	4b05      	ldr	r3, [pc, #20]	; (804fc <SystemInit+0x8c>)
   804e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ea:	f013 0f08 	tst.w	r3, #8
   804ee:	d0fa      	beq.n	804e6 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804f0:	4a06      	ldr	r2, [pc, #24]	; (8050c <SystemInit+0x9c>)
   804f2:	4b07      	ldr	r3, [pc, #28]	; (80510 <SystemInit+0xa0>)
   804f4:	601a      	str	r2, [r3, #0]
   804f6:	4770      	bx	lr
   804f8:	400e0a00 	.word	0x400e0a00
   804fc:	400e0600 	.word	0x400e0600
   80500:	00370809 	.word	0x00370809
   80504:	01370809 	.word	0x01370809
   80508:	200d3f01 	.word	0x200d3f01
   8050c:	0501bd00 	.word	0x0501bd00
   80510:	20000000 	.word	0x20000000

00080514 <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"

int main(void)
{
   80514:	b538      	push	{r3, r4, r5, lr}
    /* Initialize the SAM system */
    SystemInit();
   80516:	4b1f      	ldr	r3, [pc, #124]	; (80594 <main+0x80>)
   80518:	4798      	blx	r3
	
	can_init_def_tx_rx_mb(0x00290165);
   8051a:	481f      	ldr	r0, [pc, #124]	; (80598 <main+0x84>)
   8051c:	4b1f      	ldr	r3, [pc, #124]	; (8059c <main+0x88>)
   8051e:	4798      	blx	r3
	configure_uart();
   80520:	4b1f      	ldr	r3, [pc, #124]	; (805a0 <main+0x8c>)
   80522:	4798      	blx	r3
	pwm_init();
   80524:	4b1f      	ldr	r3, [pc, #124]	; (805a4 <main+0x90>)
   80526:	4798      	blx	r3
	adc_init();
   80528:	4b1f      	ldr	r3, [pc, #124]	; (805a8 <main+0x94>)
   8052a:	4798      	blx	r3
	motor_init();
   8052c:	4b1f      	ldr	r3, [pc, #124]	; (805ac <main+0x98>)
   8052e:	4798      	blx	r3
	
	
	// Enable the peripheral clock for the PIO (Peripheral Input/Output) controller
	PMC->PMC_PCER0 |= (1 << ID_PIOA);
   80530:	4a1f      	ldr	r2, [pc, #124]	; (805b0 <main+0x9c>)
   80532:	6913      	ldr	r3, [r2, #16]
   80534:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   80538:	6113      	str	r3, [r2, #16]
	
	
	PIOA->PIO_PER |= PIO_PA20; // Enable PIO control
   8053a:	4b1e      	ldr	r3, [pc, #120]	; (805b4 <main+0xa0>)
   8053c:	681a      	ldr	r2, [r3, #0]
   8053e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80542:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER |= PIO_PA20; // Set pin as output
   80544:	691a      	ldr	r2, [r3, #16]
   80546:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8054a:	611a      	str	r2, [r3, #16]
	PIOA->PIO_SODR |= PIO_PA20; // Set output high
   8054c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8054e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80552:	631a      	str	r2, [r3, #48]	; 0x30
	PIOA->PIO_CODR |= PIO_PA20;
   80554:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   80556:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8055a:	635a      	str	r2, [r3, #52]	; 0x34
	
	printf("Hello world");
   8055c:	4816      	ldr	r0, [pc, #88]	; (805b8 <main+0xa4>)
   8055e:	4b17      	ldr	r3, [pc, #92]	; (805bc <main+0xa8>)
   80560:	4798      	blx	r3
	
	
	int counter = 0;
	int goal_count = 0;
   80562:	2500      	movs	r5, #0
	int counter = 0;
   80564:	462c      	mov	r4, r5
    /* Replace with your application code */
	while (1)
	{
		read_encoder();
   80566:	4b16      	ldr	r3, [pc, #88]	; (805c0 <main+0xac>)
   80568:	4798      	blx	r3
		//printf("%d", read_encoder());
		
		WDT->WDT_CR = WDT_CR_KEY_PASSWD | WDT_CR_WDRSTT;
   8056a:	4a16      	ldr	r2, [pc, #88]	; (805c4 <main+0xb0>)
   8056c:	4b16      	ldr	r3, [pc, #88]	; (805c8 <main+0xb4>)
   8056e:	601a      	str	r2, [r3, #0]
	    //PIOA->PIO_CODR |= PIO_PA20;
	    //delay_ms(100000);
		
		
		
		counter++;
   80570:	3401      	adds	r4, #1
		int adc_data = adc_receive();
   80572:	4b16      	ldr	r3, [pc, #88]	; (805cc <main+0xb8>)
   80574:	4798      	blx	r3
		if(adc_data < 1000 && counter > 2000000)
   80576:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
   8057a:	daf4      	bge.n	80566 <main+0x52>
   8057c:	4b14      	ldr	r3, [pc, #80]	; (805d0 <main+0xbc>)
   8057e:	429c      	cmp	r4, r3
   80580:	ddf1      	ble.n	80566 <main+0x52>
		{
			goal_count++;
   80582:	3501      	adds	r5, #1
			counter = 0;
			printf("GOL");
   80584:	4813      	ldr	r0, [pc, #76]	; (805d4 <main+0xc0>)
   80586:	4c0d      	ldr	r4, [pc, #52]	; (805bc <main+0xa8>)
   80588:	47a0      	blx	r4
			printf("%d", goal_count);
   8058a:	4629      	mov	r1, r5
   8058c:	4812      	ldr	r0, [pc, #72]	; (805d8 <main+0xc4>)
   8058e:	47a0      	blx	r4
			counter = 0;
   80590:	2400      	movs	r4, #0
   80592:	e7e8      	b.n	80566 <main+0x52>
   80594:	00080471 	.word	0x00080471
   80598:	00290165 	.word	0x00290165
   8059c:	000802a9 	.word	0x000802a9
   805a0:	00080a89 	.word	0x00080a89
   805a4:	000809d9 	.word	0x000809d9
   805a8:	00080161 	.word	0x00080161
   805ac:	000805dd 	.word	0x000805dd
   805b0:	400e0600 	.word	0x400e0600
   805b4:	400e0e00 	.word	0x400e0e00
   805b8:	00081a48 	.word	0x00081a48
   805bc:	00080901 	.word	0x00080901
   805c0:	00080611 	.word	0x00080611
   805c4:	a5000001 	.word	0xa5000001
   805c8:	400e1a50 	.word	0x400e1a50
   805cc:	000801b9 	.word	0x000801b9
   805d0:	001e8480 	.word	0x001e8480
   805d4:	00081a54 	.word	0x00081a54
   805d8:	00081a58 	.word	0x00081a58

000805dc <motor_init>:


void motor_init()
{
	// Enable the peripheral clock for the PIO (Peripheral Input/Output) controller
	PMC->PMC_PCER0 |= (1 << ID_PIOC);
   805dc:	4b0b      	ldr	r3, [pc, #44]	; (8060c <motor_init+0x30>)
   805de:	691a      	ldr	r2, [r3, #16]
   805e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   805e4:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0 |= (1 << ID_PIOD);
   805e6:	691a      	ldr	r2, [r3, #16]
   805e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   805ec:	611a      	str	r2, [r3, #16]
	
	// Set pins C1-C9 as input only
	// Should maybe set to be IO driven, not peripheral driven (page 623)
	PIOC->PIO_PER |= PIO_PC8 | PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7;
   805ee:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
   805f2:	681a      	ldr	r2, [r3, #0]
   805f4:	f442 72ff 	orr.w	r2, r2, #510	; 0x1fe
   805f8:	601a      	str	r2, [r3, #0]
	PIOC->PIO_ODR = PIO_PC8 | PIO_PC1 | PIO_PC2 | PIO_PC3 | PIO_PC4 | PIO_PC5 | PIO_PC6 | PIO_PC7;
   805fa:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
   805fe:	615a      	str	r2, [r3, #20]
	
	
	// Enable motor
	PIOD->PIO_SODR = PIO_PD9;
   80600:	f44f 7200 	mov.w	r2, #512	; 0x200
   80604:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80608:	631a      	str	r2, [r3, #48]	; 0x30
   8060a:	4770      	bx	lr
   8060c:	400e0600 	.word	0x400e0600

00080610 <read_encoder>:
	// Speed is set using DAC1 pin on shield. 
	 
}

int read_encoder()
{
   80610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// Set !OE low
	PIOD->PIO_CODR |= PIO_PD0;
   80612:	4c12      	ldr	r4, [pc, #72]	; (8065c <read_encoder+0x4c>)
   80614:	6b63      	ldr	r3, [r4, #52]	; 0x34
   80616:	f043 0301 	orr.w	r3, r3, #1
   8061a:	6363      	str	r3, [r4, #52]	; 0x34
	// Set SEL low
	PIOD->PIO_CODR |= PIO_PD2;
   8061c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8061e:	f043 0304 	orr.w	r3, r3, #4
   80622:	6363      	str	r3, [r4, #52]	; 0x34
	// Wait 20us
	delay_us(20);
   80624:	2014      	movs	r0, #20
   80626:	4f0e      	ldr	r7, [pc, #56]	; (80660 <read_encoder+0x50>)
   80628:	47b8      	blx	r7
	// Read MJ2 (high byte)
	int mj2_high = (PIOC->PIO_PDSR) & 0x1FE;
   8062a:	4e0e      	ldr	r6, [pc, #56]	; (80664 <read_encoder+0x54>)
   8062c:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
   8062e:	f405 75ff 	and.w	r5, r5, #510	; 0x1fe
	// Set SEL high
	PIOD->PIO_SODR |= PIO_PD2;
   80632:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80634:	f043 0304 	orr.w	r3, r3, #4
   80638:	6323      	str	r3, [r4, #48]	; 0x30
	// Wait 20us
	delay_us(20);
   8063a:	2014      	movs	r0, #20
   8063c:	47b8      	blx	r7
	// Read MJ2 (low byte)
	int mj2_low = (PIOC->PIO_PDSR) & 0x1FE;
   8063e:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
   80640:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
	// Set !OE high
	PIOD->PIO_SODR |= PIO_PD0;
   80644:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80646:	f042 0201 	orr.w	r2, r2, #1
   8064a:	6322      	str	r2, [r4, #48]	; 0x30
	
	printf(" %d ", mj2_low | (mj2_high << 8));
   8064c:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
   80650:	4629      	mov	r1, r5
   80652:	4805      	ldr	r0, [pc, #20]	; (80668 <read_encoder+0x58>)
   80654:	4b05      	ldr	r3, [pc, #20]	; (8066c <read_encoder+0x5c>)
   80656:	4798      	blx	r3
	return mj2_low | (mj2_high << 8);
	
}
   80658:	4628      	mov	r0, r5
   8065a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8065c:	400e1400 	.word	0x400e1400
   80660:	000803cd 	.word	0x000803cd
   80664:	400e1200 	.word	0x400e1200
   80668:	00081a5c 	.word	0x00081a5c
   8066c:	00080901 	.word	0x00080901

00080670 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80670:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80672:	b2c8      	uxtb	r0, r1
   80674:	4b01      	ldr	r3, [pc, #4]	; (8067c <printchar+0xc>)
   80676:	4798      	blx	r3
   80678:	bd08      	pop	{r3, pc}
   8067a:	bf00      	nop
   8067c:	00080af1 	.word	0x00080af1

00080680 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80684:	4607      	mov	r7, r0
   80686:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80688:	1e15      	subs	r5, r2, #0
   8068a:	dd02      	ble.n	80692 <prints+0x12>
   8068c:	460a      	mov	r2, r1
   8068e:	2100      	movs	r1, #0
   80690:	e004      	b.n	8069c <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80692:	f04f 0820 	mov.w	r8, #32
   80696:	e00e      	b.n	806b6 <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80698:	3101      	adds	r1, #1
   8069a:	3201      	adds	r2, #1
   8069c:	7810      	ldrb	r0, [r2, #0]
   8069e:	2800      	cmp	r0, #0
   806a0:	d1fa      	bne.n	80698 <prints+0x18>
		if (len >= width) width = 0;
   806a2:	42a9      	cmp	r1, r5
   806a4:	da01      	bge.n	806aa <prints+0x2a>
		else width -= len;
   806a6:	1a6d      	subs	r5, r5, r1
   806a8:	e000      	b.n	806ac <prints+0x2c>
		if (len >= width) width = 0;
   806aa:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   806ac:	f013 0f02 	tst.w	r3, #2
   806b0:	d106      	bne.n	806c0 <prints+0x40>
	register int pc = 0, padchar = ' ';
   806b2:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   806b6:	f013 0401 	ands.w	r4, r3, #1
   806ba:	d00a      	beq.n	806d2 <prints+0x52>
	register int pc = 0, padchar = ' ';
   806bc:	2400      	movs	r4, #0
   806be:	e010      	b.n	806e2 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   806c0:	f04f 0830 	mov.w	r8, #48	; 0x30
   806c4:	e7f7      	b.n	806b6 <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   806c6:	4641      	mov	r1, r8
   806c8:	4638      	mov	r0, r7
   806ca:	4b0d      	ldr	r3, [pc, #52]	; (80700 <prints+0x80>)
   806cc:	4798      	blx	r3
			++pc;
   806ce:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   806d0:	3d01      	subs	r5, #1
   806d2:	2d00      	cmp	r5, #0
   806d4:	dcf7      	bgt.n	806c6 <prints+0x46>
   806d6:	e004      	b.n	806e2 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   806d8:	4638      	mov	r0, r7
   806da:	4b09      	ldr	r3, [pc, #36]	; (80700 <prints+0x80>)
   806dc:	4798      	blx	r3
		++pc;
   806de:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   806e0:	3601      	adds	r6, #1
   806e2:	7831      	ldrb	r1, [r6, #0]
   806e4:	2900      	cmp	r1, #0
   806e6:	d1f7      	bne.n	806d8 <prints+0x58>
   806e8:	e005      	b.n	806f6 <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   806ea:	4641      	mov	r1, r8
   806ec:	4638      	mov	r0, r7
   806ee:	4b04      	ldr	r3, [pc, #16]	; (80700 <prints+0x80>)
   806f0:	4798      	blx	r3
		++pc;
   806f2:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   806f4:	3d01      	subs	r5, #1
   806f6:	2d00      	cmp	r5, #0
   806f8:	dcf7      	bgt.n	806ea <prints+0x6a>
	}

	return pc;
}
   806fa:	4620      	mov	r0, r4
   806fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80700:	00080671 	.word	0x00080671

00080704 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80704:	b5f0      	push	{r4, r5, r6, r7, lr}
   80706:	b085      	sub	sp, #20
   80708:	4607      	mov	r7, r0
   8070a:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   8070c:	b151      	cbz	r1, 80724 <printi+0x20>
   8070e:	461e      	mov	r6, r3
   80710:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80712:	b113      	cbz	r3, 8071a <printi+0x16>
   80714:	2a0a      	cmp	r2, #10
   80716:	d012      	beq.n	8073e <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80718:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   8071a:	ad04      	add	r5, sp, #16
   8071c:	2300      	movs	r3, #0
   8071e:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80722:	e018      	b.n	80756 <printi+0x52>
		print_buf[0] = '0';
   80724:	2330      	movs	r3, #48	; 0x30
   80726:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   8072a:	2300      	movs	r3, #0
   8072c:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80734:	a901      	add	r1, sp, #4
   80736:	4638      	mov	r0, r7
   80738:	4c1b      	ldr	r4, [pc, #108]	; (807a8 <printi+0xa4>)
   8073a:	47a0      	blx	r4
   8073c:	e029      	b.n	80792 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   8073e:	2900      	cmp	r1, #0
   80740:	db01      	blt.n	80746 <printi+0x42>
	register int t, neg = 0, pc = 0;
   80742:	2600      	movs	r6, #0
   80744:	e7e9      	b.n	8071a <printi+0x16>
		u = -i;
   80746:	424c      	negs	r4, r1
		neg = 1;
   80748:	2601      	movs	r6, #1
   8074a:	e7e6      	b.n	8071a <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   8074c:	3330      	adds	r3, #48	; 0x30
   8074e:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80752:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80756:	b14c      	cbz	r4, 8076c <printi+0x68>
		t = u % b;
   80758:	fbb4 f3f2 	udiv	r3, r4, r2
   8075c:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80760:	2b09      	cmp	r3, #9
   80762:	ddf3      	ble.n	8074c <printi+0x48>
			t += letbase - '0' - 10;
   80764:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80768:	440b      	add	r3, r1
   8076a:	e7ef      	b.n	8074c <printi+0x48>
	}

	if (neg) {
   8076c:	b156      	cbz	r6, 80784 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   8076e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80770:	b11b      	cbz	r3, 8077a <printi+0x76>
   80772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80774:	f013 0f02 	tst.w	r3, #2
   80778:	d10d      	bne.n	80796 <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8077a:	232d      	movs	r3, #45	; 0x2d
   8077c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80780:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80782:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80784:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80786:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80788:	4629      	mov	r1, r5
   8078a:	4638      	mov	r0, r7
   8078c:	4c06      	ldr	r4, [pc, #24]	; (807a8 <printi+0xa4>)
   8078e:	47a0      	blx	r4
   80790:	4430      	add	r0, r6
}
   80792:	b005      	add	sp, #20
   80794:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80796:	212d      	movs	r1, #45	; 0x2d
   80798:	4638      	mov	r0, r7
   8079a:	4b04      	ldr	r3, [pc, #16]	; (807ac <printi+0xa8>)
   8079c:	4798      	blx	r3
			--width;
   8079e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807a0:	3b01      	subs	r3, #1
   807a2:	930a      	str	r3, [sp, #40]	; 0x28
   807a4:	e7ee      	b.n	80784 <printi+0x80>
   807a6:	bf00      	nop
   807a8:	00080681 	.word	0x00080681
   807ac:	00080671 	.word	0x00080671

000807b0 <print>:

static int print( char **out, const char *format, va_list args )
{
   807b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   807b2:	b089      	sub	sp, #36	; 0x24
   807b4:	4606      	mov	r6, r0
   807b6:	460c      	mov	r4, r1
   807b8:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   807ba:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   807bc:	e081      	b.n	808c2 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   807be:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   807c0:	2301      	movs	r3, #1
   807c2:	e08b      	b.n	808dc <print+0x12c>
			}
			while (*format == '0') {
				++format;
   807c4:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   807c6:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   807ca:	7822      	ldrb	r2, [r4, #0]
   807cc:	2a30      	cmp	r2, #48	; 0x30
   807ce:	d0f9      	beq.n	807c4 <print+0x14>
   807d0:	2200      	movs	r2, #0
   807d2:	e006      	b.n	807e2 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   807d4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   807d8:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   807da:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   807de:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   807e0:	3401      	adds	r4, #1
   807e2:	7821      	ldrb	r1, [r4, #0]
   807e4:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   807e8:	b2c0      	uxtb	r0, r0
   807ea:	2809      	cmp	r0, #9
   807ec:	d9f2      	bls.n	807d4 <print+0x24>
			}
			if( *format == 's' ) {
   807ee:	2973      	cmp	r1, #115	; 0x73
   807f0:	d018      	beq.n	80824 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   807f2:	2964      	cmp	r1, #100	; 0x64
   807f4:	d022      	beq.n	8083c <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   807f6:	2978      	cmp	r1, #120	; 0x78
   807f8:	d02f      	beq.n	8085a <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   807fa:	2958      	cmp	r1, #88	; 0x58
   807fc:	d03c      	beq.n	80878 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   807fe:	2975      	cmp	r1, #117	; 0x75
   80800:	d049      	beq.n	80896 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80802:	2963      	cmp	r1, #99	; 0x63
   80804:	d15c      	bne.n	808c0 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80806:	9905      	ldr	r1, [sp, #20]
   80808:	1d08      	adds	r0, r1, #4
   8080a:	9005      	str	r0, [sp, #20]
   8080c:	7809      	ldrb	r1, [r1, #0]
   8080e:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80812:	2100      	movs	r1, #0
   80814:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80818:	a907      	add	r1, sp, #28
   8081a:	4630      	mov	r0, r6
   8081c:	4f34      	ldr	r7, [pc, #208]	; (808f0 <print+0x140>)
   8081e:	47b8      	blx	r7
   80820:	4405      	add	r5, r0
				continue;
   80822:	e04d      	b.n	808c0 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80824:	9905      	ldr	r1, [sp, #20]
   80826:	1d08      	adds	r0, r1, #4
   80828:	9005      	str	r0, [sp, #20]
   8082a:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   8082c:	b121      	cbz	r1, 80838 <print+0x88>
   8082e:	4630      	mov	r0, r6
   80830:	4f2f      	ldr	r7, [pc, #188]	; (808f0 <print+0x140>)
   80832:	47b8      	blx	r7
   80834:	4405      	add	r5, r0
				continue;
   80836:	e043      	b.n	808c0 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80838:	492e      	ldr	r1, [pc, #184]	; (808f4 <print+0x144>)
   8083a:	e7f8      	b.n	8082e <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   8083c:	9905      	ldr	r1, [sp, #20]
   8083e:	1d08      	adds	r0, r1, #4
   80840:	9005      	str	r0, [sp, #20]
   80842:	6809      	ldr	r1, [r1, #0]
   80844:	2061      	movs	r0, #97	; 0x61
   80846:	9002      	str	r0, [sp, #8]
   80848:	9301      	str	r3, [sp, #4]
   8084a:	9200      	str	r2, [sp, #0]
   8084c:	2301      	movs	r3, #1
   8084e:	220a      	movs	r2, #10
   80850:	4630      	mov	r0, r6
   80852:	4f29      	ldr	r7, [pc, #164]	; (808f8 <print+0x148>)
   80854:	47b8      	blx	r7
   80856:	4405      	add	r5, r0
				continue;
   80858:	e032      	b.n	808c0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8085a:	9905      	ldr	r1, [sp, #20]
   8085c:	1d08      	adds	r0, r1, #4
   8085e:	9005      	str	r0, [sp, #20]
   80860:	6809      	ldr	r1, [r1, #0]
   80862:	2061      	movs	r0, #97	; 0x61
   80864:	9002      	str	r0, [sp, #8]
   80866:	9301      	str	r3, [sp, #4]
   80868:	9200      	str	r2, [sp, #0]
   8086a:	2300      	movs	r3, #0
   8086c:	2210      	movs	r2, #16
   8086e:	4630      	mov	r0, r6
   80870:	4f21      	ldr	r7, [pc, #132]	; (808f8 <print+0x148>)
   80872:	47b8      	blx	r7
   80874:	4405      	add	r5, r0
				continue;
   80876:	e023      	b.n	808c0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80878:	9905      	ldr	r1, [sp, #20]
   8087a:	1d08      	adds	r0, r1, #4
   8087c:	9005      	str	r0, [sp, #20]
   8087e:	6809      	ldr	r1, [r1, #0]
   80880:	2041      	movs	r0, #65	; 0x41
   80882:	9002      	str	r0, [sp, #8]
   80884:	9301      	str	r3, [sp, #4]
   80886:	9200      	str	r2, [sp, #0]
   80888:	2300      	movs	r3, #0
   8088a:	2210      	movs	r2, #16
   8088c:	4630      	mov	r0, r6
   8088e:	4f1a      	ldr	r7, [pc, #104]	; (808f8 <print+0x148>)
   80890:	47b8      	blx	r7
   80892:	4405      	add	r5, r0
				continue;
   80894:	e014      	b.n	808c0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80896:	9905      	ldr	r1, [sp, #20]
   80898:	1d08      	adds	r0, r1, #4
   8089a:	9005      	str	r0, [sp, #20]
   8089c:	6809      	ldr	r1, [r1, #0]
   8089e:	2061      	movs	r0, #97	; 0x61
   808a0:	9002      	str	r0, [sp, #8]
   808a2:	9301      	str	r3, [sp, #4]
   808a4:	9200      	str	r2, [sp, #0]
   808a6:	2300      	movs	r3, #0
   808a8:	220a      	movs	r2, #10
   808aa:	4630      	mov	r0, r6
   808ac:	4f12      	ldr	r7, [pc, #72]	; (808f8 <print+0x148>)
   808ae:	47b8      	blx	r7
   808b0:	4405      	add	r5, r0
				continue;
   808b2:	e005      	b.n	808c0 <print+0x110>
			++format;
   808b4:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   808b6:	7821      	ldrb	r1, [r4, #0]
   808b8:	4630      	mov	r0, r6
   808ba:	4b10      	ldr	r3, [pc, #64]	; (808fc <print+0x14c>)
   808bc:	4798      	blx	r3
			++pc;
   808be:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   808c0:	3401      	adds	r4, #1
   808c2:	7823      	ldrb	r3, [r4, #0]
   808c4:	b163      	cbz	r3, 808e0 <print+0x130>
		if (*format == '%') {
   808c6:	2b25      	cmp	r3, #37	; 0x25
   808c8:	d1f5      	bne.n	808b6 <print+0x106>
			++format;
   808ca:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   808cc:	7863      	ldrb	r3, [r4, #1]
   808ce:	b13b      	cbz	r3, 808e0 <print+0x130>
			if (*format == '%') goto out;
   808d0:	2b25      	cmp	r3, #37	; 0x25
   808d2:	d0ef      	beq.n	808b4 <print+0x104>
			if (*format == '-') {
   808d4:	2b2d      	cmp	r3, #45	; 0x2d
   808d6:	f43f af72 	beq.w	807be <print+0xe>
			width = pad = 0;
   808da:	2300      	movs	r3, #0
   808dc:	4614      	mov	r4, r2
   808de:	e774      	b.n	807ca <print+0x1a>
		}
	}
	if (out) **out = '\0';
   808e0:	b116      	cbz	r6, 808e8 <print+0x138>
   808e2:	6833      	ldr	r3, [r6, #0]
   808e4:	2200      	movs	r2, #0
   808e6:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   808e8:	4628      	mov	r0, r5
   808ea:	b009      	add	sp, #36	; 0x24
   808ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808ee:	bf00      	nop
   808f0:	00080681 	.word	0x00080681
   808f4:	00081a64 	.word	0x00081a64
   808f8:	00080705 	.word	0x00080705
   808fc:	00080671 	.word	0x00080671

00080900 <printf>:

int printf(const char *format, ...)
{
   80900:	b40f      	push	{r0, r1, r2, r3}
   80902:	b500      	push	{lr}
   80904:	b083      	sub	sp, #12
   80906:	aa04      	add	r2, sp, #16
   80908:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   8090c:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   8090e:	2000      	movs	r0, #0
   80910:	4b03      	ldr	r3, [pc, #12]	; (80920 <printf+0x20>)
   80912:	4798      	blx	r3
}
   80914:	b003      	add	sp, #12
   80916:	f85d eb04 	ldr.w	lr, [sp], #4
   8091a:	b004      	add	sp, #16
   8091c:	4770      	bx	lr
   8091e:	bf00      	nop
   80920:	000807b1 	.word	0x000807b1
   80924:	00000000 	.word	0x00000000

00080928 <pos_to_duty>:
	// printf("%d    ",joystick_x);
	PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY((uint32_t)((float)servo_period * (1 - pos_to_duty(joystick_x))));
}

float pos_to_duty(uint8_t pos)
{
   80928:	b510      	push	{r4, lr}
	return (float)CLAMP(pos, 0, 255) / 255.0 * 0.05 + 0.05;
   8092a:	4b0f      	ldr	r3, [pc, #60]	; (80968 <pos_to_duty+0x40>)
   8092c:	4798      	blx	r3
   8092e:	4b0f      	ldr	r3, [pc, #60]	; (8096c <pos_to_duty+0x44>)
   80930:	4798      	blx	r3
   80932:	a309      	add	r3, pc, #36	; (adr r3, 80958 <pos_to_duty+0x30>)
   80934:	e9d3 2300 	ldrd	r2, r3, [r3]
   80938:	4c0d      	ldr	r4, [pc, #52]	; (80970 <pos_to_duty+0x48>)
   8093a:	47a0      	blx	r4
   8093c:	a308      	add	r3, pc, #32	; (adr r3, 80960 <pos_to_duty+0x38>)
   8093e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80942:	4c0c      	ldr	r4, [pc, #48]	; (80974 <pos_to_duty+0x4c>)
   80944:	47a0      	blx	r4
   80946:	a306      	add	r3, pc, #24	; (adr r3, 80960 <pos_to_duty+0x38>)
   80948:	e9d3 2300 	ldrd	r2, r3, [r3]
   8094c:	4c0a      	ldr	r4, [pc, #40]	; (80978 <pos_to_duty+0x50>)
   8094e:	47a0      	blx	r4
   80950:	4b0a      	ldr	r3, [pc, #40]	; (8097c <pos_to_duty+0x54>)
   80952:	4798      	blx	r3
}
   80954:	bd10      	pop	{r4, pc}
   80956:	bf00      	nop
   80958:	00000000 	.word	0x00000000
   8095c:	406fe000 	.word	0x406fe000
   80960:	9999999a 	.word	0x9999999a
   80964:	3fa99999 	.word	0x3fa99999
   80968:	00081525 	.word	0x00081525
   8096c:	00080e45 	.word	0x00080e45
   80970:	00081141 	.word	0x00081141
   80974:	00080eed 	.word	0x00080eed
   80978:	00080b89 	.word	0x00080b89
   8097c:	00081311 	.word	0x00081311

00080980 <set_servo_duty>:
{
   80980:	b510      	push	{r4, lr}
	PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY((uint32_t)((float)servo_period * (1 - pos_to_duty(joystick_x))));
   80982:	4b0d      	ldr	r3, [pc, #52]	; (809b8 <set_servo_duty+0x38>)
   80984:	6818      	ldr	r0, [r3, #0]
   80986:	4b0d      	ldr	r3, [pc, #52]	; (809bc <set_servo_duty+0x3c>)
   80988:	4798      	blx	r3
   8098a:	4604      	mov	r4, r0
   8098c:	4b0c      	ldr	r3, [pc, #48]	; (809c0 <set_servo_duty+0x40>)
   8098e:	7818      	ldrb	r0, [r3, #0]
   80990:	4b0c      	ldr	r3, [pc, #48]	; (809c4 <set_servo_duty+0x44>)
   80992:	4798      	blx	r3
   80994:	4601      	mov	r1, r0
   80996:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   8099a:	4b0b      	ldr	r3, [pc, #44]	; (809c8 <set_servo_duty+0x48>)
   8099c:	4798      	blx	r3
   8099e:	4601      	mov	r1, r0
   809a0:	4620      	mov	r0, r4
   809a2:	4b0a      	ldr	r3, [pc, #40]	; (809cc <set_servo_duty+0x4c>)
   809a4:	4798      	blx	r3
   809a6:	4b0a      	ldr	r3, [pc, #40]	; (809d0 <set_servo_duty+0x50>)
   809a8:	4798      	blx	r3
   809aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   809ae:	4b09      	ldr	r3, [pc, #36]	; (809d4 <set_servo_duty+0x54>)
   809b0:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
   809b4:	bd10      	pop	{r4, pc}
   809b6:	bf00      	nop
   809b8:	20000454 	.word	0x20000454
   809bc:	0008151d 	.word	0x0008151d
   809c0:	20000451 	.word	0x20000451
   809c4:	00080929 	.word	0x00080929
   809c8:	000813b9 	.word	0x000813b9
   809cc:	000815cd 	.word	0x000815cd
   809d0:	0008186d 	.word	0x0008186d
   809d4:	40094000 	.word	0x40094000

000809d8 <pwm_init>:
{
   809d8:	b510      	push	{r4, lr}
	PIOC->PIO_PDR |= PIO_PDR_P19;
   809da:	4b20      	ldr	r3, [pc, #128]	; (80a5c <pwm_init+0x84>)
   809dc:	685a      	ldr	r2, [r3, #4]
   809de:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   809e2:	605a      	str	r2, [r3, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;
   809e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   809e6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   809ea:	671a      	str	r2, [r3, #112]	; 0x70
	PMC->PMC_PCR |= (ID_PWM << PMC_PCR_PID_Pos) | PMC_PCR_DIV_PERIPH_DIV_MCK | PMC_PCR_EN;
   809ec:	491c      	ldr	r1, [pc, #112]	; (80a60 <pwm_init+0x88>)
   809ee:	f8d1 210c 	ldr.w	r2, [r1, #268]	; 0x10c
   809f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   809f6:	f042 0224 	orr.w	r2, r2, #36	; 0x24
   809fa:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
	PMC->PMC_PCER1 |= (1 << (ID_PWM-32));
   809fe:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80a02:	f042 0210 	orr.w	r2, r2, #16
   80a06:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOC->PIO_WPMR = 0;
   80a0a:	2200      	movs	r2, #0
   80a0c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PWM->PWM_WPCR = 0;
   80a10:	4c14      	ldr	r4, [pc, #80]	; (80a64 <pwm_init+0x8c>)
   80a12:	f8c4 20e4 	str.w	r2, [r4, #228]	; 0xe4
	PWM->PWM_CLK = PWM_CLK_DIVA(84) | PWM_CLK_PREA(0);
   80a16:	2354      	movs	r3, #84	; 0x54
   80a18:	6023      	str	r3, [r4, #0]
	PWM->PWM_CH_NUM[5].PWM_CMR = PWM_CMR_CPRE_CLKA;
   80a1a:	230b      	movs	r3, #11
   80a1c:	f8c4 32a0 	str.w	r3, [r4, #672]	; 0x2a0
	servo_period = 20E-3 * F_CPU / 84;
   80a20:	f644 6320 	movw	r3, #20000	; 0x4e20
   80a24:	4a10      	ldr	r2, [pc, #64]	; (80a68 <pwm_init+0x90>)
   80a26:	6013      	str	r3, [r2, #0]
	PWM->PWM_CH_NUM[5].PWM_CPRD = PWM_CPRD_CPRD(servo_period);
   80a28:	f8c4 32ac 	str.w	r3, [r4, #684]	; 0x2ac
	PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY((uint32_t)((float)servo_period * (1 - pos_to_duty(joystick_x))));
   80a2c:	4b0f      	ldr	r3, [pc, #60]	; (80a6c <pwm_init+0x94>)
   80a2e:	7818      	ldrb	r0, [r3, #0]
   80a30:	4b0f      	ldr	r3, [pc, #60]	; (80a70 <pwm_init+0x98>)
   80a32:	4798      	blx	r3
   80a34:	4601      	mov	r1, r0
   80a36:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   80a3a:	4b0e      	ldr	r3, [pc, #56]	; (80a74 <pwm_init+0x9c>)
   80a3c:	4798      	blx	r3
   80a3e:	490e      	ldr	r1, [pc, #56]	; (80a78 <pwm_init+0xa0>)
   80a40:	4b0e      	ldr	r3, [pc, #56]	; (80a7c <pwm_init+0xa4>)
   80a42:	4798      	blx	r3
   80a44:	4b0e      	ldr	r3, [pc, #56]	; (80a80 <pwm_init+0xa8>)
   80a46:	4798      	blx	r3
   80a48:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80a4c:	f8c4 02a4 	str.w	r0, [r4, #676]	; 0x2a4
	set_servo_duty();
   80a50:	4b0c      	ldr	r3, [pc, #48]	; (80a84 <pwm_init+0xac>)
   80a52:	4798      	blx	r3
	PWM->PWM_ENA = PWM_ENA_CHID5;
   80a54:	2320      	movs	r3, #32
   80a56:	6063      	str	r3, [r4, #4]
   80a58:	bd10      	pop	{r4, pc}
   80a5a:	bf00      	nop
   80a5c:	400e1200 	.word	0x400e1200
   80a60:	400e0600 	.word	0x400e0600
   80a64:	40094000 	.word	0x40094000
   80a68:	20000454 	.word	0x20000454
   80a6c:	20000451 	.word	0x20000451
   80a70:	00080929 	.word	0x00080929
   80a74:	000813b9 	.word	0x000813b9
   80a78:	469c4000 	.word	0x469c4000
   80a7c:	000815cd 	.word	0x000815cd
   80a80:	0008186d 	.word	0x0008186d
   80a84:	00080981 	.word	0x00080981

00080a88 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80a88:	4b16      	ldr	r3, [pc, #88]	; (80ae4 <configure_uart+0x5c>)
   80a8a:	2200      	movs	r2, #0
   80a8c:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80a8e:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a90:	4b15      	ldr	r3, [pc, #84]	; (80ae8 <configure_uart+0x60>)
   80a92:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a96:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a98:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80a9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80a9c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80a9e:	4002      	ands	r2, r0
   80aa0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80aa4:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80aa6:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80aa8:	f44f 7280 	mov.w	r2, #256	; 0x100
   80aac:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80ab0:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80ab2:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80ab6:	21ac      	movs	r1, #172	; 0xac
   80ab8:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = (int)(MCK/(16*BAUDRATE)); // MCK / (16 * x) = BaudRate (write x into UART_BRGR, which is 547) 
   80aba:	f240 2122 	movw	r1, #546	; 0x222
   80abe:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80ac0:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80ac4:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80ac6:	f240 2102 	movw	r1, #514	; 0x202
   80aca:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80ace:	f04f 31ff 	mov.w	r1, #4294967295
   80ad2:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80ad4:	21e1      	movs	r1, #225	; 0xe1
   80ad6:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80ad8:	4904      	ldr	r1, [pc, #16]	; (80aec <configure_uart+0x64>)
   80ada:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80adc:	2250      	movs	r2, #80	; 0x50
   80ade:	601a      	str	r2, [r3, #0]
   80ae0:	4770      	bx	lr
   80ae2:	bf00      	nop
   80ae4:	20000458 	.word	0x20000458
   80ae8:	400e0e00 	.word	0x400e0e00
   80aec:	e000e100 	.word	0xe000e100

00080af0 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80af0:	4b07      	ldr	r3, [pc, #28]	; (80b10 <uart_putchar+0x20>)
   80af2:	695b      	ldr	r3, [r3, #20]
   80af4:	f013 0f02 	tst.w	r3, #2
   80af8:	d008      	beq.n	80b0c <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80afa:	4b05      	ldr	r3, [pc, #20]	; (80b10 <uart_putchar+0x20>)
   80afc:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80afe:	4b04      	ldr	r3, [pc, #16]	; (80b10 <uart_putchar+0x20>)
   80b00:	695b      	ldr	r3, [r3, #20]
   80b02:	f413 7f00 	tst.w	r3, #512	; 0x200
   80b06:	d0fa      	beq.n	80afe <uart_putchar+0xe>
	return 0;
   80b08:	2000      	movs	r0, #0
   80b0a:	4770      	bx	lr
	return 1;
   80b0c:	2001      	movs	r0, #1
}
   80b0e:	4770      	bx	lr
   80b10:	400e0800 	.word	0x400e0800

00080b14 <UART_Handler>:

void UART_Handler(void)
{
   80b14:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80b16:	4b15      	ldr	r3, [pc, #84]	; (80b6c <UART_Handler+0x58>)
   80b18:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80b1a:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80b1e:	d003      	beq.n	80b28 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80b20:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80b24:	4a11      	ldr	r2, [pc, #68]	; (80b6c <UART_Handler+0x58>)
   80b26:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80b28:	f013 0f01 	tst.w	r3, #1
   80b2c:	d012      	beq.n	80b54 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80b2e:	4810      	ldr	r0, [pc, #64]	; (80b70 <UART_Handler+0x5c>)
   80b30:	7842      	ldrb	r2, [r0, #1]
   80b32:	1c53      	adds	r3, r2, #1
   80b34:	4259      	negs	r1, r3
   80b36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80b3a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80b3e:	bf58      	it	pl
   80b40:	424b      	negpl	r3, r1
   80b42:	7801      	ldrb	r1, [r0, #0]
   80b44:	428b      	cmp	r3, r1
   80b46:	d006      	beq.n	80b56 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80b48:	4908      	ldr	r1, [pc, #32]	; (80b6c <UART_Handler+0x58>)
   80b4a:	6988      	ldr	r0, [r1, #24]
   80b4c:	4908      	ldr	r1, [pc, #32]	; (80b70 <UART_Handler+0x5c>)
   80b4e:	440a      	add	r2, r1
   80b50:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80b52:	704b      	strb	r3, [r1, #1]
   80b54:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80b56:	4807      	ldr	r0, [pc, #28]	; (80b74 <UART_Handler+0x60>)
   80b58:	4b07      	ldr	r3, [pc, #28]	; (80b78 <UART_Handler+0x64>)
   80b5a:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80b5c:	4b04      	ldr	r3, [pc, #16]	; (80b70 <UART_Handler+0x5c>)
   80b5e:	7859      	ldrb	r1, [r3, #1]
   80b60:	4a02      	ldr	r2, [pc, #8]	; (80b6c <UART_Handler+0x58>)
   80b62:	6992      	ldr	r2, [r2, #24]
   80b64:	440b      	add	r3, r1
   80b66:	709a      	strb	r2, [r3, #2]
			return;
   80b68:	bd08      	pop	{r3, pc}
   80b6a:	bf00      	nop
   80b6c:	400e0800 	.word	0x400e0800
   80b70:	20000458 	.word	0x20000458
   80b74:	00081a6c 	.word	0x00081a6c
   80b78:	00080901 	.word	0x00080901

00080b7c <__aeabi_drsub>:
   80b7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80b80:	e002      	b.n	80b88 <__adddf3>
   80b82:	bf00      	nop

00080b84 <__aeabi_dsub>:
   80b84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080b88 <__adddf3>:
   80b88:	b530      	push	{r4, r5, lr}
   80b8a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80b8e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80b92:	ea94 0f05 	teq	r4, r5
   80b96:	bf08      	it	eq
   80b98:	ea90 0f02 	teqeq	r0, r2
   80b9c:	bf1f      	itttt	ne
   80b9e:	ea54 0c00 	orrsne.w	ip, r4, r0
   80ba2:	ea55 0c02 	orrsne.w	ip, r5, r2
   80ba6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80baa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80bae:	f000 80e2 	beq.w	80d76 <__adddf3+0x1ee>
   80bb2:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80bb6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80bba:	bfb8      	it	lt
   80bbc:	426d      	neglt	r5, r5
   80bbe:	dd0c      	ble.n	80bda <__adddf3+0x52>
   80bc0:	442c      	add	r4, r5
   80bc2:	ea80 0202 	eor.w	r2, r0, r2
   80bc6:	ea81 0303 	eor.w	r3, r1, r3
   80bca:	ea82 0000 	eor.w	r0, r2, r0
   80bce:	ea83 0101 	eor.w	r1, r3, r1
   80bd2:	ea80 0202 	eor.w	r2, r0, r2
   80bd6:	ea81 0303 	eor.w	r3, r1, r3
   80bda:	2d36      	cmp	r5, #54	; 0x36
   80bdc:	bf88      	it	hi
   80bde:	bd30      	pophi	{r4, r5, pc}
   80be0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80be4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80be8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80bec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80bf0:	d002      	beq.n	80bf8 <__adddf3+0x70>
   80bf2:	4240      	negs	r0, r0
   80bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80bf8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80bfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80c00:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80c04:	d002      	beq.n	80c0c <__adddf3+0x84>
   80c06:	4252      	negs	r2, r2
   80c08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80c0c:	ea94 0f05 	teq	r4, r5
   80c10:	f000 80a7 	beq.w	80d62 <__adddf3+0x1da>
   80c14:	f1a4 0401 	sub.w	r4, r4, #1
   80c18:	f1d5 0e20 	rsbs	lr, r5, #32
   80c1c:	db0d      	blt.n	80c3a <__adddf3+0xb2>
   80c1e:	fa02 fc0e 	lsl.w	ip, r2, lr
   80c22:	fa22 f205 	lsr.w	r2, r2, r5
   80c26:	1880      	adds	r0, r0, r2
   80c28:	f141 0100 	adc.w	r1, r1, #0
   80c2c:	fa03 f20e 	lsl.w	r2, r3, lr
   80c30:	1880      	adds	r0, r0, r2
   80c32:	fa43 f305 	asr.w	r3, r3, r5
   80c36:	4159      	adcs	r1, r3
   80c38:	e00e      	b.n	80c58 <__adddf3+0xd0>
   80c3a:	f1a5 0520 	sub.w	r5, r5, #32
   80c3e:	f10e 0e20 	add.w	lr, lr, #32
   80c42:	2a01      	cmp	r2, #1
   80c44:	fa03 fc0e 	lsl.w	ip, r3, lr
   80c48:	bf28      	it	cs
   80c4a:	f04c 0c02 	orrcs.w	ip, ip, #2
   80c4e:	fa43 f305 	asr.w	r3, r3, r5
   80c52:	18c0      	adds	r0, r0, r3
   80c54:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80c58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80c5c:	d507      	bpl.n	80c6e <__adddf3+0xe6>
   80c5e:	f04f 0e00 	mov.w	lr, #0
   80c62:	f1dc 0c00 	rsbs	ip, ip, #0
   80c66:	eb7e 0000 	sbcs.w	r0, lr, r0
   80c6a:	eb6e 0101 	sbc.w	r1, lr, r1
   80c6e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80c72:	d31b      	bcc.n	80cac <__adddf3+0x124>
   80c74:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80c78:	d30c      	bcc.n	80c94 <__adddf3+0x10c>
   80c7a:	0849      	lsrs	r1, r1, #1
   80c7c:	ea5f 0030 	movs.w	r0, r0, rrx
   80c80:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80c84:	f104 0401 	add.w	r4, r4, #1
   80c88:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80c8c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80c90:	f080 809a 	bcs.w	80dc8 <__adddf3+0x240>
   80c94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80c98:	bf08      	it	eq
   80c9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80c9e:	f150 0000 	adcs.w	r0, r0, #0
   80ca2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80ca6:	ea41 0105 	orr.w	r1, r1, r5
   80caa:	bd30      	pop	{r4, r5, pc}
   80cac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80cb0:	4140      	adcs	r0, r0
   80cb2:	eb41 0101 	adc.w	r1, r1, r1
   80cb6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80cba:	f1a4 0401 	sub.w	r4, r4, #1
   80cbe:	d1e9      	bne.n	80c94 <__adddf3+0x10c>
   80cc0:	f091 0f00 	teq	r1, #0
   80cc4:	bf04      	itt	eq
   80cc6:	4601      	moveq	r1, r0
   80cc8:	2000      	moveq	r0, #0
   80cca:	fab1 f381 	clz	r3, r1
   80cce:	bf08      	it	eq
   80cd0:	3320      	addeq	r3, #32
   80cd2:	f1a3 030b 	sub.w	r3, r3, #11
   80cd6:	f1b3 0220 	subs.w	r2, r3, #32
   80cda:	da0c      	bge.n	80cf6 <__adddf3+0x16e>
   80cdc:	320c      	adds	r2, #12
   80cde:	dd08      	ble.n	80cf2 <__adddf3+0x16a>
   80ce0:	f102 0c14 	add.w	ip, r2, #20
   80ce4:	f1c2 020c 	rsb	r2, r2, #12
   80ce8:	fa01 f00c 	lsl.w	r0, r1, ip
   80cec:	fa21 f102 	lsr.w	r1, r1, r2
   80cf0:	e00c      	b.n	80d0c <__adddf3+0x184>
   80cf2:	f102 0214 	add.w	r2, r2, #20
   80cf6:	bfd8      	it	le
   80cf8:	f1c2 0c20 	rsble	ip, r2, #32
   80cfc:	fa01 f102 	lsl.w	r1, r1, r2
   80d00:	fa20 fc0c 	lsr.w	ip, r0, ip
   80d04:	bfdc      	itt	le
   80d06:	ea41 010c 	orrle.w	r1, r1, ip
   80d0a:	4090      	lslle	r0, r2
   80d0c:	1ae4      	subs	r4, r4, r3
   80d0e:	bfa2      	ittt	ge
   80d10:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80d14:	4329      	orrge	r1, r5
   80d16:	bd30      	popge	{r4, r5, pc}
   80d18:	ea6f 0404 	mvn.w	r4, r4
   80d1c:	3c1f      	subs	r4, #31
   80d1e:	da1c      	bge.n	80d5a <__adddf3+0x1d2>
   80d20:	340c      	adds	r4, #12
   80d22:	dc0e      	bgt.n	80d42 <__adddf3+0x1ba>
   80d24:	f104 0414 	add.w	r4, r4, #20
   80d28:	f1c4 0220 	rsb	r2, r4, #32
   80d2c:	fa20 f004 	lsr.w	r0, r0, r4
   80d30:	fa01 f302 	lsl.w	r3, r1, r2
   80d34:	ea40 0003 	orr.w	r0, r0, r3
   80d38:	fa21 f304 	lsr.w	r3, r1, r4
   80d3c:	ea45 0103 	orr.w	r1, r5, r3
   80d40:	bd30      	pop	{r4, r5, pc}
   80d42:	f1c4 040c 	rsb	r4, r4, #12
   80d46:	f1c4 0220 	rsb	r2, r4, #32
   80d4a:	fa20 f002 	lsr.w	r0, r0, r2
   80d4e:	fa01 f304 	lsl.w	r3, r1, r4
   80d52:	ea40 0003 	orr.w	r0, r0, r3
   80d56:	4629      	mov	r1, r5
   80d58:	bd30      	pop	{r4, r5, pc}
   80d5a:	fa21 f004 	lsr.w	r0, r1, r4
   80d5e:	4629      	mov	r1, r5
   80d60:	bd30      	pop	{r4, r5, pc}
   80d62:	f094 0f00 	teq	r4, #0
   80d66:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80d6a:	bf06      	itte	eq
   80d6c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80d70:	3401      	addeq	r4, #1
   80d72:	3d01      	subne	r5, #1
   80d74:	e74e      	b.n	80c14 <__adddf3+0x8c>
   80d76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80d7a:	bf18      	it	ne
   80d7c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80d80:	d029      	beq.n	80dd6 <__adddf3+0x24e>
   80d82:	ea94 0f05 	teq	r4, r5
   80d86:	bf08      	it	eq
   80d88:	ea90 0f02 	teqeq	r0, r2
   80d8c:	d005      	beq.n	80d9a <__adddf3+0x212>
   80d8e:	ea54 0c00 	orrs.w	ip, r4, r0
   80d92:	bf04      	itt	eq
   80d94:	4619      	moveq	r1, r3
   80d96:	4610      	moveq	r0, r2
   80d98:	bd30      	pop	{r4, r5, pc}
   80d9a:	ea91 0f03 	teq	r1, r3
   80d9e:	bf1e      	ittt	ne
   80da0:	2100      	movne	r1, #0
   80da2:	2000      	movne	r0, #0
   80da4:	bd30      	popne	{r4, r5, pc}
   80da6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80daa:	d105      	bne.n	80db8 <__adddf3+0x230>
   80dac:	0040      	lsls	r0, r0, #1
   80dae:	4149      	adcs	r1, r1
   80db0:	bf28      	it	cs
   80db2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80db6:	bd30      	pop	{r4, r5, pc}
   80db8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80dbc:	bf3c      	itt	cc
   80dbe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80dc2:	bd30      	popcc	{r4, r5, pc}
   80dc4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80dc8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80dcc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80dd0:	f04f 0000 	mov.w	r0, #0
   80dd4:	bd30      	pop	{r4, r5, pc}
   80dd6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80dda:	bf1a      	itte	ne
   80ddc:	4619      	movne	r1, r3
   80dde:	4610      	movne	r0, r2
   80de0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80de4:	bf1c      	itt	ne
   80de6:	460b      	movne	r3, r1
   80de8:	4602      	movne	r2, r0
   80dea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80dee:	bf06      	itte	eq
   80df0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80df4:	ea91 0f03 	teqeq	r1, r3
   80df8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80dfc:	bd30      	pop	{r4, r5, pc}
   80dfe:	bf00      	nop

00080e00 <__aeabi_ui2d>:
   80e00:	f090 0f00 	teq	r0, #0
   80e04:	bf04      	itt	eq
   80e06:	2100      	moveq	r1, #0
   80e08:	4770      	bxeq	lr
   80e0a:	b530      	push	{r4, r5, lr}
   80e0c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80e10:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80e14:	f04f 0500 	mov.w	r5, #0
   80e18:	f04f 0100 	mov.w	r1, #0
   80e1c:	e750      	b.n	80cc0 <__adddf3+0x138>
   80e1e:	bf00      	nop

00080e20 <__aeabi_i2d>:
   80e20:	f090 0f00 	teq	r0, #0
   80e24:	bf04      	itt	eq
   80e26:	2100      	moveq	r1, #0
   80e28:	4770      	bxeq	lr
   80e2a:	b530      	push	{r4, r5, lr}
   80e2c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80e30:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80e34:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80e38:	bf48      	it	mi
   80e3a:	4240      	negmi	r0, r0
   80e3c:	f04f 0100 	mov.w	r1, #0
   80e40:	e73e      	b.n	80cc0 <__adddf3+0x138>
   80e42:	bf00      	nop

00080e44 <__aeabi_f2d>:
   80e44:	0042      	lsls	r2, r0, #1
   80e46:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80e4a:	ea4f 0131 	mov.w	r1, r1, rrx
   80e4e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80e52:	bf1f      	itttt	ne
   80e54:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80e58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80e5c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80e60:	4770      	bxne	lr
   80e62:	f092 0f00 	teq	r2, #0
   80e66:	bf14      	ite	ne
   80e68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80e6c:	4770      	bxeq	lr
   80e6e:	b530      	push	{r4, r5, lr}
   80e70:	f44f 7460 	mov.w	r4, #896	; 0x380
   80e74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80e78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80e7c:	e720      	b.n	80cc0 <__adddf3+0x138>
   80e7e:	bf00      	nop

00080e80 <__aeabi_ul2d>:
   80e80:	ea50 0201 	orrs.w	r2, r0, r1
   80e84:	bf08      	it	eq
   80e86:	4770      	bxeq	lr
   80e88:	b530      	push	{r4, r5, lr}
   80e8a:	f04f 0500 	mov.w	r5, #0
   80e8e:	e00a      	b.n	80ea6 <__aeabi_l2d+0x16>

00080e90 <__aeabi_l2d>:
   80e90:	ea50 0201 	orrs.w	r2, r0, r1
   80e94:	bf08      	it	eq
   80e96:	4770      	bxeq	lr
   80e98:	b530      	push	{r4, r5, lr}
   80e9a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80e9e:	d502      	bpl.n	80ea6 <__aeabi_l2d+0x16>
   80ea0:	4240      	negs	r0, r0
   80ea2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80ea6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80eaa:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80eae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80eb2:	f43f aedc 	beq.w	80c6e <__adddf3+0xe6>
   80eb6:	f04f 0203 	mov.w	r2, #3
   80eba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80ebe:	bf18      	it	ne
   80ec0:	3203      	addne	r2, #3
   80ec2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80ec6:	bf18      	it	ne
   80ec8:	3203      	addne	r2, #3
   80eca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   80ece:	f1c2 0320 	rsb	r3, r2, #32
   80ed2:	fa00 fc03 	lsl.w	ip, r0, r3
   80ed6:	fa20 f002 	lsr.w	r0, r0, r2
   80eda:	fa01 fe03 	lsl.w	lr, r1, r3
   80ede:	ea40 000e 	orr.w	r0, r0, lr
   80ee2:	fa21 f102 	lsr.w	r1, r1, r2
   80ee6:	4414      	add	r4, r2
   80ee8:	e6c1      	b.n	80c6e <__adddf3+0xe6>
   80eea:	bf00      	nop

00080eec <__aeabi_dmul>:
   80eec:	b570      	push	{r4, r5, r6, lr}
   80eee:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80ef2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80ef6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80efa:	bf1d      	ittte	ne
   80efc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   80f00:	ea94 0f0c 	teqne	r4, ip
   80f04:	ea95 0f0c 	teqne	r5, ip
   80f08:	f000 f8de 	bleq	810c8 <__aeabi_dmul+0x1dc>
   80f0c:	442c      	add	r4, r5
   80f0e:	ea81 0603 	eor.w	r6, r1, r3
   80f12:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   80f16:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   80f1a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   80f1e:	bf18      	it	ne
   80f20:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   80f24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80f28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80f2c:	d038      	beq.n	80fa0 <__aeabi_dmul+0xb4>
   80f2e:	fba0 ce02 	umull	ip, lr, r0, r2
   80f32:	f04f 0500 	mov.w	r5, #0
   80f36:	fbe1 e502 	umlal	lr, r5, r1, r2
   80f3a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   80f3e:	fbe0 e503 	umlal	lr, r5, r0, r3
   80f42:	f04f 0600 	mov.w	r6, #0
   80f46:	fbe1 5603 	umlal	r5, r6, r1, r3
   80f4a:	f09c 0f00 	teq	ip, #0
   80f4e:	bf18      	it	ne
   80f50:	f04e 0e01 	orrne.w	lr, lr, #1
   80f54:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   80f58:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   80f5c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   80f60:	d204      	bcs.n	80f6c <__aeabi_dmul+0x80>
   80f62:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   80f66:	416d      	adcs	r5, r5
   80f68:	eb46 0606 	adc.w	r6, r6, r6
   80f6c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   80f70:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   80f74:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   80f78:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   80f7c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   80f80:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   80f84:	bf88      	it	hi
   80f86:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   80f8a:	d81e      	bhi.n	80fca <__aeabi_dmul+0xde>
   80f8c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   80f90:	bf08      	it	eq
   80f92:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   80f96:	f150 0000 	adcs.w	r0, r0, #0
   80f9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80f9e:	bd70      	pop	{r4, r5, r6, pc}
   80fa0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   80fa4:	ea46 0101 	orr.w	r1, r6, r1
   80fa8:	ea40 0002 	orr.w	r0, r0, r2
   80fac:	ea81 0103 	eor.w	r1, r1, r3
   80fb0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   80fb4:	bfc2      	ittt	gt
   80fb6:	ebd4 050c 	rsbsgt	r5, r4, ip
   80fba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   80fbe:	bd70      	popgt	{r4, r5, r6, pc}
   80fc0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80fc4:	f04f 0e00 	mov.w	lr, #0
   80fc8:	3c01      	subs	r4, #1
   80fca:	f300 80ab 	bgt.w	81124 <__aeabi_dmul+0x238>
   80fce:	f114 0f36 	cmn.w	r4, #54	; 0x36
   80fd2:	bfde      	ittt	le
   80fd4:	2000      	movle	r0, #0
   80fd6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   80fda:	bd70      	pople	{r4, r5, r6, pc}
   80fdc:	f1c4 0400 	rsb	r4, r4, #0
   80fe0:	3c20      	subs	r4, #32
   80fe2:	da35      	bge.n	81050 <__aeabi_dmul+0x164>
   80fe4:	340c      	adds	r4, #12
   80fe6:	dc1b      	bgt.n	81020 <__aeabi_dmul+0x134>
   80fe8:	f104 0414 	add.w	r4, r4, #20
   80fec:	f1c4 0520 	rsb	r5, r4, #32
   80ff0:	fa00 f305 	lsl.w	r3, r0, r5
   80ff4:	fa20 f004 	lsr.w	r0, r0, r4
   80ff8:	fa01 f205 	lsl.w	r2, r1, r5
   80ffc:	ea40 0002 	orr.w	r0, r0, r2
   81000:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81004:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81008:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8100c:	fa21 f604 	lsr.w	r6, r1, r4
   81010:	eb42 0106 	adc.w	r1, r2, r6
   81014:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81018:	bf08      	it	eq
   8101a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8101e:	bd70      	pop	{r4, r5, r6, pc}
   81020:	f1c4 040c 	rsb	r4, r4, #12
   81024:	f1c4 0520 	rsb	r5, r4, #32
   81028:	fa00 f304 	lsl.w	r3, r0, r4
   8102c:	fa20 f005 	lsr.w	r0, r0, r5
   81030:	fa01 f204 	lsl.w	r2, r1, r4
   81034:	ea40 0002 	orr.w	r0, r0, r2
   81038:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8103c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81040:	f141 0100 	adc.w	r1, r1, #0
   81044:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81048:	bf08      	it	eq
   8104a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8104e:	bd70      	pop	{r4, r5, r6, pc}
   81050:	f1c4 0520 	rsb	r5, r4, #32
   81054:	fa00 f205 	lsl.w	r2, r0, r5
   81058:	ea4e 0e02 	orr.w	lr, lr, r2
   8105c:	fa20 f304 	lsr.w	r3, r0, r4
   81060:	fa01 f205 	lsl.w	r2, r1, r5
   81064:	ea43 0302 	orr.w	r3, r3, r2
   81068:	fa21 f004 	lsr.w	r0, r1, r4
   8106c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81070:	fa21 f204 	lsr.w	r2, r1, r4
   81074:	ea20 0002 	bic.w	r0, r0, r2
   81078:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8107c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81080:	bf08      	it	eq
   81082:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81086:	bd70      	pop	{r4, r5, r6, pc}
   81088:	f094 0f00 	teq	r4, #0
   8108c:	d10f      	bne.n	810ae <__aeabi_dmul+0x1c2>
   8108e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81092:	0040      	lsls	r0, r0, #1
   81094:	eb41 0101 	adc.w	r1, r1, r1
   81098:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8109c:	bf08      	it	eq
   8109e:	3c01      	subeq	r4, #1
   810a0:	d0f7      	beq.n	81092 <__aeabi_dmul+0x1a6>
   810a2:	ea41 0106 	orr.w	r1, r1, r6
   810a6:	f095 0f00 	teq	r5, #0
   810aa:	bf18      	it	ne
   810ac:	4770      	bxne	lr
   810ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   810b2:	0052      	lsls	r2, r2, #1
   810b4:	eb43 0303 	adc.w	r3, r3, r3
   810b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   810bc:	bf08      	it	eq
   810be:	3d01      	subeq	r5, #1
   810c0:	d0f7      	beq.n	810b2 <__aeabi_dmul+0x1c6>
   810c2:	ea43 0306 	orr.w	r3, r3, r6
   810c6:	4770      	bx	lr
   810c8:	ea94 0f0c 	teq	r4, ip
   810cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   810d0:	bf18      	it	ne
   810d2:	ea95 0f0c 	teqne	r5, ip
   810d6:	d00c      	beq.n	810f2 <__aeabi_dmul+0x206>
   810d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   810dc:	bf18      	it	ne
   810de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   810e2:	d1d1      	bne.n	81088 <__aeabi_dmul+0x19c>
   810e4:	ea81 0103 	eor.w	r1, r1, r3
   810e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   810ec:	f04f 0000 	mov.w	r0, #0
   810f0:	bd70      	pop	{r4, r5, r6, pc}
   810f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   810f6:	bf06      	itte	eq
   810f8:	4610      	moveq	r0, r2
   810fa:	4619      	moveq	r1, r3
   810fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81100:	d019      	beq.n	81136 <__aeabi_dmul+0x24a>
   81102:	ea94 0f0c 	teq	r4, ip
   81106:	d102      	bne.n	8110e <__aeabi_dmul+0x222>
   81108:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8110c:	d113      	bne.n	81136 <__aeabi_dmul+0x24a>
   8110e:	ea95 0f0c 	teq	r5, ip
   81112:	d105      	bne.n	81120 <__aeabi_dmul+0x234>
   81114:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81118:	bf1c      	itt	ne
   8111a:	4610      	movne	r0, r2
   8111c:	4619      	movne	r1, r3
   8111e:	d10a      	bne.n	81136 <__aeabi_dmul+0x24a>
   81120:	ea81 0103 	eor.w	r1, r1, r3
   81124:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81128:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8112c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81130:	f04f 0000 	mov.w	r0, #0
   81134:	bd70      	pop	{r4, r5, r6, pc}
   81136:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8113a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8113e:	bd70      	pop	{r4, r5, r6, pc}

00081140 <__aeabi_ddiv>:
   81140:	b570      	push	{r4, r5, r6, lr}
   81142:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81146:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8114a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8114e:	bf1d      	ittte	ne
   81150:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81154:	ea94 0f0c 	teqne	r4, ip
   81158:	ea95 0f0c 	teqne	r5, ip
   8115c:	f000 f8a7 	bleq	812ae <__aeabi_ddiv+0x16e>
   81160:	eba4 0405 	sub.w	r4, r4, r5
   81164:	ea81 0e03 	eor.w	lr, r1, r3
   81168:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8116c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81170:	f000 8088 	beq.w	81284 <__aeabi_ddiv+0x144>
   81174:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81178:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8117c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81180:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81184:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81188:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8118c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81190:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81194:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81198:	429d      	cmp	r5, r3
   8119a:	bf08      	it	eq
   8119c:	4296      	cmpeq	r6, r2
   8119e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   811a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   811a6:	d202      	bcs.n	811ae <__aeabi_ddiv+0x6e>
   811a8:	085b      	lsrs	r3, r3, #1
   811aa:	ea4f 0232 	mov.w	r2, r2, rrx
   811ae:	1ab6      	subs	r6, r6, r2
   811b0:	eb65 0503 	sbc.w	r5, r5, r3
   811b4:	085b      	lsrs	r3, r3, #1
   811b6:	ea4f 0232 	mov.w	r2, r2, rrx
   811ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   811be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   811c2:	ebb6 0e02 	subs.w	lr, r6, r2
   811c6:	eb75 0e03 	sbcs.w	lr, r5, r3
   811ca:	bf22      	ittt	cs
   811cc:	1ab6      	subcs	r6, r6, r2
   811ce:	4675      	movcs	r5, lr
   811d0:	ea40 000c 	orrcs.w	r0, r0, ip
   811d4:	085b      	lsrs	r3, r3, #1
   811d6:	ea4f 0232 	mov.w	r2, r2, rrx
   811da:	ebb6 0e02 	subs.w	lr, r6, r2
   811de:	eb75 0e03 	sbcs.w	lr, r5, r3
   811e2:	bf22      	ittt	cs
   811e4:	1ab6      	subcs	r6, r6, r2
   811e6:	4675      	movcs	r5, lr
   811e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   811ec:	085b      	lsrs	r3, r3, #1
   811ee:	ea4f 0232 	mov.w	r2, r2, rrx
   811f2:	ebb6 0e02 	subs.w	lr, r6, r2
   811f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   811fa:	bf22      	ittt	cs
   811fc:	1ab6      	subcs	r6, r6, r2
   811fe:	4675      	movcs	r5, lr
   81200:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81204:	085b      	lsrs	r3, r3, #1
   81206:	ea4f 0232 	mov.w	r2, r2, rrx
   8120a:	ebb6 0e02 	subs.w	lr, r6, r2
   8120e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81212:	bf22      	ittt	cs
   81214:	1ab6      	subcs	r6, r6, r2
   81216:	4675      	movcs	r5, lr
   81218:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8121c:	ea55 0e06 	orrs.w	lr, r5, r6
   81220:	d018      	beq.n	81254 <__aeabi_ddiv+0x114>
   81222:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81226:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8122a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8122e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81232:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81236:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8123a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8123e:	d1c0      	bne.n	811c2 <__aeabi_ddiv+0x82>
   81240:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81244:	d10b      	bne.n	8125e <__aeabi_ddiv+0x11e>
   81246:	ea41 0100 	orr.w	r1, r1, r0
   8124a:	f04f 0000 	mov.w	r0, #0
   8124e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81252:	e7b6      	b.n	811c2 <__aeabi_ddiv+0x82>
   81254:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81258:	bf04      	itt	eq
   8125a:	4301      	orreq	r1, r0
   8125c:	2000      	moveq	r0, #0
   8125e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81262:	bf88      	it	hi
   81264:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81268:	f63f aeaf 	bhi.w	80fca <__aeabi_dmul+0xde>
   8126c:	ebb5 0c03 	subs.w	ip, r5, r3
   81270:	bf04      	itt	eq
   81272:	ebb6 0c02 	subseq.w	ip, r6, r2
   81276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8127a:	f150 0000 	adcs.w	r0, r0, #0
   8127e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81282:	bd70      	pop	{r4, r5, r6, pc}
   81284:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81288:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8128c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81290:	bfc2      	ittt	gt
   81292:	ebd4 050c 	rsbsgt	r5, r4, ip
   81296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8129a:	bd70      	popgt	{r4, r5, r6, pc}
   8129c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   812a0:	f04f 0e00 	mov.w	lr, #0
   812a4:	3c01      	subs	r4, #1
   812a6:	e690      	b.n	80fca <__aeabi_dmul+0xde>
   812a8:	ea45 0e06 	orr.w	lr, r5, r6
   812ac:	e68d      	b.n	80fca <__aeabi_dmul+0xde>
   812ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   812b2:	ea94 0f0c 	teq	r4, ip
   812b6:	bf08      	it	eq
   812b8:	ea95 0f0c 	teqeq	r5, ip
   812bc:	f43f af3b 	beq.w	81136 <__aeabi_dmul+0x24a>
   812c0:	ea94 0f0c 	teq	r4, ip
   812c4:	d10a      	bne.n	812dc <__aeabi_ddiv+0x19c>
   812c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   812ca:	f47f af34 	bne.w	81136 <__aeabi_dmul+0x24a>
   812ce:	ea95 0f0c 	teq	r5, ip
   812d2:	f47f af25 	bne.w	81120 <__aeabi_dmul+0x234>
   812d6:	4610      	mov	r0, r2
   812d8:	4619      	mov	r1, r3
   812da:	e72c      	b.n	81136 <__aeabi_dmul+0x24a>
   812dc:	ea95 0f0c 	teq	r5, ip
   812e0:	d106      	bne.n	812f0 <__aeabi_ddiv+0x1b0>
   812e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   812e6:	f43f aefd 	beq.w	810e4 <__aeabi_dmul+0x1f8>
   812ea:	4610      	mov	r0, r2
   812ec:	4619      	mov	r1, r3
   812ee:	e722      	b.n	81136 <__aeabi_dmul+0x24a>
   812f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   812f4:	bf18      	it	ne
   812f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   812fa:	f47f aec5 	bne.w	81088 <__aeabi_dmul+0x19c>
   812fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81302:	f47f af0d 	bne.w	81120 <__aeabi_dmul+0x234>
   81306:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8130a:	f47f aeeb 	bne.w	810e4 <__aeabi_dmul+0x1f8>
   8130e:	e712      	b.n	81136 <__aeabi_dmul+0x24a>

00081310 <__aeabi_d2f>:
   81310:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81314:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   81318:	bf24      	itt	cs
   8131a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   8131e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   81322:	d90d      	bls.n	81340 <__aeabi_d2f+0x30>
   81324:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81328:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   8132c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81330:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81334:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   81338:	bf08      	it	eq
   8133a:	f020 0001 	biceq.w	r0, r0, #1
   8133e:	4770      	bx	lr
   81340:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   81344:	d121      	bne.n	8138a <__aeabi_d2f+0x7a>
   81346:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   8134a:	bfbc      	itt	lt
   8134c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   81350:	4770      	bxlt	lr
   81352:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81356:	ea4f 5252 	mov.w	r2, r2, lsr #21
   8135a:	f1c2 0218 	rsb	r2, r2, #24
   8135e:	f1c2 0c20 	rsb	ip, r2, #32
   81362:	fa10 f30c 	lsls.w	r3, r0, ip
   81366:	fa20 f002 	lsr.w	r0, r0, r2
   8136a:	bf18      	it	ne
   8136c:	f040 0001 	orrne.w	r0, r0, #1
   81370:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81374:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   81378:	fa03 fc0c 	lsl.w	ip, r3, ip
   8137c:	ea40 000c 	orr.w	r0, r0, ip
   81380:	fa23 f302 	lsr.w	r3, r3, r2
   81384:	ea4f 0343 	mov.w	r3, r3, lsl #1
   81388:	e7cc      	b.n	81324 <__aeabi_d2f+0x14>
   8138a:	ea7f 5362 	mvns.w	r3, r2, asr #21
   8138e:	d107      	bne.n	813a0 <__aeabi_d2f+0x90>
   81390:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81394:	bf1e      	ittt	ne
   81396:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8139a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   8139e:	4770      	bxne	lr
   813a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   813a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   813a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   813ac:	4770      	bx	lr
   813ae:	bf00      	nop

000813b0 <__aeabi_frsub>:
   813b0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   813b4:	e002      	b.n	813bc <__addsf3>
   813b6:	bf00      	nop

000813b8 <__aeabi_fsub>:
   813b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000813bc <__addsf3>:
   813bc:	0042      	lsls	r2, r0, #1
   813be:	bf1f      	itttt	ne
   813c0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   813c4:	ea92 0f03 	teqne	r2, r3
   813c8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   813cc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   813d0:	d06a      	beq.n	814a8 <__addsf3+0xec>
   813d2:	ea4f 6212 	mov.w	r2, r2, lsr #24
   813d6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   813da:	bfc1      	itttt	gt
   813dc:	18d2      	addgt	r2, r2, r3
   813de:	4041      	eorgt	r1, r0
   813e0:	4048      	eorgt	r0, r1
   813e2:	4041      	eorgt	r1, r0
   813e4:	bfb8      	it	lt
   813e6:	425b      	neglt	r3, r3
   813e8:	2b19      	cmp	r3, #25
   813ea:	bf88      	it	hi
   813ec:	4770      	bxhi	lr
   813ee:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   813f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   813f6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   813fa:	bf18      	it	ne
   813fc:	4240      	negne	r0, r0
   813fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81402:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81406:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8140a:	bf18      	it	ne
   8140c:	4249      	negne	r1, r1
   8140e:	ea92 0f03 	teq	r2, r3
   81412:	d03f      	beq.n	81494 <__addsf3+0xd8>
   81414:	f1a2 0201 	sub.w	r2, r2, #1
   81418:	fa41 fc03 	asr.w	ip, r1, r3
   8141c:	eb10 000c 	adds.w	r0, r0, ip
   81420:	f1c3 0320 	rsb	r3, r3, #32
   81424:	fa01 f103 	lsl.w	r1, r1, r3
   81428:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8142c:	d502      	bpl.n	81434 <__addsf3+0x78>
   8142e:	4249      	negs	r1, r1
   81430:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81434:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81438:	d313      	bcc.n	81462 <__addsf3+0xa6>
   8143a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   8143e:	d306      	bcc.n	8144e <__addsf3+0x92>
   81440:	0840      	lsrs	r0, r0, #1
   81442:	ea4f 0131 	mov.w	r1, r1, rrx
   81446:	f102 0201 	add.w	r2, r2, #1
   8144a:	2afe      	cmp	r2, #254	; 0xfe
   8144c:	d251      	bcs.n	814f2 <__addsf3+0x136>
   8144e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81452:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81456:	bf08      	it	eq
   81458:	f020 0001 	biceq.w	r0, r0, #1
   8145c:	ea40 0003 	orr.w	r0, r0, r3
   81460:	4770      	bx	lr
   81462:	0049      	lsls	r1, r1, #1
   81464:	eb40 0000 	adc.w	r0, r0, r0
   81468:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   8146c:	f1a2 0201 	sub.w	r2, r2, #1
   81470:	d1ed      	bne.n	8144e <__addsf3+0x92>
   81472:	fab0 fc80 	clz	ip, r0
   81476:	f1ac 0c08 	sub.w	ip, ip, #8
   8147a:	ebb2 020c 	subs.w	r2, r2, ip
   8147e:	fa00 f00c 	lsl.w	r0, r0, ip
   81482:	bfaa      	itet	ge
   81484:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81488:	4252      	neglt	r2, r2
   8148a:	4318      	orrge	r0, r3
   8148c:	bfbc      	itt	lt
   8148e:	40d0      	lsrlt	r0, r2
   81490:	4318      	orrlt	r0, r3
   81492:	4770      	bx	lr
   81494:	f092 0f00 	teq	r2, #0
   81498:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   8149c:	bf06      	itte	eq
   8149e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   814a2:	3201      	addeq	r2, #1
   814a4:	3b01      	subne	r3, #1
   814a6:	e7b5      	b.n	81414 <__addsf3+0x58>
   814a8:	ea4f 0341 	mov.w	r3, r1, lsl #1
   814ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   814b0:	bf18      	it	ne
   814b2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   814b6:	d021      	beq.n	814fc <__addsf3+0x140>
   814b8:	ea92 0f03 	teq	r2, r3
   814bc:	d004      	beq.n	814c8 <__addsf3+0x10c>
   814be:	f092 0f00 	teq	r2, #0
   814c2:	bf08      	it	eq
   814c4:	4608      	moveq	r0, r1
   814c6:	4770      	bx	lr
   814c8:	ea90 0f01 	teq	r0, r1
   814cc:	bf1c      	itt	ne
   814ce:	2000      	movne	r0, #0
   814d0:	4770      	bxne	lr
   814d2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   814d6:	d104      	bne.n	814e2 <__addsf3+0x126>
   814d8:	0040      	lsls	r0, r0, #1
   814da:	bf28      	it	cs
   814dc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   814e0:	4770      	bx	lr
   814e2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   814e6:	bf3c      	itt	cc
   814e8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   814ec:	4770      	bxcc	lr
   814ee:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   814f2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   814f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   814fa:	4770      	bx	lr
   814fc:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81500:	bf16      	itet	ne
   81502:	4608      	movne	r0, r1
   81504:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81508:	4601      	movne	r1, r0
   8150a:	0242      	lsls	r2, r0, #9
   8150c:	bf06      	itte	eq
   8150e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   81512:	ea90 0f01 	teqeq	r0, r1
   81516:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8151a:	4770      	bx	lr

0008151c <__aeabi_ui2f>:
   8151c:	f04f 0300 	mov.w	r3, #0
   81520:	e004      	b.n	8152c <__aeabi_i2f+0x8>
   81522:	bf00      	nop

00081524 <__aeabi_i2f>:
   81524:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81528:	bf48      	it	mi
   8152a:	4240      	negmi	r0, r0
   8152c:	ea5f 0c00 	movs.w	ip, r0
   81530:	bf08      	it	eq
   81532:	4770      	bxeq	lr
   81534:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81538:	4601      	mov	r1, r0
   8153a:	f04f 0000 	mov.w	r0, #0
   8153e:	e01c      	b.n	8157a <__aeabi_l2f+0x2a>

00081540 <__aeabi_ul2f>:
   81540:	ea50 0201 	orrs.w	r2, r0, r1
   81544:	bf08      	it	eq
   81546:	4770      	bxeq	lr
   81548:	f04f 0300 	mov.w	r3, #0
   8154c:	e00a      	b.n	81564 <__aeabi_l2f+0x14>
   8154e:	bf00      	nop

00081550 <__aeabi_l2f>:
   81550:	ea50 0201 	orrs.w	r2, r0, r1
   81554:	bf08      	it	eq
   81556:	4770      	bxeq	lr
   81558:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   8155c:	d502      	bpl.n	81564 <__aeabi_l2f+0x14>
   8155e:	4240      	negs	r0, r0
   81560:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81564:	ea5f 0c01 	movs.w	ip, r1
   81568:	bf02      	ittt	eq
   8156a:	4684      	moveq	ip, r0
   8156c:	4601      	moveq	r1, r0
   8156e:	2000      	moveq	r0, #0
   81570:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81574:	bf08      	it	eq
   81576:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8157a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   8157e:	fabc f28c 	clz	r2, ip
   81582:	3a08      	subs	r2, #8
   81584:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81588:	db10      	blt.n	815ac <__aeabi_l2f+0x5c>
   8158a:	fa01 fc02 	lsl.w	ip, r1, r2
   8158e:	4463      	add	r3, ip
   81590:	fa00 fc02 	lsl.w	ip, r0, r2
   81594:	f1c2 0220 	rsb	r2, r2, #32
   81598:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8159c:	fa20 f202 	lsr.w	r2, r0, r2
   815a0:	eb43 0002 	adc.w	r0, r3, r2
   815a4:	bf08      	it	eq
   815a6:	f020 0001 	biceq.w	r0, r0, #1
   815aa:	4770      	bx	lr
   815ac:	f102 0220 	add.w	r2, r2, #32
   815b0:	fa01 fc02 	lsl.w	ip, r1, r2
   815b4:	f1c2 0220 	rsb	r2, r2, #32
   815b8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   815bc:	fa21 f202 	lsr.w	r2, r1, r2
   815c0:	eb43 0002 	adc.w	r0, r3, r2
   815c4:	bf08      	it	eq
   815c6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   815ca:	4770      	bx	lr

000815cc <__aeabi_fmul>:
   815cc:	f04f 0cff 	mov.w	ip, #255	; 0xff
   815d0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   815d4:	bf1e      	ittt	ne
   815d6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   815da:	ea92 0f0c 	teqne	r2, ip
   815de:	ea93 0f0c 	teqne	r3, ip
   815e2:	d06f      	beq.n	816c4 <__aeabi_fmul+0xf8>
   815e4:	441a      	add	r2, r3
   815e6:	ea80 0c01 	eor.w	ip, r0, r1
   815ea:	0240      	lsls	r0, r0, #9
   815ec:	bf18      	it	ne
   815ee:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   815f2:	d01e      	beq.n	81632 <__aeabi_fmul+0x66>
   815f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   815f8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   815fc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81600:	fba0 3101 	umull	r3, r1, r0, r1
   81604:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81608:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   8160c:	bf3e      	ittt	cc
   8160e:	0049      	lslcc	r1, r1, #1
   81610:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81614:	005b      	lslcc	r3, r3, #1
   81616:	ea40 0001 	orr.w	r0, r0, r1
   8161a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   8161e:	2afd      	cmp	r2, #253	; 0xfd
   81620:	d81d      	bhi.n	8165e <__aeabi_fmul+0x92>
   81622:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81626:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8162a:	bf08      	it	eq
   8162c:	f020 0001 	biceq.w	r0, r0, #1
   81630:	4770      	bx	lr
   81632:	f090 0f00 	teq	r0, #0
   81636:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   8163a:	bf08      	it	eq
   8163c:	0249      	lsleq	r1, r1, #9
   8163e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81642:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81646:	3a7f      	subs	r2, #127	; 0x7f
   81648:	bfc2      	ittt	gt
   8164a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   8164e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81652:	4770      	bxgt	lr
   81654:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81658:	f04f 0300 	mov.w	r3, #0
   8165c:	3a01      	subs	r2, #1
   8165e:	dc5d      	bgt.n	8171c <__aeabi_fmul+0x150>
   81660:	f112 0f19 	cmn.w	r2, #25
   81664:	bfdc      	itt	le
   81666:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   8166a:	4770      	bxle	lr
   8166c:	f1c2 0200 	rsb	r2, r2, #0
   81670:	0041      	lsls	r1, r0, #1
   81672:	fa21 f102 	lsr.w	r1, r1, r2
   81676:	f1c2 0220 	rsb	r2, r2, #32
   8167a:	fa00 fc02 	lsl.w	ip, r0, r2
   8167e:	ea5f 0031 	movs.w	r0, r1, rrx
   81682:	f140 0000 	adc.w	r0, r0, #0
   81686:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8168a:	bf08      	it	eq
   8168c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81690:	4770      	bx	lr
   81692:	f092 0f00 	teq	r2, #0
   81696:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8169a:	bf02      	ittt	eq
   8169c:	0040      	lsleq	r0, r0, #1
   8169e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   816a2:	3a01      	subeq	r2, #1
   816a4:	d0f9      	beq.n	8169a <__aeabi_fmul+0xce>
   816a6:	ea40 000c 	orr.w	r0, r0, ip
   816aa:	f093 0f00 	teq	r3, #0
   816ae:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   816b2:	bf02      	ittt	eq
   816b4:	0049      	lsleq	r1, r1, #1
   816b6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   816ba:	3b01      	subeq	r3, #1
   816bc:	d0f9      	beq.n	816b2 <__aeabi_fmul+0xe6>
   816be:	ea41 010c 	orr.w	r1, r1, ip
   816c2:	e78f      	b.n	815e4 <__aeabi_fmul+0x18>
   816c4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   816c8:	ea92 0f0c 	teq	r2, ip
   816cc:	bf18      	it	ne
   816ce:	ea93 0f0c 	teqne	r3, ip
   816d2:	d00a      	beq.n	816ea <__aeabi_fmul+0x11e>
   816d4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   816d8:	bf18      	it	ne
   816da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   816de:	d1d8      	bne.n	81692 <__aeabi_fmul+0xc6>
   816e0:	ea80 0001 	eor.w	r0, r0, r1
   816e4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   816e8:	4770      	bx	lr
   816ea:	f090 0f00 	teq	r0, #0
   816ee:	bf17      	itett	ne
   816f0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   816f4:	4608      	moveq	r0, r1
   816f6:	f091 0f00 	teqne	r1, #0
   816fa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   816fe:	d014      	beq.n	8172a <__aeabi_fmul+0x15e>
   81700:	ea92 0f0c 	teq	r2, ip
   81704:	d101      	bne.n	8170a <__aeabi_fmul+0x13e>
   81706:	0242      	lsls	r2, r0, #9
   81708:	d10f      	bne.n	8172a <__aeabi_fmul+0x15e>
   8170a:	ea93 0f0c 	teq	r3, ip
   8170e:	d103      	bne.n	81718 <__aeabi_fmul+0x14c>
   81710:	024b      	lsls	r3, r1, #9
   81712:	bf18      	it	ne
   81714:	4608      	movne	r0, r1
   81716:	d108      	bne.n	8172a <__aeabi_fmul+0x15e>
   81718:	ea80 0001 	eor.w	r0, r0, r1
   8171c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81720:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81724:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81728:	4770      	bx	lr
   8172a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8172e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81732:	4770      	bx	lr

00081734 <__aeabi_fdiv>:
   81734:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81738:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   8173c:	bf1e      	ittt	ne
   8173e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81742:	ea92 0f0c 	teqne	r2, ip
   81746:	ea93 0f0c 	teqne	r3, ip
   8174a:	d069      	beq.n	81820 <__aeabi_fdiv+0xec>
   8174c:	eba2 0203 	sub.w	r2, r2, r3
   81750:	ea80 0c01 	eor.w	ip, r0, r1
   81754:	0249      	lsls	r1, r1, #9
   81756:	ea4f 2040 	mov.w	r0, r0, lsl #9
   8175a:	d037      	beq.n	817cc <__aeabi_fdiv+0x98>
   8175c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81760:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81764:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81768:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8176c:	428b      	cmp	r3, r1
   8176e:	bf38      	it	cc
   81770:	005b      	lslcc	r3, r3, #1
   81772:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81776:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8177a:	428b      	cmp	r3, r1
   8177c:	bf24      	itt	cs
   8177e:	1a5b      	subcs	r3, r3, r1
   81780:	ea40 000c 	orrcs.w	r0, r0, ip
   81784:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81788:	bf24      	itt	cs
   8178a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   8178e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81792:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81796:	bf24      	itt	cs
   81798:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   8179c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   817a0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   817a4:	bf24      	itt	cs
   817a6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   817aa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   817ae:	011b      	lsls	r3, r3, #4
   817b0:	bf18      	it	ne
   817b2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   817b6:	d1e0      	bne.n	8177a <__aeabi_fdiv+0x46>
   817b8:	2afd      	cmp	r2, #253	; 0xfd
   817ba:	f63f af50 	bhi.w	8165e <__aeabi_fmul+0x92>
   817be:	428b      	cmp	r3, r1
   817c0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   817c4:	bf08      	it	eq
   817c6:	f020 0001 	biceq.w	r0, r0, #1
   817ca:	4770      	bx	lr
   817cc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   817d0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   817d4:	327f      	adds	r2, #127	; 0x7f
   817d6:	bfc2      	ittt	gt
   817d8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   817dc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   817e0:	4770      	bxgt	lr
   817e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   817e6:	f04f 0300 	mov.w	r3, #0
   817ea:	3a01      	subs	r2, #1
   817ec:	e737      	b.n	8165e <__aeabi_fmul+0x92>
   817ee:	f092 0f00 	teq	r2, #0
   817f2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   817f6:	bf02      	ittt	eq
   817f8:	0040      	lsleq	r0, r0, #1
   817fa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   817fe:	3a01      	subeq	r2, #1
   81800:	d0f9      	beq.n	817f6 <__aeabi_fdiv+0xc2>
   81802:	ea40 000c 	orr.w	r0, r0, ip
   81806:	f093 0f00 	teq	r3, #0
   8180a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8180e:	bf02      	ittt	eq
   81810:	0049      	lsleq	r1, r1, #1
   81812:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81816:	3b01      	subeq	r3, #1
   81818:	d0f9      	beq.n	8180e <__aeabi_fdiv+0xda>
   8181a:	ea41 010c 	orr.w	r1, r1, ip
   8181e:	e795      	b.n	8174c <__aeabi_fdiv+0x18>
   81820:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81824:	ea92 0f0c 	teq	r2, ip
   81828:	d108      	bne.n	8183c <__aeabi_fdiv+0x108>
   8182a:	0242      	lsls	r2, r0, #9
   8182c:	f47f af7d 	bne.w	8172a <__aeabi_fmul+0x15e>
   81830:	ea93 0f0c 	teq	r3, ip
   81834:	f47f af70 	bne.w	81718 <__aeabi_fmul+0x14c>
   81838:	4608      	mov	r0, r1
   8183a:	e776      	b.n	8172a <__aeabi_fmul+0x15e>
   8183c:	ea93 0f0c 	teq	r3, ip
   81840:	d104      	bne.n	8184c <__aeabi_fdiv+0x118>
   81842:	024b      	lsls	r3, r1, #9
   81844:	f43f af4c 	beq.w	816e0 <__aeabi_fmul+0x114>
   81848:	4608      	mov	r0, r1
   8184a:	e76e      	b.n	8172a <__aeabi_fmul+0x15e>
   8184c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81850:	bf18      	it	ne
   81852:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81856:	d1ca      	bne.n	817ee <__aeabi_fdiv+0xba>
   81858:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   8185c:	f47f af5c 	bne.w	81718 <__aeabi_fmul+0x14c>
   81860:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81864:	f47f af3c 	bne.w	816e0 <__aeabi_fmul+0x114>
   81868:	e75f      	b.n	8172a <__aeabi_fmul+0x15e>
   8186a:	bf00      	nop

0008186c <__aeabi_f2uiz>:
   8186c:	0042      	lsls	r2, r0, #1
   8186e:	d20e      	bcs.n	8188e <__aeabi_f2uiz+0x22>
   81870:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81874:	d30b      	bcc.n	8188e <__aeabi_f2uiz+0x22>
   81876:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8187a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8187e:	d409      	bmi.n	81894 <__aeabi_f2uiz+0x28>
   81880:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81884:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81888:	fa23 f002 	lsr.w	r0, r3, r2
   8188c:	4770      	bx	lr
   8188e:	f04f 0000 	mov.w	r0, #0
   81892:	4770      	bx	lr
   81894:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81898:	d101      	bne.n	8189e <__aeabi_f2uiz+0x32>
   8189a:	0242      	lsls	r2, r0, #9
   8189c:	d102      	bne.n	818a4 <__aeabi_f2uiz+0x38>
   8189e:	f04f 30ff 	mov.w	r0, #4294967295
   818a2:	4770      	bx	lr
   818a4:	f04f 0000 	mov.w	r0, #0
   818a8:	4770      	bx	lr
   818aa:	bf00      	nop

000818ac <__libc_init_array>:
   818ac:	b570      	push	{r4, r5, r6, lr}
   818ae:	4e0f      	ldr	r6, [pc, #60]	; (818ec <__libc_init_array+0x40>)
   818b0:	4d0f      	ldr	r5, [pc, #60]	; (818f0 <__libc_init_array+0x44>)
   818b2:	1b76      	subs	r6, r6, r5
   818b4:	10b6      	asrs	r6, r6, #2
   818b6:	bf18      	it	ne
   818b8:	2400      	movne	r4, #0
   818ba:	d005      	beq.n	818c8 <__libc_init_array+0x1c>
   818bc:	3401      	adds	r4, #1
   818be:	f855 3b04 	ldr.w	r3, [r5], #4
   818c2:	4798      	blx	r3
   818c4:	42a6      	cmp	r6, r4
   818c6:	d1f9      	bne.n	818bc <__libc_init_array+0x10>
   818c8:	4e0a      	ldr	r6, [pc, #40]	; (818f4 <__libc_init_array+0x48>)
   818ca:	4d0b      	ldr	r5, [pc, #44]	; (818f8 <__libc_init_array+0x4c>)
   818cc:	f000 f8e0 	bl	81a90 <_init>
   818d0:	1b76      	subs	r6, r6, r5
   818d2:	10b6      	asrs	r6, r6, #2
   818d4:	bf18      	it	ne
   818d6:	2400      	movne	r4, #0
   818d8:	d006      	beq.n	818e8 <__libc_init_array+0x3c>
   818da:	3401      	adds	r4, #1
   818dc:	f855 3b04 	ldr.w	r3, [r5], #4
   818e0:	4798      	blx	r3
   818e2:	42a6      	cmp	r6, r4
   818e4:	d1f9      	bne.n	818da <__libc_init_array+0x2e>
   818e6:	bd70      	pop	{r4, r5, r6, pc}
   818e8:	bd70      	pop	{r4, r5, r6, pc}
   818ea:	bf00      	nop
   818ec:	00081a9c 	.word	0x00081a9c
   818f0:	00081a9c 	.word	0x00081a9c
   818f4:	00081aa4 	.word	0x00081aa4
   818f8:	00081a9c 	.word	0x00081a9c

000818fc <register_fini>:
   818fc:	4b02      	ldr	r3, [pc, #8]	; (81908 <register_fini+0xc>)
   818fe:	b113      	cbz	r3, 81906 <register_fini+0xa>
   81900:	4802      	ldr	r0, [pc, #8]	; (8190c <register_fini+0x10>)
   81902:	f000 b805 	b.w	81910 <atexit>
   81906:	4770      	bx	lr
   81908:	00000000 	.word	0x00000000
   8190c:	0008191d 	.word	0x0008191d

00081910 <atexit>:
   81910:	2300      	movs	r3, #0
   81912:	4601      	mov	r1, r0
   81914:	461a      	mov	r2, r3
   81916:	4618      	mov	r0, r3
   81918:	f000 b81e 	b.w	81958 <__register_exitproc>

0008191c <__libc_fini_array>:
   8191c:	b538      	push	{r3, r4, r5, lr}
   8191e:	4c0a      	ldr	r4, [pc, #40]	; (81948 <__libc_fini_array+0x2c>)
   81920:	4d0a      	ldr	r5, [pc, #40]	; (8194c <__libc_fini_array+0x30>)
   81922:	1b64      	subs	r4, r4, r5
   81924:	10a4      	asrs	r4, r4, #2
   81926:	d00a      	beq.n	8193e <__libc_fini_array+0x22>
   81928:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8192c:	3b01      	subs	r3, #1
   8192e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81932:	3c01      	subs	r4, #1
   81934:	f855 3904 	ldr.w	r3, [r5], #-4
   81938:	4798      	blx	r3
   8193a:	2c00      	cmp	r4, #0
   8193c:	d1f9      	bne.n	81932 <__libc_fini_array+0x16>
   8193e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81942:	f000 b8af 	b.w	81aa4 <_fini>
   81946:	bf00      	nop
   81948:	00081ab4 	.word	0x00081ab4
   8194c:	00081ab0 	.word	0x00081ab0

00081950 <__retarget_lock_acquire_recursive>:
   81950:	4770      	bx	lr
   81952:	bf00      	nop

00081954 <__retarget_lock_release_recursive>:
   81954:	4770      	bx	lr
   81956:	bf00      	nop

00081958 <__register_exitproc>:
   81958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8195c:	4d2c      	ldr	r5, [pc, #176]	; (81a10 <__register_exitproc+0xb8>)
   8195e:	4606      	mov	r6, r0
   81960:	6828      	ldr	r0, [r5, #0]
   81962:	4698      	mov	r8, r3
   81964:	460f      	mov	r7, r1
   81966:	4691      	mov	r9, r2
   81968:	f7ff fff2 	bl	81950 <__retarget_lock_acquire_recursive>
   8196c:	4b29      	ldr	r3, [pc, #164]	; (81a14 <__register_exitproc+0xbc>)
   8196e:	681c      	ldr	r4, [r3, #0]
   81970:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   81974:	2b00      	cmp	r3, #0
   81976:	d03e      	beq.n	819f6 <__register_exitproc+0x9e>
   81978:	685a      	ldr	r2, [r3, #4]
   8197a:	2a1f      	cmp	r2, #31
   8197c:	dc1c      	bgt.n	819b8 <__register_exitproc+0x60>
   8197e:	f102 0e01 	add.w	lr, r2, #1
   81982:	b176      	cbz	r6, 819a2 <__register_exitproc+0x4a>
   81984:	2101      	movs	r1, #1
   81986:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8198a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8198e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81992:	4091      	lsls	r1, r2
   81994:	4308      	orrs	r0, r1
   81996:	2e02      	cmp	r6, #2
   81998:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8199c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   819a0:	d023      	beq.n	819ea <__register_exitproc+0x92>
   819a2:	3202      	adds	r2, #2
   819a4:	f8c3 e004 	str.w	lr, [r3, #4]
   819a8:	6828      	ldr	r0, [r5, #0]
   819aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   819ae:	f7ff ffd1 	bl	81954 <__retarget_lock_release_recursive>
   819b2:	2000      	movs	r0, #0
   819b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   819b8:	4b17      	ldr	r3, [pc, #92]	; (81a18 <__register_exitproc+0xc0>)
   819ba:	b30b      	cbz	r3, 81a00 <__register_exitproc+0xa8>
   819bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   819c0:	f3af 8000 	nop.w
   819c4:	4603      	mov	r3, r0
   819c6:	b1d8      	cbz	r0, 81a00 <__register_exitproc+0xa8>
   819c8:	2000      	movs	r0, #0
   819ca:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   819ce:	f04f 0e01 	mov.w	lr, #1
   819d2:	6058      	str	r0, [r3, #4]
   819d4:	6019      	str	r1, [r3, #0]
   819d6:	4602      	mov	r2, r0
   819d8:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   819dc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   819e0:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   819e4:	2e00      	cmp	r6, #0
   819e6:	d0dc      	beq.n	819a2 <__register_exitproc+0x4a>
   819e8:	e7cc      	b.n	81984 <__register_exitproc+0x2c>
   819ea:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   819ee:	4301      	orrs	r1, r0
   819f0:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   819f4:	e7d5      	b.n	819a2 <__register_exitproc+0x4a>
   819f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   819fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   819fe:	e7bb      	b.n	81978 <__register_exitproc+0x20>
   81a00:	6828      	ldr	r0, [r5, #0]
   81a02:	f7ff ffa7 	bl	81954 <__retarget_lock_release_recursive>
   81a06:	f04f 30ff 	mov.w	r0, #4294967295
   81a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81a0e:	bf00      	nop
   81a10:	20000430 	.word	0x20000430
   81a14:	00081a8c 	.word	0x00081a8c
   81a18:	00000000 	.word	0x00000000
   81a1c:	304e4143 	.word	0x304e4143
   81a20:	73656d20 	.word	0x73656d20
   81a24:	65676173 	.word	0x65676173
   81a28:	72726120 	.word	0x72726120
   81a2c:	64657669 	.word	0x64657669
   81a30:	206e6920 	.word	0x206e6920
   81a34:	2d6e6f6e 	.word	0x2d6e6f6e
   81a38:	64657375 	.word	0x64657375
   81a3c:	69616d20 	.word	0x69616d20
   81a40:	786f626c 	.word	0x786f626c
   81a44:	00000d0a 	.word	0x00000d0a
   81a48:	6c6c6548 	.word	0x6c6c6548
   81a4c:	6f77206f 	.word	0x6f77206f
   81a50:	00646c72 	.word	0x00646c72
   81a54:	004c4f47 	.word	0x004c4f47
   81a58:	00006425 	.word	0x00006425
   81a5c:	20642520 	.word	0x20642520
   81a60:	00000000 	.word	0x00000000
   81a64:	6c756e28 	.word	0x6c756e28
   81a68:	0000296c 	.word	0x0000296c
   81a6c:	3a525245 	.word	0x3a525245
   81a70:	52415520 	.word	0x52415520
   81a74:	58522054 	.word	0x58522054
   81a78:	66756220 	.word	0x66756220
   81a7c:	20726566 	.word	0x20726566
   81a80:	66207369 	.word	0x66207369
   81a84:	0a6c6c75 	.word	0x0a6c6c75
   81a88:	0000000d 	.word	0x0000000d

00081a8c <_global_impure_ptr>:
   81a8c:	20000008                                ... 

00081a90 <_init>:
   81a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81a92:	bf00      	nop
   81a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81a96:	bc08      	pop	{r3}
   81a98:	469e      	mov	lr, r3
   81a9a:	4770      	bx	lr

00081a9c <__init_array_start>:
   81a9c:	000818fd 	.word	0x000818fd

00081aa0 <__frame_dummy_init_array_entry>:
   81aa0:	00080119                                ....

00081aa4 <_fini>:
   81aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81aa6:	bf00      	nop
   81aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81aaa:	bc08      	pop	{r3}
   81aac:	469e      	mov	lr, r3
   81aae:	4770      	bx	lr

00081ab0 <__fini_array_start>:
   81ab0:	000800f5 	.word	0x000800f5
