
dimmer_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0800f118  0800f118  00010118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f70c  0800f70c  000111e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f70c  0800f70c  0001070c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f714  0800f714  000111e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f714  0800f714  00010714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f718  0800f718  00010718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800f71c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111e8  2**0
                  CONTENTS
 10 .bss          0000506c  200001e8  200001e8  000111e8  2**2
                  ALLOC
 11 ._user_heap_stack 00006004  20005254  20005254  000111e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b8be  00000000  00000000  00011218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000454e  00000000  00000000  0002cad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001918  00000000  00000000  00031028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013a9  00000000  00000000  00032940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f65  00000000  00000000  00033ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d64c  00000000  00000000  00057c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf205  00000000  00000000  0007529a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014449f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e48  00000000  00000000  001444e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  0014c32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f0fc 	.word	0x0800f0fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800f0fc 	.word	0x0800f0fc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <cJSON_GetNumberValue>:

    return item->valuestring;
}

CJSON_PUBLIC(double) cJSON_GetNumberValue(const cJSON * const item)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    if (!cJSON_IsNumber(item))
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f002 f8b4 	bl	800317a <cJSON_IsNumber>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d103      	bne.n	8001020 <cJSON_GetNumberValue+0x1c>
    {
        return (double) NAN;
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <cJSON_GetNumberValue+0x34>)
 800101e:	e002      	b.n	8001026 <cJSON_GetNumberValue+0x22>
    }

    return item->valuedouble;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
}
 8001026:	ec43 2b17 	vmov	d7, r2, r3
 800102a:	eeb0 0a47 	vmov.f32	s0, s14
 800102e:	eef0 0a67 	vmov.f32	s1, s15
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	7ff80000 	.word	0x7ff80000

0800103c <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d002      	beq.n	8001052 <case_insensitive_strcmp+0x16>
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8001052:	2301      	movs	r3, #1
 8001054:	e056      	b.n	8001104 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	429a      	cmp	r2, r3
 800105c:	d10d      	bne.n	800107a <case_insensitive_strcmp+0x3e>
    {
        return 0;
 800105e:	2300      	movs	r3, #0
 8001060:	e050      	b.n	8001104 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d101      	bne.n	800106e <case_insensitive_strcmp+0x32>
        {
            return 0;
 800106a:	2300      	movs	r3, #0
 800106c:	e04a      	b.n	8001104 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3301      	adds	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	3301      	adds	r3, #1
 8001078:	603b      	str	r3, [r7, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	3301      	adds	r3, #1
 8001084:	4a22      	ldr	r2, [pc, #136]	@ (8001110 <case_insensitive_strcmp+0xd4>)
 8001086:	4413      	add	r3, r2
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	f003 0303 	and.w	r3, r3, #3
 800108e:	2b01      	cmp	r3, #1
 8001090:	d103      	bne.n	800109a <case_insensitive_strcmp+0x5e>
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	f103 0220 	add.w	r2, r3, #32
 8001098:	e000      	b.n	800109c <case_insensitive_strcmp+0x60>
 800109a:	7bfa      	ldrb	r2, [r7, #15]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	73bb      	strb	r3, [r7, #14]
 80010a2:	7bbb      	ldrb	r3, [r7, #14]
 80010a4:	3301      	adds	r3, #1
 80010a6:	491a      	ldr	r1, [pc, #104]	@ (8001110 <case_insensitive_strcmp+0xd4>)
 80010a8:	440b      	add	r3, r1
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d102      	bne.n	80010ba <case_insensitive_strcmp+0x7e>
 80010b4:	7bbb      	ldrb	r3, [r7, #14]
 80010b6:	3320      	adds	r3, #32
 80010b8:	e000      	b.n	80010bc <case_insensitive_strcmp+0x80>
 80010ba:	7bbb      	ldrb	r3, [r7, #14]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d0d0      	beq.n	8001062 <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	737b      	strb	r3, [r7, #13]
 80010c6:	7b7b      	ldrb	r3, [r7, #13]
 80010c8:	3301      	adds	r3, #1
 80010ca:	4a11      	ldr	r2, [pc, #68]	@ (8001110 <case_insensitive_strcmp+0xd4>)
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	f003 0303 	and.w	r3, r3, #3
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d103      	bne.n	80010e0 <case_insensitive_strcmp+0xa4>
 80010d8:	7b7b      	ldrb	r3, [r7, #13]
 80010da:	f103 0220 	add.w	r2, r3, #32
 80010de:	e000      	b.n	80010e2 <case_insensitive_strcmp+0xa6>
 80010e0:	7b7a      	ldrb	r2, [r7, #13]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	733b      	strb	r3, [r7, #12]
 80010e8:	7b3b      	ldrb	r3, [r7, #12]
 80010ea:	3301      	adds	r3, #1
 80010ec:	4908      	ldr	r1, [pc, #32]	@ (8001110 <case_insensitive_strcmp+0xd4>)
 80010ee:	440b      	add	r3, r1
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d102      	bne.n	8001100 <case_insensitive_strcmp+0xc4>
 80010fa:	7b3b      	ldrb	r3, [r7, #12]
 80010fc:	3320      	adds	r3, #32
 80010fe:	e000      	b.n	8001102 <case_insensitive_strcmp+0xc6>
 8001100:	7b3b      	ldrb	r3, [r7, #12]
 8001102:	1ad3      	subs	r3, r2, r3
}
 8001104:	4618      	mov	r0, r3
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	0800f398 	.word	0x0800f398

08001114 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <cJSON_strdup+0x1c>
    {
        return NULL;
 800112c:	2300      	movs	r3, #0
 800112e:	e015      	b.n	800115c <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff f857 	bl	80001e4 <strlen>
 8001136:	4603      	mov	r3, r0
 8001138:	3301      	adds	r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	4798      	blx	r3
 8001144:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d101      	bne.n	8001150 <cJSON_strdup+0x3c>
    {
        return NULL;
 800114c:	2300      	movs	r3, #0
 800114e:	e005      	b.n	800115c <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	68b8      	ldr	r0, [r7, #8]
 8001156:	f00b fc50 	bl	800c9fa <memcpy>

    return copy;
 800115a:	68bb      	ldr	r3, [r7, #8]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2028      	movs	r0, #40	@ 0x28
 8001172:	4798      	blx	r3
 8001174:	60f8      	str	r0, [r7, #12]
    if (node)
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d004      	beq.n	8001186 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 800117c:	2228      	movs	r2, #40	@ 0x28
 800117e:	2100      	movs	r1, #0
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f00b fb47 	bl	800c814 <memset>
    }

    return node;
 8001186:	68fb      	ldr	r3, [r7, #12]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 800119c:	e03d      	b.n	800121a <cJSON_Delete+0x8a>
    {
        next = item->next;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d108      	bne.n	80011c2 <cJSON_Delete+0x32>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d004      	beq.n	80011c2 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ffe7 	bl	8001190 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d10c      	bne.n	80011e8 <cJSON_Delete+0x58>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	691b      	ldr	r3, [r3, #16]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d008      	beq.n	80011e8 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 80011d6:	4b15      	ldr	r3, [pc, #84]	@ (800122c <cJSON_Delete+0x9c>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	6912      	ldr	r2, [r2, #16]
 80011de:	4610      	mov	r0, r2
 80011e0:	4798      	blx	r3
            item->valuestring = NULL;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d10c      	bne.n	800120e <cJSON_Delete+0x7e>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d008      	beq.n	800120e <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 80011fc:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <cJSON_Delete+0x9c>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	6a12      	ldr	r2, [r2, #32]
 8001204:	4610      	mov	r0, r2
 8001206:	4798      	blx	r3
            item->string = NULL;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 800120e:	4b07      	ldr	r3, [pc, #28]	@ (800122c <cJSON_Delete+0x9c>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	4798      	blx	r3
        item = next;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d1be      	bne.n	800119e <cJSON_Delete+0xe>
    }
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000000 	.word	0x20000000

08001230 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001234:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8001236:	4618      	mov	r0, r3
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b098      	sub	sp, #96	@ 0x60
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
    double number = 0;
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	f04f 0300 	mov.w	r3, #0
 8001252:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    unsigned char *after_end = NULL;
 8001256:	2300      	movs	r3, #0
 8001258:	64bb      	str	r3, [r7, #72]	@ 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800125a:	f7ff ffe9 	bl	8001230 <get_decimal_point>
 800125e:	4603      	mov	r3, r0
 8001260:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    size_t i = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <parse_number+0x36>
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <parse_number+0x3a>
    {
        return false;
 8001276:	2300      	movs	r3, #0
 8001278:	e0a0      	b.n	80013bc <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 800127a:	2300      	movs	r3, #0
 800127c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800127e:	e03d      	b.n	80012fc <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6899      	ldr	r1, [r3, #8]
 8001288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800128a:	440b      	add	r3, r1
 800128c:	4413      	add	r3, r2
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b45      	cmp	r3, #69	@ 0x45
 8001292:	dc17      	bgt.n	80012c4 <parse_number+0x84>
 8001294:	2b2b      	cmp	r3, #43	@ 0x2b
 8001296:	db40      	blt.n	800131a <parse_number+0xda>
 8001298:	3b2b      	subs	r3, #43	@ 0x2b
 800129a:	2201      	movs	r2, #1
 800129c:	409a      	lsls	r2, r3
 800129e:	4b4c      	ldr	r3, [pc, #304]	@ (80013d0 <parse_number+0x190>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	bf14      	ite	ne
 80012a6:	2301      	movne	r3, #1
 80012a8:	2300      	moveq	r3, #0
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d10b      	bne.n	80012c8 <parse_number+0x88>
 80012b0:	f002 0308 	and.w	r3, r2, #8
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	bf14      	ite	ne
 80012b8:	2301      	movne	r3, #1
 80012ba:	2300      	moveq	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d111      	bne.n	80012e6 <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 80012c2:	e02a      	b.n	800131a <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 80012c4:	2b65      	cmp	r3, #101	@ 0x65
 80012c6:	d128      	bne.n	800131a <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	6899      	ldr	r1, [r3, #8]
 80012d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012d2:	440b      	add	r3, r1
 80012d4:	4413      	add	r3, r2
 80012d6:	7819      	ldrb	r1, [r3, #0]
 80012d8:	f107 0208 	add.w	r2, r7, #8
 80012dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012de:	4413      	add	r3, r2
 80012e0:	460a      	mov	r2, r1
 80012e2:	701a      	strb	r2, [r3, #0]
                break;
 80012e4:	e007      	b.n	80012f6 <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 80012e6:	f107 0208 	add.w	r2, r7, #8
 80012ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012ec:	4413      	add	r3, r2
 80012ee:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80012f2:	701a      	strb	r2, [r3, #0]
                break;
 80012f4:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80012f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012f8:	3301      	adds	r3, #1
 80012fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80012fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8001300:	d80d      	bhi.n	800131e <parse_number+0xde>
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d00a      	beq.n	800131e <parse_number+0xde>
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800130e:	441a      	add	r2, r3
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3b3      	bcc.n	8001280 <parse_number+0x40>
        }
    }
loop_end:
 8001318:	e001      	b.n	800131e <parse_number+0xde>
                goto loop_end;
 800131a:	bf00      	nop
 800131c:	e000      	b.n	8001320 <parse_number+0xe0>
loop_end:
 800131e:	bf00      	nop
    number_c_string[i] = '\0';
 8001320:	f107 0208 	add.w	r2, r7, #8
 8001324:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001326:	4413      	add	r3, r2
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 800132c:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	4611      	mov	r1, r2
 8001336:	4618      	mov	r0, r3
 8001338:	f00b f8d6 	bl	800c4e8 <strtod>
 800133c:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
    if (number_c_string == after_end)
 8001340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	429a      	cmp	r2, r3
 8001348:	d101      	bne.n	800134e <parse_number+0x10e>
    {
        return false; /* parse_error */
 800134a:	2300      	movs	r3, #0
 800134c:	e036      	b.n	80013bc <parse_number+0x17c>
    }

    item->valuedouble = number;
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001354:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8001358:	a31b      	add	r3, pc, #108	@ (adr r3, 80013c8 <parse_number+0x188>)
 800135a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001362:	f7ff fbdf 	bl	8000b24 <__aeabi_dcmpge>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001372:	615a      	str	r2, [r3, #20]
 8001374:	e015      	b.n	80013a2 <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <parse_number+0x194>)
 800137c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001380:	f7ff fbc6 	bl	8000b10 <__aeabi_dcmple>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d004      	beq.n	8001394 <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001390:	615a      	str	r2, [r3, #20]
 8001392:	e006      	b.n	80013a2 <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 8001394:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001398:	f7ff fbee 	bl	8000b78 <__aeabi_d2iz>
 800139c:	4602      	mov	r2, r0
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2208      	movs	r2, #8
 80013a6:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80013ae:	f107 0208 	add.w	r2, r7, #8
 80013b2:	1a8a      	subs	r2, r1, r2
 80013b4:	441a      	add	r2, r3
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	609a      	str	r2, [r3, #8]
    return true;
 80013ba:	2301      	movs	r3, #1
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3760      	adds	r7, #96	@ 0x60
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	f3af 8000 	nop.w
 80013c8:	ffc00000 	.word	0xffc00000
 80013cc:	41dfffff 	.word	0x41dfffff
 80013d0:	04007fe5 	.word	0x04007fe5
 80013d4:	c1e00000 	.word	0xc1e00000

080013d8 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <ensure+0x20>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <ensure+0x24>
    {
        return NULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	e083      	b.n	8001504 <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d007      	beq.n	8001414 <ensure+0x3c>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689a      	ldr	r2, [r3, #8]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	d301      	bcc.n	8001414 <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 8001410:	2300      	movs	r3, #0
 8001412:	e077      	b.n	8001504 <ensure+0x12c>
    }

    if (needed > INT_MAX)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	da01      	bge.n	800141e <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 800141a:	2300      	movs	r3, #0
 800141c:	e072      	b.n	8001504 <ensure+0x12c>
    }

    needed += p->offset + 1;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	689a      	ldr	r2, [r3, #8]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	4413      	add	r3, r2
 8001426:	3301      	adds	r3, #1
 8001428:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	429a      	cmp	r2, r3
 8001432:	d805      	bhi.n	8001440 <ensure+0x68>
    {
        return p->buffer + p->offset;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	4413      	add	r3, r2
 800143e:	e061      	b.n	8001504 <ensure+0x12c>
    }

    if (p->noalloc) {
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <ensure+0x74>
        return NULL;
 8001448:	2300      	movs	r3, #0
 800144a:	e05b      	b.n	8001504 <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001452:	d308      	bcc.n	8001466 <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	db03      	blt.n	8001462 <ensure+0x8a>
        {
            newsize = INT_MAX;
 800145a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	e004      	b.n	800146c <ensure+0x94>
        }
        else
        {
            return NULL;
 8001462:	2300      	movs	r3, #0
 8001464:	e04e      	b.n	8001504 <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d018      	beq.n	80014a6 <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	68b9      	ldr	r1, [r7, #8]
 800147e:	4610      	mov	r0, r2
 8001480:	4798      	blx	r3
 8001482:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d132      	bne.n	80014f0 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	4610      	mov	r0, r2
 8001494:	4798      	blx	r3
            p->length = 0;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]

            return NULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	e02e      	b.n	8001504 <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	68b8      	ldr	r0, [r7, #8]
 80014ac:	4798      	blx	r3
 80014ae:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10d      	bne.n	80014d2 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	4610      	mov	r0, r2
 80014c0:	4798      	blx	r3
            p->length = 0;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]

            return NULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	e018      	b.n	8001504 <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6819      	ldr	r1, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	3301      	adds	r3, #1
 80014dc:	461a      	mov	r2, r3
 80014de:	68f8      	ldr	r0, [r7, #12]
 80014e0:	f00b fa8b 	bl	800c9fa <memcpy>
        p->hooks.deallocate(p->buffer);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69db      	ldr	r3, [r3, #28]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	4610      	mov	r0, r2
 80014ee:	4798      	blx	r3
    }
    p->length = newsize;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	4413      	add	r3, r2
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d013      	beq.n	8001546 <update_offset+0x3a>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d00f      	beq.n	8001546 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	4413      	add	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	689c      	ldr	r4, [r3, #8]
 8001536:	68f8      	ldr	r0, [r7, #12]
 8001538:	f7fe fe54 	bl	80001e4 <strlen>
 800153c:	4603      	mov	r3, r0
 800153e:	18e2      	adds	r2, r4, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	e000      	b.n	8001548 <update_offset+0x3c>
        return;
 8001546:	bf00      	nop
}
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bd90      	pop	{r4, r7, pc}
	...

08001550 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001554:	b087      	sub	sp, #28
 8001556:	af00      	add	r7, sp, #0
 8001558:	ed87 0b02 	vstr	d0, [r7, #8]
 800155c:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001560:	68b8      	ldr	r0, [r7, #8]
 8001562:	68fe      	ldr	r6, [r7, #12]
 8001564:	f026 4100 	bic.w	r1, r6, #2147483648	@ 0x80000000
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	687e      	ldr	r6, [r7, #4]
 800156c:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8001570:	f7ff fae2 	bl	8000b38 <__aeabi_dcmpgt>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d004      	beq.n	8001584 <compare_double+0x34>
 800157a:	68bc      	ldr	r4, [r7, #8]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001582:	e003      	b.n	800158c <compare_double+0x3c>
 8001584:	683c      	ldr	r4, [r7, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800158c:	e9c7 4504 	strd	r4, r5, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001594:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001598:	f7fe fe86 	bl	80002a8 <__aeabi_dsub>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4690      	mov	r8, r2
 80015a2:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <compare_double+0x8c>)
 80015ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015b0:	f7ff f832 	bl	8000618 <__aeabi_dmul>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	2101      	movs	r1, #1
 80015ba:	460c      	mov	r4, r1
 80015bc:	4640      	mov	r0, r8
 80015be:	4649      	mov	r1, r9
 80015c0:	f7ff faa6 	bl	8000b10 <__aeabi_dcmple>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <compare_double+0x7e>
 80015ca:	2300      	movs	r3, #0
 80015cc:	461c      	mov	r4, r3
 80015ce:	b2e3      	uxtb	r3, r4
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	371c      	adds	r7, #28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015da:	bf00      	nop
 80015dc:	3cb00000 	.word	0x3cb00000

080015e0 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	b093      	sub	sp, #76	@ 0x4c
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80015f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	f107 0318 	add.w	r3, r7, #24
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
 8001614:	829a      	strh	r2, [r3, #20]
    unsigned char decimal_point = get_decimal_point();
 8001616:	f7ff fe0b 	bl	8001230 <get_decimal_point>
 800161a:	4603      	mov	r3, r0
 800161c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <print_number+0x56>
    {
        return false;
 8001632:	2300      	movs	r3, #0
 8001634:	e0b4      	b.n	80017a0 <print_number+0x1c0>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 8001636:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800163a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800163e:	f7ff fa85 	bl	8000b4c <__aeabi_dcmpun>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d121      	bne.n	800168c <print_number+0xac>
 8001648:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 800164a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800164c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001650:	2301      	movs	r3, #1
 8001652:	461e      	mov	r6, r3
 8001654:	f04f 32ff 	mov.w	r2, #4294967295
 8001658:	4b53      	ldr	r3, [pc, #332]	@ (80017a8 <print_number+0x1c8>)
 800165a:	4620      	mov	r0, r4
 800165c:	4629      	mov	r1, r5
 800165e:	f7ff fa75 	bl	8000b4c <__aeabi_dcmpun>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10b      	bne.n	8001680 <print_number+0xa0>
 8001668:	f04f 32ff 	mov.w	r2, #4294967295
 800166c:	4b4e      	ldr	r3, [pc, #312]	@ (80017a8 <print_number+0x1c8>)
 800166e:	4620      	mov	r0, r4
 8001670:	4629      	mov	r1, r5
 8001672:	f7ff fa4d 	bl	8000b10 <__aeabi_dcmple>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <print_number+0xa0>
 800167c:	2300      	movs	r3, #0
 800167e:	461e      	mov	r6, r3
 8001680:	b2f3      	uxtb	r3, r6
 8001682:	f083 0301 	eor.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b00      	cmp	r3, #0
 800168a:	d007      	beq.n	800169c <print_number+0xbc>
    {
        length = sprintf((char*)number_buffer, "null");
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4946      	ldr	r1, [pc, #280]	@ (80017ac <print_number+0x1cc>)
 8001692:	4618      	mov	r0, r3
 8001694:	f00a fff6 	bl	800c684 <siprintf>
 8001698:	6478      	str	r0, [r7, #68]	@ 0x44
 800169a:	e03f      	b.n	800171c <print_number+0x13c>
    }
    else if(d == (double)item->valueint)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7fe ff4f 	bl	8000544 <__aeabi_i2d>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80016ae:	f7ff fa1b 	bl	8000ae8 <__aeabi_dcmpeq>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d009      	beq.n	80016cc <print_number+0xec>
    {
        length = sprintf((char*)number_buffer, "%d", item->valueint);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	695a      	ldr	r2, [r3, #20]
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	493b      	ldr	r1, [pc, #236]	@ (80017b0 <print_number+0x1d0>)
 80016c2:	4618      	mov	r0, r3
 80016c4:	f00a ffde 	bl	800c684 <siprintf>
 80016c8:	6478      	str	r0, [r7, #68]	@ 0x44
 80016ca:	e027      	b.n	800171c <print_number+0x13c>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80016cc:	f107 0014 	add.w	r0, r7, #20
 80016d0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80016d4:	4937      	ldr	r1, [pc, #220]	@ (80017b4 <print_number+0x1d4>)
 80016d6:	f00a ffd5 	bl	800c684 <siprintf>
 80016da:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 80016dc:	f107 0208 	add.w	r2, r7, #8
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4934      	ldr	r1, [pc, #208]	@ (80017b8 <print_number+0x1d8>)
 80016e6:	4618      	mov	r0, r3
 80016e8:	f00a ffec 	bl	800c6c4 <siscanf>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d10c      	bne.n	800170c <print_number+0x12c>
 80016f2:	ed97 7b02 	vldr	d7, [r7, #8]
 80016f6:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80016fa:	eeb0 0a47 	vmov.f32	s0, s14
 80016fe:	eef0 0a67 	vmov.f32	s1, s15
 8001702:	f7ff ff25 	bl	8001550 <compare_double>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <print_number+0x13c>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 800170c:	f107 0014 	add.w	r0, r7, #20
 8001710:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001714:	4929      	ldr	r1, [pc, #164]	@ (80017bc <print_number+0x1dc>)
 8001716:	f00a ffb5 	bl	800c684 <siprintf>
 800171a:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 800171c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800171e:	2b00      	cmp	r3, #0
 8001720:	db02      	blt.n	8001728 <print_number+0x148>
 8001722:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001724:	2b19      	cmp	r3, #25
 8001726:	dd01      	ble.n	800172c <print_number+0x14c>
    {
        return false;
 8001728:	2300      	movs	r3, #0
 800172a:	e039      	b.n	80017a0 <print_number+0x1c0>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 800172c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800172e:	3301      	adds	r3, #1
 8001730:	4619      	mov	r1, r3
 8001732:	6838      	ldr	r0, [r7, #0]
 8001734:	f7ff fe50 	bl	80013d8 <ensure>
 8001738:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 800173a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <print_number+0x164>
    {
        return false;
 8001740:	2300      	movs	r3, #0
 8001742:	e02d      	b.n	80017a0 <print_number+0x1c0>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8001744:	2300      	movs	r3, #0
 8001746:	643b      	str	r3, [r7, #64]	@ 0x40
 8001748:	e01a      	b.n	8001780 <print_number+0x1a0>
    {
        if (number_buffer[i] == decimal_point)
 800174a:	f107 0214 	add.w	r2, r7, #20
 800174e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001750:	4413      	add	r3, r2
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001758:	429a      	cmp	r2, r3
 800175a:	d105      	bne.n	8001768 <print_number+0x188>
        {
            output_pointer[i] = '.';
 800175c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800175e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001760:	4413      	add	r3, r2
 8001762:	222e      	movs	r2, #46	@ 0x2e
 8001764:	701a      	strb	r2, [r3, #0]
            continue;
 8001766:	e008      	b.n	800177a <print_number+0x19a>
        }

        output_pointer[i] = number_buffer[i];
 8001768:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800176a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800176c:	4413      	add	r3, r2
 800176e:	f107 0114 	add.w	r1, r7, #20
 8001772:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001774:	440a      	add	r2, r1
 8001776:	7812      	ldrb	r2, [r2, #0]
 8001778:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 800177a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800177c:	3301      	adds	r3, #1
 800177e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001784:	429a      	cmp	r2, r3
 8001786:	d3e0      	bcc.n	800174a <print_number+0x16a>
    }
    output_pointer[i] = '\0';
 8001788:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800178a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800178c:	4413      	add	r3, r2
 800178e:	2200      	movs	r2, #0
 8001790:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001798:	441a      	add	r2, r3
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	609a      	str	r2, [r3, #8]

    return true;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	374c      	adds	r7, #76	@ 0x4c
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a8:	7fefffff 	.word	0x7fefffff
 80017ac:	0800f124 	.word	0x0800f124
 80017b0:	0800f12c 	.word	0x0800f12c
 80017b4:	0800f130 	.word	0x0800f130
 80017b8:	0800f138 	.word	0x0800f138
 80017bc:	0800f13c 	.word	0x0800f13c

080017c0 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 80017d0:	2300      	movs	r3, #0
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	e04c      	b.n	8001870 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b2f      	cmp	r3, #47	@ 0x2f
 80017e0:	d90f      	bls.n	8001802 <parse_hex4+0x42>
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	4413      	add	r3, r2
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b39      	cmp	r3, #57	@ 0x39
 80017ec:	d809      	bhi.n	8001802 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	4413      	add	r3, r2
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4413      	add	r3, r2
 80017fc:	3b30      	subs	r3, #48	@ 0x30
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	e02d      	b.n	800185e <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4413      	add	r3, r2
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b40      	cmp	r3, #64	@ 0x40
 800180c:	d90f      	bls.n	800182e <parse_hex4+0x6e>
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	4413      	add	r3, r2
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b46      	cmp	r3, #70	@ 0x46
 8001818:	d809      	bhi.n	800182e <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	4413      	add	r3, r2
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4413      	add	r3, r2
 8001828:	3b37      	subs	r3, #55	@ 0x37
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	e017      	b.n	800185e <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b60      	cmp	r3, #96	@ 0x60
 8001838:	d90f      	bls.n	800185a <parse_hex4+0x9a>
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4413      	add	r3, r2
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b66      	cmp	r3, #102	@ 0x66
 8001844:	d809      	bhi.n	800185a <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	461a      	mov	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	4413      	add	r3, r2
 8001854:	3b57      	subs	r3, #87	@ 0x57
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	e001      	b.n	800185e <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 800185a:	2300      	movs	r3, #0
 800185c:	e00c      	b.n	8001878 <parse_hex4+0xb8>
        }

        if (i < 3)
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d802      	bhi.n	800186a <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	3301      	adds	r3, #1
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	2b03      	cmp	r3, #3
 8001874:	d9af      	bls.n	80017d6 <parse_hex4+0x16>
        }
    }

    return h;
 8001876:	68fb      	ldr	r3, [r7, #12]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08a      	sub	sp, #40	@ 0x28
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int first_code = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    unsigned char utf8_position = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    unsigned char sequence_length = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    unsigned char first_byte_mark = 0;
 80018ae:	2300      	movs	r3, #0
 80018b0:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 80018b4:	68ba      	ldr	r2, [r7, #8]
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b05      	cmp	r3, #5
 80018bc:	f340 80b7 	ble.w	8001a2e <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	3302      	adds	r3, #2
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff7b 	bl	80017c0 <parse_hex4>
 80018ca:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 80018d2:	d304      	bcc.n	80018de <utf16_literal_to_utf8+0x5a>
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 80018da:	f0c0 80aa 	bcc.w	8001a32 <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 80018e4:	d337      	bcc.n	8001956 <utf16_literal_to_utf8+0xd2>
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 80018ec:	d233      	bcs.n	8001956 <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	3306      	adds	r3, #6
 80018f2:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 80018f8:	230c      	movs	r3, #12
 80018fa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        if ((input_end - second_sequence) < 6)
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b05      	cmp	r3, #5
 8001906:	f340 8096 	ble.w	8001a36 <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b5c      	cmp	r3, #92	@ 0x5c
 8001910:	f040 8093 	bne.w	8001a3a <utf16_literal_to_utf8+0x1b6>
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3301      	adds	r3, #1
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b75      	cmp	r3, #117	@ 0x75
 800191c:	f040 808d 	bne.w	8001a3a <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	3302      	adds	r3, #2
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff4b 	bl	80017c0 <parse_hex4>
 800192a:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8001932:	f0c0 8084 	bcc.w	8001a3e <utf16_literal_to_utf8+0x1ba>
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800193c:	d27f      	bcs.n	8001a3e <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	029a      	lsls	r2, r3, #10
 8001942:	4b43      	ldr	r3, [pc, #268]	@ (8001a50 <utf16_literal_to_utf8+0x1cc>)
 8001944:	4013      	ands	r3, r2
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800194c:	4313      	orrs	r3, r2
 800194e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24
    {
 8001954:	e004      	b.n	8001960 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 8001956:	2306      	movs	r3, #6
 8001958:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        codepoint = first_code;
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001962:	2b7f      	cmp	r3, #127	@ 0x7f
 8001964:	d803      	bhi.n	800196e <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8001966:	2301      	movs	r3, #1
 8001968:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800196c:	e01f      	b.n	80019ae <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 800196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001974:	d206      	bcs.n	8001984 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 8001976:	2302      	movs	r3, #2
 8001978:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 800197c:	23c0      	movs	r3, #192	@ 0xc0
 800197e:	f887 3020 	strb.w	r3, [r7, #32]
 8001982:	e014      	b.n	80019ae <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 8001984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800198a:	d206      	bcs.n	800199a <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 800198c:	2303      	movs	r3, #3
 800198e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 8001992:	23e0      	movs	r3, #224	@ 0xe0
 8001994:	f887 3020 	strb.w	r3, [r7, #32]
 8001998:	e009      	b.n	80019ae <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80019a0:	d24f      	bcs.n	8001a42 <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 80019a2:	2304      	movs	r3, #4
 80019a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 80019a8:	23f0      	movs	r3, #240	@ 0xf0
 80019aa:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80019ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019b2:	3b01      	subs	r3, #1
 80019b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80019b8:	e015      	b.n	80019e6 <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6819      	ldr	r1, [r3, #0]
 80019c8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80019cc:	440b      	add	r3, r1
 80019ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	099b      	lsrs	r3, r3, #6
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80019dc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80019e0:	3b01      	subs	r3, #1
 80019e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80019e6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1e5      	bne.n	80019ba <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 80019ee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d909      	bls.n	8001a0a <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	b2d9      	uxtb	r1, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	e007      	b.n	8001a1a <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a16:	b2d2      	uxtb	r2, r2
 8001a18:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a22:	441a      	add	r2, r3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001a28:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001a2c:	e00b      	b.n	8001a46 <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8001a2e:	bf00      	nop
 8001a30:	e008      	b.n	8001a44 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a32:	bf00      	nop
 8001a34:	e006      	b.n	8001a44 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a36:	bf00      	nop
 8001a38:	e004      	b.n	8001a44 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a3a:	bf00      	nop
 8001a3c:	e002      	b.n	8001a44 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001a3e:	bf00      	nop
 8001a40:	e000      	b.n	8001a44 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001a42:	bf00      	nop

fail:
    return 0;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3728      	adds	r7, #40	@ 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	000ffc00 	.word	0x000ffc00

08001a54 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	@ 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	3301      	adds	r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	3301      	adds	r3, #1
 8001a76:	4413      	add	r3, r2
 8001a78:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b22      	cmp	r3, #34	@ 0x22
 8001a90:	f040 8103 	bne.w	8001c9a <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001a9c:	e017      	b.n	8001ace <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001a9e:	6a3b      	ldr	r3, [r7, #32]
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b5c      	cmp	r3, #92	@ 0x5c
 8001aa4:	d110      	bne.n	8001ac8 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	1c5a      	adds	r2, r3, #1
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	f080 80f1 	bcs.w	8001c9e <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	3301      	adds	r3, #1
 8001acc:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6a3a      	ldr	r2, [r7, #32]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d203      	bcs.n	8001ae8 <parse_string+0x94>
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b22      	cmp	r3, #34	@ 0x22
 8001ae6:	d1da      	bne.n	8001a9e <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6a3a      	ldr	r2, [r7, #32]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	461a      	mov	r2, r3
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	f080 80d3 	bcs.w	8001ca2 <parse_string+0x24e>
 8001afc:	6a3b      	ldr	r3, [r7, #32]
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b22      	cmp	r3, #34	@ 0x22
 8001b02:	f040 80ce 	bne.w	8001ca2 <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	4413      	add	r3, r2
 8001b10:	6a3a      	ldr	r2, [r7, #32]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	3201      	adds	r2, #1
 8001b24:	4610      	mov	r0, r2
 8001b26:	4798      	blx	r3
 8001b28:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 80ba 	beq.w	8001ca6 <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001b36:	e094      	b.n	8001c62 <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 8001b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	2b5c      	cmp	r3, #92	@ 0x5c
 8001b3e:	d008      	beq.n	8001b52 <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b42:	1c53      	adds	r3, r2, #1
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	1c59      	adds	r1, r3, #1
 8001b4a:	60f9      	str	r1, [r7, #12]
 8001b4c:	7812      	ldrb	r2, [r2, #0]
 8001b4e:	701a      	strb	r2, [r3, #0]
 8001b50:	e087      	b.n	8001c62 <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001b52:	2302      	movs	r3, #2
 8001b54:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001b56:	6a3a      	ldr	r2, [r7, #32]
 8001b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f340 80a4 	ble.w	8001caa <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b64:	3301      	adds	r3, #1
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b75      	cmp	r3, #117	@ 0x75
 8001b6a:	f300 80a0 	bgt.w	8001cae <parse_string+0x25a>
 8001b6e:	2b5c      	cmp	r3, #92	@ 0x5c
 8001b70:	da04      	bge.n	8001b7c <parse_string+0x128>
 8001b72:	2b22      	cmp	r3, #34	@ 0x22
 8001b74:	d05c      	beq.n	8001c30 <parse_string+0x1dc>
 8001b76:	2b2f      	cmp	r3, #47	@ 0x2f
 8001b78:	d05a      	beq.n	8001c30 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001b7a:	e098      	b.n	8001cae <parse_string+0x25a>
            switch (input_pointer[1])
 8001b7c:	3b5c      	subs	r3, #92	@ 0x5c
 8001b7e:	2b19      	cmp	r3, #25
 8001b80:	f200 8095 	bhi.w	8001cae <parse_string+0x25a>
 8001b84:	a201      	add	r2, pc, #4	@ (adr r2, 8001b8c <parse_string+0x138>)
 8001b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b8a:	bf00      	nop
 8001b8c:	08001c31 	.word	0x08001c31
 8001b90:	08001caf 	.word	0x08001caf
 8001b94:	08001caf 	.word	0x08001caf
 8001b98:	08001caf 	.word	0x08001caf
 8001b9c:	08001caf 	.word	0x08001caf
 8001ba0:	08001caf 	.word	0x08001caf
 8001ba4:	08001bf5 	.word	0x08001bf5
 8001ba8:	08001caf 	.word	0x08001caf
 8001bac:	08001caf 	.word	0x08001caf
 8001bb0:	08001caf 	.word	0x08001caf
 8001bb4:	08001c01 	.word	0x08001c01
 8001bb8:	08001caf 	.word	0x08001caf
 8001bbc:	08001caf 	.word	0x08001caf
 8001bc0:	08001caf 	.word	0x08001caf
 8001bc4:	08001caf 	.word	0x08001caf
 8001bc8:	08001caf 	.word	0x08001caf
 8001bcc:	08001caf 	.word	0x08001caf
 8001bd0:	08001caf 	.word	0x08001caf
 8001bd4:	08001c0d 	.word	0x08001c0d
 8001bd8:	08001caf 	.word	0x08001caf
 8001bdc:	08001caf 	.word	0x08001caf
 8001be0:	08001caf 	.word	0x08001caf
 8001be4:	08001c19 	.word	0x08001c19
 8001be8:	08001caf 	.word	0x08001caf
 8001bec:	08001c25 	.word	0x08001c25
 8001bf0:	08001c41 	.word	0x08001c41
                    *output_pointer++ = '\b';
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	1c5a      	adds	r2, r3, #1
 8001bf8:	60fa      	str	r2, [r7, #12]
 8001bfa:	2208      	movs	r2, #8
 8001bfc:	701a      	strb	r2, [r3, #0]
                    break;
 8001bfe:	e02c      	b.n	8001c5a <parse_string+0x206>
                    *output_pointer++ = '\f';
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	60fa      	str	r2, [r7, #12]
 8001c06:	220c      	movs	r2, #12
 8001c08:	701a      	strb	r2, [r3, #0]
                    break;
 8001c0a:	e026      	b.n	8001c5a <parse_string+0x206>
                    *output_pointer++ = '\n';
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	60fa      	str	r2, [r7, #12]
 8001c12:	220a      	movs	r2, #10
 8001c14:	701a      	strb	r2, [r3, #0]
                    break;
 8001c16:	e020      	b.n	8001c5a <parse_string+0x206>
                    *output_pointer++ = '\r';
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	60fa      	str	r2, [r7, #12]
 8001c1e:	220d      	movs	r2, #13
 8001c20:	701a      	strb	r2, [r3, #0]
                    break;
 8001c22:	e01a      	b.n	8001c5a <parse_string+0x206>
                    *output_pointer++ = '\t';
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	60fa      	str	r2, [r7, #12]
 8001c2a:	2209      	movs	r2, #9
 8001c2c:	701a      	strb	r2, [r3, #0]
                    break;
 8001c2e:	e014      	b.n	8001c5a <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 8001c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c32:	1c5a      	adds	r2, r3, #1
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	1c59      	adds	r1, r3, #1
 8001c38:	60f9      	str	r1, [r7, #12]
 8001c3a:	7812      	ldrb	r2, [r2, #0]
 8001c3c:	701a      	strb	r2, [r3, #0]
                    break;
 8001c3e:	e00c      	b.n	8001c5a <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001c40:	f107 030c 	add.w	r3, r7, #12
 8001c44:	461a      	mov	r2, r3
 8001c46:	6a39      	ldr	r1, [r7, #32]
 8001c48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c4a:	f7ff fe1b 	bl	8001884 <utf16_literal_to_utf8>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001c52:	7dfb      	ldrb	r3, [r7, #23]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d02c      	beq.n	8001cb2 <parse_string+0x25e>
                    break;
 8001c58:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001c5a:	7dfb      	ldrb	r3, [r7, #23]
 8001c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c5e:	4413      	add	r3, r2
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
    while (input_pointer < input_end)
 8001c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c64:	6a3b      	ldr	r3, [r7, #32]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	f4ff af66 	bcc.w	8001b38 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2210      	movs	r2, #16
 8001c76:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69fa      	ldr	r2, [r7, #28]
 8001c7c:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	6a3a      	ldr	r2, [r7, #32]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	461a      	mov	r2, r3
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	1c5a      	adds	r2, r3, #1
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	609a      	str	r2, [r3, #8]

    return true;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e020      	b.n	8001cdc <parse_string+0x288>
        goto fail;
 8001c9a:	bf00      	nop
 8001c9c:	e00a      	b.n	8001cb4 <parse_string+0x260>
                    goto fail;
 8001c9e:	bf00      	nop
 8001ca0:	e008      	b.n	8001cb4 <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 8001ca2:	bf00      	nop
 8001ca4:	e006      	b.n	8001cb4 <parse_string+0x260>
            goto fail; /* allocation failure */
 8001ca6:	bf00      	nop
 8001ca8:	e004      	b.n	8001cb4 <parse_string+0x260>
                goto fail;
 8001caa:	bf00      	nop
 8001cac:	e002      	b.n	8001cb4 <parse_string+0x260>
                    goto fail;
 8001cae:	bf00      	nop
 8001cb0:	e000      	b.n	8001cb4 <parse_string+0x260>
                        goto fail;
 8001cb2:	bf00      	nop

fail:
    if (output != NULL)
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <parse_string+0x272>
    {
        input_buffer->hooks.deallocate(output);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	69f8      	ldr	r0, [r7, #28]
 8001cc0:	4798      	blx	r3
        output = NULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
    }

    if (input_pointer != NULL)
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d006      	beq.n	8001cda <parse_string+0x286>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3728      	adds	r7, #40	@ 0x28
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d101      	bne.n	8001d0c <print_string_ptr+0x28>
    {
        return false;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e110      	b.n	8001f2e <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d111      	bne.n	8001d36 <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 8001d12:	2103      	movs	r1, #3
 8001d14:	6838      	ldr	r0, [r7, #0]
 8001d16:	f7ff fb5f 	bl	80013d8 <ensure>
 8001d1a:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <print_string_ptr+0x42>
        {
            return false;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e103      	b.n	8001f2e <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	4a83      	ldr	r2, [pc, #524]	@ (8001f38 <print_string_ptr+0x254>)
 8001d2a:	8811      	ldrh	r1, [r2, #0]
 8001d2c:	7892      	ldrb	r2, [r2, #2]
 8001d2e:	8019      	strh	r1, [r3, #0]
 8001d30:	709a      	strb	r2, [r3, #2]

        return true;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e0fb      	b.n	8001f2e <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	61fb      	str	r3, [r7, #28]
 8001d3a:	e024      	b.n	8001d86 <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b22      	cmp	r3, #34	@ 0x22
 8001d42:	dc0f      	bgt.n	8001d64 <print_string_ptr+0x80>
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	db13      	blt.n	8001d70 <print_string_ptr+0x8c>
 8001d48:	3b08      	subs	r3, #8
 8001d4a:	4a7c      	ldr	r2, [pc, #496]	@ (8001f3c <print_string_ptr+0x258>)
 8001d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	bf14      	ite	ne
 8001d58:	2301      	movne	r3, #1
 8001d5a:	2300      	moveq	r3, #0
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d102      	bne.n	8001d68 <print_string_ptr+0x84>
 8001d62:	e005      	b.n	8001d70 <print_string_ptr+0x8c>
 8001d64:	2b5c      	cmp	r3, #92	@ 0x5c
 8001d66:	d103      	bne.n	8001d70 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
                break;
 8001d6e:	e007      	b.n	8001d80 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b1f      	cmp	r3, #31
 8001d76:	d802      	bhi.n	8001d7e <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	3305      	adds	r3, #5
 8001d7c:	617b      	str	r3, [r7, #20]
                }
                break;
 8001d7e:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	3301      	adds	r3, #1
 8001d84:	61fb      	str	r3, [r7, #28]
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1d6      	bne.n	8001d3c <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	461a      	mov	r2, r3
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	4413      	add	r3, r2
 8001d9a:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	3303      	adds	r3, #3
 8001da0:	4619      	mov	r1, r3
 8001da2:	6838      	ldr	r0, [r7, #0]
 8001da4:	f7ff fb18 	bl	80013d8 <ensure>
 8001da8:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <print_string_ptr+0xd0>
    {
        return false;
 8001db0:	2300      	movs	r3, #0
 8001db2:	e0bc      	b.n	8001f2e <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d117      	bne.n	8001dea <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	2222      	movs	r2, #34	@ 0x22
 8001dbe:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f00a fe16 	bl	800c9fa <memcpy>
        output[output_length + 1] = '\"';
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	2222      	movs	r2, #34	@ 0x22
 8001dd8:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3302      	adds	r3, #2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	4413      	add	r3, r2
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]

        return true;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e0a1      	b.n	8001f2e <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2222      	movs	r2, #34	@ 0x22
 8001dee:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3301      	adds	r3, #1
 8001df4:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	61fb      	str	r3, [r7, #28]
 8001dfa:	e086      	b.n	8001f0a <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b1f      	cmp	r3, #31
 8001e02:	d90c      	bls.n	8001e1e <print_string_ptr+0x13a>
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b22      	cmp	r3, #34	@ 0x22
 8001e0a:	d008      	beq.n	8001e1e <print_string_ptr+0x13a>
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b5c      	cmp	r3, #92	@ 0x5c
 8001e12:	d004      	beq.n	8001e1e <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e06f      	b.n	8001efe <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	61ba      	str	r2, [r7, #24]
 8001e24:	225c      	movs	r2, #92	@ 0x5c
 8001e26:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b22      	cmp	r3, #34	@ 0x22
 8001e2e:	dc3d      	bgt.n	8001eac <print_string_ptr+0x1c8>
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	db59      	blt.n	8001ee8 <print_string_ptr+0x204>
 8001e34:	3b08      	subs	r3, #8
 8001e36:	2b1a      	cmp	r3, #26
 8001e38:	d856      	bhi.n	8001ee8 <print_string_ptr+0x204>
 8001e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e40 <print_string_ptr+0x15c>)
 8001e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e40:	08001ec1 	.word	0x08001ec1
 8001e44:	08001ee1 	.word	0x08001ee1
 8001e48:	08001ed1 	.word	0x08001ed1
 8001e4c:	08001ee9 	.word	0x08001ee9
 8001e50:	08001ec9 	.word	0x08001ec9
 8001e54:	08001ed9 	.word	0x08001ed9
 8001e58:	08001ee9 	.word	0x08001ee9
 8001e5c:	08001ee9 	.word	0x08001ee9
 8001e60:	08001ee9 	.word	0x08001ee9
 8001e64:	08001ee9 	.word	0x08001ee9
 8001e68:	08001ee9 	.word	0x08001ee9
 8001e6c:	08001ee9 	.word	0x08001ee9
 8001e70:	08001ee9 	.word	0x08001ee9
 8001e74:	08001ee9 	.word	0x08001ee9
 8001e78:	08001ee9 	.word	0x08001ee9
 8001e7c:	08001ee9 	.word	0x08001ee9
 8001e80:	08001ee9 	.word	0x08001ee9
 8001e84:	08001ee9 	.word	0x08001ee9
 8001e88:	08001ee9 	.word	0x08001ee9
 8001e8c:	08001ee9 	.word	0x08001ee9
 8001e90:	08001ee9 	.word	0x08001ee9
 8001e94:	08001ee9 	.word	0x08001ee9
 8001e98:	08001ee9 	.word	0x08001ee9
 8001e9c:	08001ee9 	.word	0x08001ee9
 8001ea0:	08001ee9 	.word	0x08001ee9
 8001ea4:	08001ee9 	.word	0x08001ee9
 8001ea8:	08001eb9 	.word	0x08001eb9
 8001eac:	2b5c      	cmp	r3, #92	@ 0x5c
 8001eae:	d11b      	bne.n	8001ee8 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	225c      	movs	r2, #92	@ 0x5c
 8001eb4:	701a      	strb	r2, [r3, #0]
                    break;
 8001eb6:	e022      	b.n	8001efe <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2222      	movs	r2, #34	@ 0x22
 8001ebc:	701a      	strb	r2, [r3, #0]
                    break;
 8001ebe:	e01e      	b.n	8001efe <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	2262      	movs	r2, #98	@ 0x62
 8001ec4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ec6:	e01a      	b.n	8001efe <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	2266      	movs	r2, #102	@ 0x66
 8001ecc:	701a      	strb	r2, [r3, #0]
                    break;
 8001ece:	e016      	b.n	8001efe <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	226e      	movs	r2, #110	@ 0x6e
 8001ed4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ed6:	e012      	b.n	8001efe <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2272      	movs	r2, #114	@ 0x72
 8001edc:	701a      	strb	r2, [r3, #0]
                    break;
 8001ede:	e00e      	b.n	8001efe <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	2274      	movs	r2, #116	@ 0x74
 8001ee4:	701a      	strb	r2, [r3, #0]
                    break;
 8001ee6:	e00a      	b.n	8001efe <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	4914      	ldr	r1, [pc, #80]	@ (8001f40 <print_string_ptr+0x25c>)
 8001ef0:	69b8      	ldr	r0, [r7, #24]
 8001ef2:	f00a fbc7 	bl	800c684 <siprintf>
                    output_pointer += 4;
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	3304      	adds	r3, #4
 8001efa:	61bb      	str	r3, [r7, #24]
                    break;
 8001efc:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3301      	adds	r3, #1
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	3301      	adds	r3, #1
 8001f08:	61bb      	str	r3, [r7, #24]
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f47f af74 	bne.w	8001dfc <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	3301      	adds	r3, #1
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	2222      	movs	r2, #34	@ 0x22
 8001f1e:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3302      	adds	r3, #2
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4413      	add	r3, r2
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]

    return true;
 8001f2c:	2301      	movs	r3, #1
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3720      	adds	r7, #32
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	0800f144 	.word	0x0800f144
 8001f3c:	04000037 	.word	0x04000037
 8001f40:	0800f148 	.word	0x0800f148

08001f44 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	6839      	ldr	r1, [r7, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fec5 	bl	8001ce4 <print_string_ptr>
 8001f5a:	4603      	mov	r3, r0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <buffer_skip_whitespace+0x16>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	e02c      	b.n	8001fd8 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <buffer_skip_whitespace+0x2c>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d306      	bcc.n	8001f9e <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	e021      	b.n	8001fd8 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00d      	beq.n	8001fc0 <buffer_skip_whitespace+0x5c>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d207      	bcs.n	8001fc0 <buffer_skip_whitespace+0x5c>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	4413      	add	r3, r2
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	2b20      	cmp	r3, #32
 8001fbe:	d9e9      	bls.n	8001f94 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d104      	bne.n	8001fd6 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	1e5a      	subs	r2, r3, #1
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d007      	beq.n	8002002 <skip_utf8_bom+0x1e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <skip_utf8_bom+0x1e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <skip_utf8_bom+0x22>
    {
        return NULL;
 8002002:	2300      	movs	r3, #0
 8002004:	e01c      	b.n	8002040 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d018      	beq.n	800203e <skip_utf8_bom+0x5a>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	1d1a      	adds	r2, r3, #4
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	429a      	cmp	r2, r3
 8002018:	d211      	bcs.n	800203e <skip_utf8_bom+0x5a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	4413      	add	r3, r2
 8002024:	2203      	movs	r2, #3
 8002026:	4908      	ldr	r1, [pc, #32]	@ (8002048 <skip_utf8_bom+0x64>)
 8002028:	4618      	mov	r0, r3
 800202a:	f00a fbfb 	bl	800c824 <strncmp>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d104      	bne.n	800203e <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	1cda      	adds	r2, r3, #3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800203e:	687b      	ldr	r3, [r7, #4]
}
 8002040:	4618      	mov	r0, r3
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	0800f150 	.word	0x0800f150

0800204c <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 800205e:	2300      	movs	r3, #0
 8002060:	e00c      	b.n	800207c <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8002062:	68f8      	ldr	r0, [r7, #12]
 8002064:	f7fe f8be 	bl	80001e4 <strlen>
 8002068:	4603      	mov	r3, r0
 800206a:	3301      	adds	r3, #1
 800206c:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	6979      	ldr	r1, [r7, #20]
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 f805 	bl	8002084 <cJSON_ParseWithLengthOpts>
 800207a:	4603      	mov	r3, r0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3718      	adds	r7, #24
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08e      	sub	sp, #56	@ 0x38
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8002092:	f107 0318 	add.w	r3, r7, #24
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
 800209e:	60da      	str	r2, [r3, #12]
 80020a0:	611a      	str	r2, [r3, #16]
 80020a2:	615a      	str	r2, [r3, #20]
 80020a4:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* reset error position */
    global_error.json = NULL;
 80020aa:	4b41      	ldr	r3, [pc, #260]	@ (80021b0 <cJSON_ParseWithLengthOpts+0x12c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 80020b0:	4b3f      	ldr	r3, [pc, #252]	@ (80021b0 <cJSON_ParseWithLengthOpts+0x12c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d042      	beq.n	8002142 <cJSON_ParseWithLengthOpts+0xbe>
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d03f      	beq.n	8002142 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 80020ce:	4a39      	ldr	r2, [pc, #228]	@ (80021b4 <cJSON_ParseWithLengthOpts+0x130>)
 80020d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80020d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 80020da:	4836      	ldr	r0, [pc, #216]	@ (80021b4 <cJSON_ParseWithLengthOpts+0x130>)
 80020dc:	f7ff f842 	bl	8001164 <cJSON_New_Item>
 80020e0:	6378      	str	r0, [r7, #52]	@ 0x34
    if (item == NULL) /* memory fail */
 80020e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d02e      	beq.n	8002146 <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 80020e8:	f107 0318 	add.w	r3, r7, #24
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff79 	bl	8001fe4 <skip_utf8_bom>
 80020f2:	4603      	mov	r3, r0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff ff35 	bl	8001f64 <buffer_skip_whitespace>
 80020fa:	4603      	mov	r3, r0
 80020fc:	4619      	mov	r1, r3
 80020fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002100:	f000 f902 	bl	8002308 <parse_value>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d01f      	beq.n	800214a <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00e      	beq.n	800212e <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8002110:	f107 0318 	add.w	r3, r7, #24
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff ff25 	bl	8001f64 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800211a:	6a3a      	ldr	r2, [r7, #32]
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	429a      	cmp	r2, r3
 8002120:	d215      	bcs.n	800214e <cJSON_ParseWithLengthOpts+0xca>
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10f      	bne.n	800214e <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d004      	beq.n	800213e <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	6a3b      	ldr	r3, [r7, #32]
 8002138:	441a      	add	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	601a      	str	r2, [r3, #0]
    }

    return item;
 800213e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002140:	e031      	b.n	80021a6 <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 8002142:	bf00      	nop
 8002144:	e004      	b.n	8002150 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 8002146:	bf00      	nop
 8002148:	e002      	b.n	8002150 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 800214a:	bf00      	nop
 800214c:	e000      	b.n	8002150 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 800214e:	bf00      	nop

fail:
    if (item != NULL)
 8002150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002152:	2b00      	cmp	r3, #0
 8002154:	d002      	beq.n	800215c <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 8002156:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002158:	f7ff f81a 	bl	8001190 <cJSON_Delete>
    }

    if (value != NULL)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d020      	beq.n	80021a4 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 800216a:	6a3a      	ldr	r2, [r7, #32]
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	429a      	cmp	r2, r3
 8002170:	d202      	bcs.n	8002178 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	617b      	str	r3, [r7, #20]
 8002176:	e005      	b.n	8002184 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3b01      	subs	r3, #1
 8002182:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	441a      	add	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8002194:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <cJSON_ParseWithLengthOpts+0x12c>)
 8002196:	461a      	mov	r2, r3
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021a0:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3738      	adds	r7, #56	@ 0x38
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000204 	.word	0x20000204
 80021b4:	20000000 	.word	0x20000000

080021b8 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2100      	movs	r1, #0
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff ff41 	bl	800204c <cJSON_ParseWithOpts>
 80021ca:	4603      	mov	r3, r0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08e      	sub	sp, #56	@ 0x38
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80021e4:	f107 0310 	add.w	r3, r7, #16
 80021e8:	2224      	movs	r2, #36	@ 0x24
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f00a fb11 	bl	800c814 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a3b      	ldr	r2, [pc, #236]	@ (80022e4 <print+0x110>)
 80021f8:	6812      	ldr	r2, [r2, #0]
 80021fa:	4610      	mov	r0, r2
 80021fc:	4798      	blx	r3
 80021fe:	4603      	mov	r3, r0
 8002200:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 8002202:	4b38      	ldr	r3, [pc, #224]	@ (80022e4 <print+0x110>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002212:	ca07      	ldmia	r2, {r0, r1, r2}
 8002214:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d042      	beq.n	80022a4 <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 800221e:	f107 0310 	add.w	r3, r7, #16
 8002222:	4619      	mov	r1, r3
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f95b 	bl	80024e0 <print_value>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d03b      	beq.n	80022a8 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8002230:	f107 0310 	add.w	r3, r7, #16
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff f969 	bl	800150c <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00d      	beq.n	800225e <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	6938      	ldr	r0, [r7, #16]
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	3201      	adds	r2, #1
 800224c:	4611      	mov	r1, r2
 800224e:	4798      	blx	r3
 8002250:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 8002252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002254:	2b00      	cmp	r3, #0
 8002256:	d029      	beq.n	80022ac <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	e020      	b.n	80022a0 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	3201      	adds	r2, #1
 8002266:	4610      	mov	r0, r2
 8002268:	4798      	blx	r3
 800226a:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 800226c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800226e:	2b00      	cmp	r3, #0
 8002270:	d01e      	beq.n	80022b0 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8002272:	6939      	ldr	r1, [r7, #16]
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	4293      	cmp	r3, r2
 800227c:	bf28      	it	cs
 800227e:	4613      	movcs	r3, r2
 8002280:	461a      	mov	r2, r3
 8002282:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002284:	f00a fbb9 	bl	800c9fa <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800228c:	4413      	add	r3, r2
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	4610      	mov	r0, r2
 800229a:	4798      	blx	r3
        buffer->buffer = NULL;
 800229c:	2300      	movs	r3, #0
 800229e:	613b      	str	r3, [r7, #16]
    }

    return printed;
 80022a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022a2:	e01a      	b.n	80022da <print+0x106>
        goto fail;
 80022a4:	bf00      	nop
 80022a6:	e004      	b.n	80022b2 <print+0xde>
        goto fail;
 80022a8:	bf00      	nop
 80022aa:	e002      	b.n	80022b2 <print+0xde>
            goto fail;
 80022ac:	bf00      	nop
 80022ae:	e000      	b.n	80022b2 <print+0xde>
            goto fail;
 80022b0:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d006      	beq.n	80022c6 <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	4610      	mov	r0, r2
 80022c0:	4798      	blx	r3
        buffer->buffer = NULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 80022c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d005      	beq.n	80022d8 <print+0x104>
    {
        hooks->deallocate(printed);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80022d2:	4798      	blx	r3
        printed = NULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3738      	adds	r7, #56	@ 0x38
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	0800f310 	.word	0x0800f310

080022e8 <cJSON_Print>:

/* Render a cJSON item/entity/structure to text. */
CJSON_PUBLIC(char *) cJSON_Print(const cJSON *item)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
    return (char*)print(item, true, &global_hooks);
 80022f0:	4a04      	ldr	r2, [pc, #16]	@ (8002304 <cJSON_Print+0x1c>)
 80022f2:	2101      	movs	r1, #1
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ff6d 	bl	80021d4 <print>
 80022fa:	4603      	mov	r3, r0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000000 	.word	0x20000000

08002308 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <parse_value+0x18>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <parse_value+0x1c>
    {
        return false; /* no input */
 8002320:	2300      	movs	r3, #0
 8002322:	e0d2      	b.n	80024ca <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d01d      	beq.n	8002366 <parse_value+0x5e>
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	1d1a      	adds	r2, r3, #4
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	429a      	cmp	r2, r3
 8002336:	d816      	bhi.n	8002366 <parse_value+0x5e>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	4413      	add	r3, r2
 8002342:	2204      	movs	r2, #4
 8002344:	4963      	ldr	r1, [pc, #396]	@ (80024d4 <parse_value+0x1cc>)
 8002346:	4618      	mov	r0, r3
 8002348:	f00a fa6c 	bl	800c824 <strncmp>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2204      	movs	r2, #4
 8002356:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	1d1a      	adds	r2, r3, #4
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	609a      	str	r2, [r3, #8]
        return true;
 8002362:	2301      	movs	r3, #1
 8002364:	e0b1      	b.n	80024ca <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d01d      	beq.n	80023a8 <parse_value+0xa0>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	1d5a      	adds	r2, r3, #5
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	d816      	bhi.n	80023a8 <parse_value+0xa0>
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	4413      	add	r3, r2
 8002384:	2205      	movs	r2, #5
 8002386:	4954      	ldr	r1, [pc, #336]	@ (80024d8 <parse_value+0x1d0>)
 8002388:	4618      	mov	r0, r3
 800238a:	f00a fa4b 	bl	800c824 <strncmp>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d109      	bne.n	80023a8 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	1d5a      	adds	r2, r3, #5
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	609a      	str	r2, [r3, #8]
        return true;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e090      	b.n	80024ca <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d020      	beq.n	80023f0 <parse_value+0xe8>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	1d1a      	adds	r2, r3, #4
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d819      	bhi.n	80023f0 <parse_value+0xe8>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4413      	add	r3, r2
 80023c6:	2204      	movs	r2, #4
 80023c8:	4944      	ldr	r1, [pc, #272]	@ (80024dc <parse_value+0x1d4>)
 80023ca:	4618      	mov	r0, r3
 80023cc:	f00a fa2a 	bl	800c824 <strncmp>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10c      	bne.n	80023f0 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2202      	movs	r2, #2
 80023da:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	1d1a      	adds	r2, r3, #4
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	609a      	str	r2, [r3, #8]
        return true;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e06c      	b.n	80024ca <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d013      	beq.n	800241e <parse_value+0x116>
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	429a      	cmp	r2, r3
 8002400:	d20d      	bcs.n	800241e <parse_value+0x116>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	4413      	add	r3, r2
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	2b22      	cmp	r3, #34	@ 0x22
 8002410:	d105      	bne.n	800241e <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8002412:	6839      	ldr	r1, [r7, #0]
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff fb1d 	bl	8001a54 <parse_string>
 800241a:	4603      	mov	r3, r0
 800241c:	e055      	b.n	80024ca <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d023      	beq.n	800246c <parse_value+0x164>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	429a      	cmp	r2, r3
 800242e:	d21d      	bcs.n	800246c <parse_value+0x164>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	4413      	add	r3, r2
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b2d      	cmp	r3, #45	@ 0x2d
 800243e:	d00f      	beq.n	8002460 <parse_value+0x158>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	4413      	add	r3, r2
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b2f      	cmp	r3, #47	@ 0x2f
 800244e:	d90d      	bls.n	800246c <parse_value+0x164>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4413      	add	r3, r2
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b39      	cmp	r3, #57	@ 0x39
 800245e:	d805      	bhi.n	800246c <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8002460:	6839      	ldr	r1, [r7, #0]
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7fe feec 	bl	8001240 <parse_number>
 8002468:	4603      	mov	r3, r0
 800246a:	e02e      	b.n	80024ca <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d013      	beq.n	800249a <parse_value+0x192>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	429a      	cmp	r2, r3
 800247c:	d20d      	bcs.n	800249a <parse_value+0x192>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	4413      	add	r3, r2
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b5b      	cmp	r3, #91	@ 0x5b
 800248c:	d105      	bne.n	800249a <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 800248e:	6839      	ldr	r1, [r7, #0]
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 f909 	bl	80026a8 <parse_array>
 8002496:	4603      	mov	r3, r0
 8002498:	e017      	b.n	80024ca <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d013      	beq.n	80024c8 <parse_value+0x1c0>
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d20d      	bcs.n	80024c8 <parse_value+0x1c0>
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	4413      	add	r3, r2
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b7b      	cmp	r3, #123	@ 0x7b
 80024ba:	d105      	bne.n	80024c8 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 80024bc:	6839      	ldr	r1, [r7, #0]
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 fa3c 	bl	800293c <parse_object>
 80024c4:	4603      	mov	r3, r0
 80024c6:	e000      	b.n	80024ca <parse_value+0x1c2>
    }

    return false;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	0800f124 	.word	0x0800f124
 80024d8:	0800f154 	.word	0x0800f154
 80024dc:	0800f15c 	.word	0x0800f15c

080024e0 <print_value>:

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <print_value+0x1a>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <print_value+0x1e>
    {
        return false;
 80024fa:	2300      	movs	r3, #0
 80024fc:	e0c9      	b.n	8002692 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b80      	cmp	r3, #128	@ 0x80
 8002506:	f000 808e 	beq.w	8002626 <print_value+0x146>
 800250a:	2b80      	cmp	r3, #128	@ 0x80
 800250c:	f300 80c0 	bgt.w	8002690 <print_value+0x1b0>
 8002510:	2b20      	cmp	r3, #32
 8002512:	dc49      	bgt.n	80025a8 <print_value+0xc8>
 8002514:	2b00      	cmp	r3, #0
 8002516:	f340 80bb 	ble.w	8002690 <print_value+0x1b0>
 800251a:	3b01      	subs	r3, #1
 800251c:	2b1f      	cmp	r3, #31
 800251e:	f200 80b7 	bhi.w	8002690 <print_value+0x1b0>
 8002522:	a201      	add	r2, pc, #4	@ (adr r2, 8002528 <print_value+0x48>)
 8002524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002528:	080025d3 	.word	0x080025d3
 800252c:	080025f7 	.word	0x080025f7
 8002530:	08002691 	.word	0x08002691
 8002534:	080025af 	.word	0x080025af
 8002538:	08002691 	.word	0x08002691
 800253c:	08002691 	.word	0x08002691
 8002540:	08002691 	.word	0x08002691
 8002544:	0800261b 	.word	0x0800261b
 8002548:	08002691 	.word	0x08002691
 800254c:	08002691 	.word	0x08002691
 8002550:	08002691 	.word	0x08002691
 8002554:	08002691 	.word	0x08002691
 8002558:	08002691 	.word	0x08002691
 800255c:	08002691 	.word	0x08002691
 8002560:	08002691 	.word	0x08002691
 8002564:	0800266d 	.word	0x0800266d
 8002568:	08002691 	.word	0x08002691
 800256c:	08002691 	.word	0x08002691
 8002570:	08002691 	.word	0x08002691
 8002574:	08002691 	.word	0x08002691
 8002578:	08002691 	.word	0x08002691
 800257c:	08002691 	.word	0x08002691
 8002580:	08002691 	.word	0x08002691
 8002584:	08002691 	.word	0x08002691
 8002588:	08002691 	.word	0x08002691
 800258c:	08002691 	.word	0x08002691
 8002590:	08002691 	.word	0x08002691
 8002594:	08002691 	.word	0x08002691
 8002598:	08002691 	.word	0x08002691
 800259c:	08002691 	.word	0x08002691
 80025a0:	08002691 	.word	0x08002691
 80025a4:	08002679 	.word	0x08002679
 80025a8:	2b40      	cmp	r3, #64	@ 0x40
 80025aa:	d06b      	beq.n	8002684 <print_value+0x1a4>
 80025ac:	e070      	b.n	8002690 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80025ae:	2105      	movs	r1, #5
 80025b0:	6838      	ldr	r0, [r7, #0]
 80025b2:	f7fe ff11 	bl	80013d8 <ensure>
 80025b6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <print_value+0xe2>
            {
                return false;
 80025be:	2300      	movs	r3, #0
 80025c0:	e067      	b.n	8002692 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4a35      	ldr	r2, [pc, #212]	@ (800269c <print_value+0x1bc>)
 80025c6:	6810      	ldr	r0, [r2, #0]
 80025c8:	6018      	str	r0, [r3, #0]
 80025ca:	7912      	ldrb	r2, [r2, #4]
 80025cc:	711a      	strb	r2, [r3, #4]
            return true;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e05f      	b.n	8002692 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80025d2:	2106      	movs	r1, #6
 80025d4:	6838      	ldr	r0, [r7, #0]
 80025d6:	f7fe feff 	bl	80013d8 <ensure>
 80025da:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <print_value+0x106>
            {
                return false;
 80025e2:	2300      	movs	r3, #0
 80025e4:	e055      	b.n	8002692 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4a2d      	ldr	r2, [pc, #180]	@ (80026a0 <print_value+0x1c0>)
 80025ea:	6810      	ldr	r0, [r2, #0]
 80025ec:	6018      	str	r0, [r3, #0]
 80025ee:	8892      	ldrh	r2, [r2, #4]
 80025f0:	809a      	strh	r2, [r3, #4]
            return true;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e04d      	b.n	8002692 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 80025f6:	2105      	movs	r1, #5
 80025f8:	6838      	ldr	r0, [r7, #0]
 80025fa:	f7fe feed 	bl	80013d8 <ensure>
 80025fe:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <print_value+0x12a>
            {
                return false;
 8002606:	2300      	movs	r3, #0
 8002608:	e043      	b.n	8002692 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	4a25      	ldr	r2, [pc, #148]	@ (80026a4 <print_value+0x1c4>)
 800260e:	6810      	ldr	r0, [r2, #0]
 8002610:	6018      	str	r0, [r3, #0]
 8002612:	7912      	ldrb	r2, [r2, #4]
 8002614:	711a      	strb	r2, [r3, #4]
            return true;
 8002616:	2301      	movs	r3, #1
 8002618:	e03b      	b.n	8002692 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 800261a:	6839      	ldr	r1, [r7, #0]
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7fe ffdf 	bl	80015e0 <print_number>
 8002622:	4603      	mov	r3, r0
 8002624:	e035      	b.n	8002692 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8002626:	2300      	movs	r3, #0
 8002628:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <print_value+0x156>
            {
                return false;
 8002632:	2300      	movs	r3, #0
 8002634:	e02d      	b.n	8002692 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	4618      	mov	r0, r3
 800263c:	f7fd fdd2 	bl	80001e4 <strlen>
 8002640:	4603      	mov	r3, r0
 8002642:	3301      	adds	r3, #1
 8002644:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8002646:	68b9      	ldr	r1, [r7, #8]
 8002648:	6838      	ldr	r0, [r7, #0]
 800264a:	f7fe fec5 	bl	80013d8 <ensure>
 800264e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <print_value+0x17a>
            {
                return false;
 8002656:	2300      	movs	r3, #0
 8002658:	e01b      	b.n	8002692 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	4619      	mov	r1, r3
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f00a f9c9 	bl	800c9fa <memcpy>
            return true;
 8002668:	2301      	movs	r3, #1
 800266a:	e012      	b.n	8002692 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 800266c:	6839      	ldr	r1, [r7, #0]
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7ff fc68 	bl	8001f44 <print_string>
 8002674:	4603      	mov	r3, r0
 8002676:	e00c      	b.n	8002692 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8002678:	6839      	ldr	r1, [r7, #0]
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f8d8 	bl	8002830 <print_array>
 8002680:	4603      	mov	r3, r0
 8002682:	e006      	b.n	8002692 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8002684:	6839      	ldr	r1, [r7, #0]
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa64 	bl	8002b54 <print_object>
 800268c:	4603      	mov	r3, r0
 800268e:	e000      	b.n	8002692 <print_value+0x1b2>

        default:
            return false;
 8002690:	2300      	movs	r3, #0
    }
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	0800f124 	.word	0x0800f124
 80026a0:	0800f154 	.word	0x0800f154
 80026a4:	0800f15c 	.word	0x0800f15c

080026a8 <parse_array>:

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026c2:	d301      	bcc.n	80026c8 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 80026c4:	2300      	movs	r3, #0
 80026c6:	e0af      	b.n	8002828 <parse_array+0x180>
    }
    input_buffer->depth++;
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	1c5a      	adds	r2, r3, #1
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	4413      	add	r3, r2
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b5b      	cmp	r3, #91	@ 0x5b
 80026e0:	f040 8094 	bne.w	800280c <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 80026ee:	6838      	ldr	r0, [r7, #0]
 80026f0:	f7ff fc38 	bl	8001f64 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00d      	beq.n	8002716 <parse_array+0x6e>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	429a      	cmp	r2, r3
 8002704:	d207      	bcs.n	8002716 <parse_array+0x6e>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	4413      	add	r3, r2
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b5d      	cmp	r3, #93	@ 0x5d
 8002714:	d061      	beq.n	80027da <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <parse_array+0x80>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	429a      	cmp	r2, r3
 8002726:	d305      	bcc.n	8002734 <parse_array+0x8c>
    {
        input_buffer->offset--;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	1e5a      	subs	r2, r3, #1
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	609a      	str	r2, [r3, #8]
        goto fail;
 8002732:	e072      	b.n	800281a <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	1e5a      	subs	r2, r3, #1
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	3310      	adds	r3, #16
 8002742:	4618      	mov	r0, r3
 8002744:	f7fe fd0e 	bl	8001164 <cJSON_New_Item>
 8002748:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d05f      	beq.n	8002810 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d104      	bne.n	8002760 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	617b      	str	r3, [r7, #20]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	613b      	str	r3, [r7, #16]
 800275e:	e007      	b.n	8002770 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	1c5a      	adds	r2, r3, #1
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 800277a:	6838      	ldr	r0, [r7, #0]
 800277c:	f7ff fbf2 	bl	8001f64 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002780:	6839      	ldr	r1, [r7, #0]
 8002782:	6938      	ldr	r0, [r7, #16]
 8002784:	f7ff fdc0 	bl	8002308 <parse_value>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d042      	beq.n	8002814 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 800278e:	6838      	ldr	r0, [r7, #0]
 8002790:	f7ff fbe8 	bl	8001f64 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00d      	beq.n	80027b6 <parse_array+0x10e>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d207      	bcs.n	80027b6 <parse_array+0x10e>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	4413      	add	r3, r2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b2c      	cmp	r3, #44	@ 0x2c
 80027b4:	d0c3      	beq.n	800273e <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d02d      	beq.n	8002818 <parse_array+0x170>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d227      	bcs.n	8002818 <parse_array+0x170>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	4413      	add	r3, r2
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	2b5d      	cmp	r3, #93	@ 0x5d
 80027d6:	d11f      	bne.n	8002818 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 80027d8:	e000      	b.n	80027dc <parse_array+0x134>
        goto success;
 80027da:	bf00      	nop
    input_buffer->depth--;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	1e5a      	subs	r2, r3, #1
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <parse_array+0x14a>
        head->prev = current_item;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2220      	movs	r2, #32
 80027f6:	60da      	str	r2, [r3, #12]
    item->child = head;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	609a      	str	r2, [r3, #8]

    return true;
 8002808:	2301      	movs	r3, #1
 800280a:	e00d      	b.n	8002828 <parse_array+0x180>
        goto fail;
 800280c:	bf00      	nop
 800280e:	e004      	b.n	800281a <parse_array+0x172>
            goto fail; /* allocation failure */
 8002810:	bf00      	nop
 8002812:	e002      	b.n	800281a <parse_array+0x172>
            goto fail; /* failed to parse value */
 8002814:	bf00      	nop
 8002816:	e000      	b.n	800281a <parse_array+0x172>
        goto fail; /* expected end of array */
 8002818:	bf00      	nop

fail:
    if (head != NULL)
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8002820:	6978      	ldr	r0, [r7, #20]
 8002822:	f7fe fcb5 	bl	8001190 <cJSON_Delete>
    }

    return false;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <print_array>:

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800283a:	2300      	movs	r3, #0
 800283c:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <print_array+0x22>
    {
        return false;
 800284e:	2300      	movs	r3, #0
 8002850:	e070      	b.n	8002934 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8002852:	2101      	movs	r1, #1
 8002854:	6838      	ldr	r0, [r7, #0]
 8002856:	f7fe fdbf 	bl	80013d8 <ensure>
 800285a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <print_array+0x36>
    {
        return false;
 8002862:	2300      	movs	r3, #0
 8002864:	e066      	b.n	8002934 <print_array+0x104>
    }

    *output_pointer = '[';
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	225b      	movs	r2, #91	@ 0x5b
 800286a:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	1c5a      	adds	r2, r3, #1
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8002880:	e03d      	b.n	80028fe <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8002882:	6839      	ldr	r1, [r7, #0]
 8002884:	6938      	ldr	r0, [r7, #16]
 8002886:	f7ff fe2b 	bl	80024e0 <print_value>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <print_array+0x64>
        {
            return false;
 8002890:	2300      	movs	r3, #0
 8002892:	e04f      	b.n	8002934 <print_array+0x104>
        }
        update_offset(output_buffer);
 8002894:	6838      	ldr	r0, [r7, #0]
 8002896:	f7fe fe39 	bl	800150c <update_offset>
        if (current_element->next)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d02a      	beq.n	80028f8 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <print_array+0x7e>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e000      	b.n	80028b0 <print_array+0x80>
 80028ae:	2301      	movs	r3, #1
 80028b0:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	3301      	adds	r3, #1
 80028b6:	4619      	mov	r1, r3
 80028b8:	6838      	ldr	r0, [r7, #0]
 80028ba:	f7fe fd8d 	bl	80013d8 <ensure>
 80028be:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <print_array+0x9a>
            {
                return false;
 80028c6:	2300      	movs	r3, #0
 80028c8:	e034      	b.n	8002934 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	1c5a      	adds	r2, r3, #1
 80028ce:	617a      	str	r2, [r7, #20]
 80028d0:	222c      	movs	r2, #44	@ 0x2c
 80028d2:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	695b      	ldr	r3, [r3, #20]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d004      	beq.n	80028e6 <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	617a      	str	r2, [r7, #20]
 80028e2:	2220      	movs	r2, #32
 80028e4:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	441a      	add	r2, r3
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1be      	bne.n	8002882 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8002904:	2102      	movs	r1, #2
 8002906:	6838      	ldr	r0, [r7, #0]
 8002908:	f7fe fd66 	bl	80013d8 <ensure>
 800290c:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <print_array+0xe8>
    {
        return false;
 8002914:	2300      	movs	r3, #0
 8002916:	e00d      	b.n	8002934 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	617a      	str	r2, [r7, #20]
 800291e:	225d      	movs	r2, #93	@ 0x5d
 8002920:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2200      	movs	r2, #0
 8002926:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	1e5a      	subs	r2, r3, #1
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	60da      	str	r2, [r3, #12]

    return true;
 8002932:	2301      	movs	r3, #1
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <parse_object>:

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002956:	d301      	bcc.n	800295c <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8002958:	2300      	movs	r3, #0
 800295a:	e0f7      	b.n	8002b4c <parse_object+0x210>
    }
    input_buffer->depth++;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 80db 	beq.w	8002b24 <parse_object+0x1e8>
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	429a      	cmp	r2, r3
 8002978:	f080 80d4 	bcs.w	8002b24 <parse_object+0x1e8>
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4413      	add	r3, r2
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b7b      	cmp	r3, #123	@ 0x7b
 800298a:	f040 80cb 	bne.w	8002b24 <parse_object+0x1e8>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	1c5a      	adds	r2, r3, #1
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002998:	6838      	ldr	r0, [r7, #0]
 800299a:	f7ff fae3 	bl	8001f64 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00e      	beq.n	80029c2 <parse_object+0x86>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d208      	bcs.n	80029c2 <parse_object+0x86>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	4413      	add	r3, r2
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b7d      	cmp	r3, #125	@ 0x7d
 80029be:	f000 8098 	beq.w	8002af2 <parse_object+0x1b6>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <parse_object+0x98>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d305      	bcc.n	80029e0 <parse_object+0xa4>
    {
        input_buffer->offset--;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	1e5a      	subs	r2, r3, #1
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	609a      	str	r2, [r3, #8]
        goto fail;
 80029de:	e0ae      	b.n	8002b3e <parse_object+0x202>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	1e5a      	subs	r2, r3, #1
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	3310      	adds	r3, #16
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe fbb8 	bl	8001164 <cJSON_New_Item>
 80029f4:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 8095 	beq.w	8002b28 <parse_object+0x1ec>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d104      	bne.n	8002a0e <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	e007      	b.n	8002a1e <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	613b      	str	r3, [r7, #16]
        }

        if (cannot_access_at_index(input_buffer, 1))
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 8083 	beq.w	8002b2c <parse_object+0x1f0>
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d27b      	bcs.n	8002b2c <parse_object+0x1f0>
        {
            goto fail; /* nothing comes after the comma */
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002a3e:	6838      	ldr	r0, [r7, #0]
 8002a40:	f7ff fa90 	bl	8001f64 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8002a44:	6839      	ldr	r1, [r7, #0]
 8002a46:	6938      	ldr	r0, [r7, #16]
 8002a48:	f7ff f804 	bl	8001a54 <parse_string>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d06e      	beq.n	8002b30 <parse_object+0x1f4>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8002a52:	6838      	ldr	r0, [r7, #0]
 8002a54:	f7ff fa86 	bl	8001f64 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	2200      	movs	r2, #0
 8002a64:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d063      	beq.n	8002b34 <parse_object+0x1f8>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d25d      	bcs.n	8002b34 <parse_object+0x1f8>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b3a      	cmp	r3, #58	@ 0x3a
 8002a86:	d155      	bne.n	8002b34 <parse_object+0x1f8>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	1c5a      	adds	r2, r3, #1
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002a92:	6838      	ldr	r0, [r7, #0]
 8002a94:	f7ff fa66 	bl	8001f64 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8002a98:	6839      	ldr	r1, [r7, #0]
 8002a9a:	6938      	ldr	r0, [r7, #16]
 8002a9c:	f7ff fc34 	bl	8002308 <parse_value>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d048      	beq.n	8002b38 <parse_object+0x1fc>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002aa6:	6838      	ldr	r0, [r7, #0]
 8002aa8:	f7ff fa5c 	bl	8001f64 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00d      	beq.n	8002ace <parse_object+0x192>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d207      	bcs.n	8002ace <parse_object+0x192>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b2c      	cmp	r3, #44	@ 0x2c
 8002acc:	d08d      	beq.n	80029ea <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d033      	beq.n	8002b3c <parse_object+0x200>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d22d      	bcs.n	8002b3c <parse_object+0x200>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	4413      	add	r3, r2
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b7d      	cmp	r3, #125	@ 0x7d
 8002aee:	d125      	bne.n	8002b3c <parse_object+0x200>
    {
        goto fail; /* expected end of object */
    }

success:
 8002af0:	e000      	b.n	8002af4 <parse_object+0x1b8>
        goto success; /* empty object */
 8002af2:	bf00      	nop
    input_buffer->depth--;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	1e5a      	subs	r2, r3, #1
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <parse_object+0x1ce>
        head->prev = current_item;
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2240      	movs	r2, #64	@ 0x40
 8002b0e:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	1c5a      	adds	r2, r3, #1
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	609a      	str	r2, [r3, #8]
    return true;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e013      	b.n	8002b4c <parse_object+0x210>
        goto fail; /* not an object */
 8002b24:	bf00      	nop
 8002b26:	e00a      	b.n	8002b3e <parse_object+0x202>
            goto fail; /* allocation failure */
 8002b28:	bf00      	nop
 8002b2a:	e008      	b.n	8002b3e <parse_object+0x202>
            goto fail; /* nothing comes after the comma */
 8002b2c:	bf00      	nop
 8002b2e:	e006      	b.n	8002b3e <parse_object+0x202>
            goto fail; /* failed to parse name */
 8002b30:	bf00      	nop
 8002b32:	e004      	b.n	8002b3e <parse_object+0x202>
            goto fail; /* invalid object */
 8002b34:	bf00      	nop
 8002b36:	e002      	b.n	8002b3e <parse_object+0x202>
            goto fail; /* failed to parse value */
 8002b38:	bf00      	nop
 8002b3a:	e000      	b.n	8002b3e <parse_object+0x202>
        goto fail; /* expected end of object */
 8002b3c:	bf00      	nop

fail:
    if (head != NULL)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <parse_object+0x20e>
    {
        cJSON_Delete(head);
 8002b44:	6978      	ldr	r0, [r7, #20]
 8002b46:	f7fe fb23 	bl	8001190 <cJSON_Delete>
    }

    return false;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3718      	adds	r7, #24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <print_object>:

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <print_object+0x22>
    {
        return false;
 8002b72:	2300      	movs	r3, #0
 8002b74:	e108      	b.n	8002d88 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <print_object+0x2e>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e000      	b.n	8002b84 <print_object+0x30>
 8002b82:	2301      	movs	r3, #1
 8002b84:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	6838      	ldr	r0, [r7, #0]
 8002b8e:	f7fe fc23 	bl	80013d8 <ensure>
 8002b92:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <print_object+0x4a>
    {
        return false;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e0f4      	b.n	8002d88 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	61fa      	str	r2, [r7, #28]
 8002ba4:	227b      	movs	r2, #123	@ 0x7b
 8002ba6:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	1c5a      	adds	r2, r3, #1
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d004      	beq.n	8002bc4 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	61fa      	str	r2, [r7, #28]
 8002bc0:	220a      	movs	r2, #10
 8002bc2:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	441a      	add	r2, r3
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	609a      	str	r2, [r3, #8]

    while (current_item)
 8002bd0:	e0a0      	b.n	8002d14 <print_object+0x1c0>
    {
        if (output_buffer->format)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	695b      	ldr	r3, [r3, #20]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d022      	beq.n	8002c20 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	4619      	mov	r1, r3
 8002be0:	6838      	ldr	r0, [r7, #0]
 8002be2:	f7fe fbf9 	bl	80013d8 <ensure>
 8002be6:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <print_object+0x9e>
            {
                return false;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e0ca      	b.n	8002d88 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	e007      	b.n	8002c08 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	61fa      	str	r2, [r7, #28]
 8002bfe:	2209      	movs	r2, #9
 8002c00:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	3301      	adds	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d3f2      	bcc.n	8002bf8 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	441a      	add	r2, r3
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	6839      	ldr	r1, [r7, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff f85c 	bl	8001ce4 <print_string_ptr>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <print_object+0xe2>
        {
            return false;
 8002c32:	2300      	movs	r3, #0
 8002c34:	e0a8      	b.n	8002d88 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002c36:	6838      	ldr	r0, [r7, #0]
 8002c38:	f7fe fc68 	bl	800150c <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <print_object+0xf4>
 8002c44:	2302      	movs	r3, #2
 8002c46:	e000      	b.n	8002c4a <print_object+0xf6>
 8002c48:	2301      	movs	r3, #1
 8002c4a:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8002c4c:	68f9      	ldr	r1, [r7, #12]
 8002c4e:	6838      	ldr	r0, [r7, #0]
 8002c50:	f7fe fbc2 	bl	80013d8 <ensure>
 8002c54:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <print_object+0x10c>
        {
            return false;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	e093      	b.n	8002d88 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	1c5a      	adds	r2, r3, #1
 8002c64:	61fa      	str	r2, [r7, #28]
 8002c66:	223a      	movs	r2, #58	@ 0x3a
 8002c68:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d004      	beq.n	8002c7c <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	61fa      	str	r2, [r7, #28]
 8002c78:	2209      	movs	r2, #9
 8002c7a:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	441a      	add	r2, r3
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8002c88:	6839      	ldr	r1, [r7, #0]
 8002c8a:	69b8      	ldr	r0, [r7, #24]
 8002c8c:	f7ff fc28 	bl	80024e0 <print_value>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <print_object+0x146>
        {
            return false;
 8002c96:	2300      	movs	r3, #0
 8002c98:	e076      	b.n	8002d88 <print_object+0x234>
        }
        update_offset(output_buffer);
 8002c9a:	6838      	ldr	r0, [r7, #0]
 8002c9c:	f7fe fc36 	bl	800150c <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <print_object+0x158>
 8002ca8:	2201      	movs	r2, #1
 8002caa:	e000      	b.n	8002cae <print_object+0x15a>
 8002cac:	2200      	movs	r2, #0
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <print_object+0x166>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <print_object+0x168>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	4413      	add	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6838      	ldr	r0, [r7, #0]
 8002cc8:	f7fe fb86 	bl	80013d8 <ensure>
 8002ccc:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <print_object+0x184>
        {
            return false;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e057      	b.n	8002d88 <print_object+0x234>
        }
        if (current_item->next)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <print_object+0x196>
        {
            *output_pointer++ = ',';
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	1c5a      	adds	r2, r3, #1
 8002ce4:	61fa      	str	r2, [r7, #28]
 8002ce6:	222c      	movs	r2, #44	@ 0x2c
 8002ce8:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	1c5a      	adds	r2, r3, #1
 8002cf6:	61fa      	str	r2, [r7, #28]
 8002cf8:	220a      	movs	r2, #10
 8002cfa:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	441a      	add	r2, r3
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f47f af5b 	bne.w	8002bd2 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <print_object+0x1d8>
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	e000      	b.n	8002d2e <print_object+0x1da>
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	4619      	mov	r1, r3
 8002d30:	6838      	ldr	r0, [r7, #0]
 8002d32:	f7fe fb51 	bl	80013d8 <ensure>
 8002d36:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d101      	bne.n	8002d42 <print_object+0x1ee>
    {
        return false;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	e022      	b.n	8002d88 <print_object+0x234>
    }
    if (output_buffer->format)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d010      	beq.n	8002d6c <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	e007      	b.n	8002d60 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	61fa      	str	r2, [r7, #28]
 8002d56:	2209      	movs	r2, #9
 8002d58:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	613b      	str	r3, [r7, #16]
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	3b01      	subs	r3, #1
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d3f1      	bcc.n	8002d50 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	1c5a      	adds	r2, r3, #1
 8002d70:	61fa      	str	r2, [r7, #28]
 8002d72:	227d      	movs	r2, #125	@ 0x7d
 8002d74:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	1e5a      	subs	r2, r3, #1
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	60da      	str	r2, [r3, #12]

    return true;
 8002d86:	2301      	movs	r3, #1
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3720      	adds	r7, #32
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <get_object_item+0x1c>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <get_object_item+0x20>
    {
        return NULL;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e033      	b.n	8002e18 <get_object_item+0x88>
    }

    current_element = object->child;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d017      	beq.n	8002dec <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002dbc:	e002      	b.n	8002dc4 <get_object_item+0x34>
        {
            current_element = current_element->next;
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01c      	beq.n	8002e04 <get_object_item+0x74>
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d018      	beq.n	8002e04 <get_object_item+0x74>
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68b8      	ldr	r0, [r7, #8]
 8002dda:	f7fd f9f9 	bl	80001d0 <strcmp>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1ec      	bne.n	8002dbe <get_object_item+0x2e>
 8002de4:	e00e      	b.n	8002e04 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d008      	beq.n	8002e04 <get_object_item+0x74>
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	4619      	mov	r1, r3
 8002df8:	68b8      	ldr	r0, [r7, #8]
 8002dfa:	f7fe f91f 	bl	800103c <case_insensitive_strcmp>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1f0      	bne.n	8002de6 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <get_object_item+0x82>
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <get_object_item+0x86>
        return NULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e000      	b.n	8002e18 <get_object_item+0x88>
    }

    return current_element;
 8002e16:	697b      	ldr	r3, [r7, #20]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <cJSON_GetObjectItemCaseSensitive>:
{
    return get_object_item(object, string, false);
}

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItemCaseSensitive(const cJSON * const object, const char * const string)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, true);
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	6839      	ldr	r1, [r7, #0]
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ffae 	bl	8002d90 <get_object_item>
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
 8002e46:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	605a      	str	r2, [r3, #4]
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d006      	beq.n	8002e82 <add_item_to_array+0x22>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <add_item_to_array+0x22>
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d101      	bne.n	8002e86 <add_item_to_array+0x26>
    {
        return false;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e01e      	b.n	8002ec4 <add_item_to_array+0x64>
    }

    child = array->child;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e00d      	b.n	8002ec2 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	6839      	ldr	r1, [r7, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff ffc2 	bl	8002e3e <suffix_object>
            array->child->prev = item;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8002ec2:	2301      	movs	r3, #1
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8002ed4:	687b      	ldr	r3, [r7, #4]
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b086      	sub	sp, #24
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	60f8      	str	r0, [r7, #12]
 8002eea:	60b9      	str	r1, [r7, #8]
 8002eec:	607a      	str	r2, [r7, #4]
 8002eee:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d009      	beq.n	8002f12 <add_item_to_object+0x30>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d006      	beq.n	8002f12 <add_item_to_object+0x30>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <add_item_to_object+0x30>
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d101      	bne.n	8002f16 <add_item_to_object+0x34>
    {
        return false;
 8002f12:	2300      	movs	r3, #0
 8002f14:	e036      	b.n	8002f84 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d009      	beq.n	8002f30 <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8002f1c:	68b8      	ldr	r0, [r7, #8]
 8002f1e:	f7ff ffd5 	bl	8002ecc <cast_away_const>
 8002f22:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	e00e      	b.n	8002f4e <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8002f30:	6839      	ldr	r1, [r7, #0]
 8002f32:	68b8      	ldr	r0, [r7, #8]
 8002f34:	f7fe f8ee 	bl	8001114 <cJSON_strdup>
 8002f38:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <add_item_to_object+0x62>
        {
            return false;
 8002f40:	2300      	movs	r3, #0
 8002f42:	e01f      	b.n	8002f84 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f4c:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d109      	bne.n	8002f6e <add_item_to_object+0x8c>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d005      	beq.n	8002f6e <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6a12      	ldr	r2, [r2, #32]
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4798      	blx	r3
    }

    item->string = new_key;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	693a      	ldr	r2, [r7, #16]
 8002f78:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f7ff ff6f 	bl	8002e60 <add_item_to_array>
 8002f82:	4603      	mov	r3, r0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8002f98:	2300      	movs	r3, #0
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <cJSON_AddItemToObject+0x28>)
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	f7ff ff9d 	bl	8002ee2 <add_item_to_object>
 8002fa8:	4603      	mov	r3, r0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000000 	.word	0x20000000

08002fb8 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8002fc6:	ed97 0b00 	vldr	d0, [r7]
 8002fca:	f000 f83d 	bl	8003048 <cJSON_CreateNumber>
 8002fce:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	4b09      	ldr	r3, [pc, #36]	@ (8002ffc <cJSON_AddNumberToObject+0x44>)
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff ff81 	bl	8002ee2 <add_item_to_object>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	e003      	b.n	8002ff2 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8002fea:	6978      	ldr	r0, [r7, #20]
 8002fec:	f7fe f8d0 	bl	8001190 <cJSON_Delete>
    return NULL;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20000000 	.word	0x20000000

08003000 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b088      	sub	sp, #32
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f863 	bl	80030d8 <cJSON_CreateString>
 8003012:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8003014:	2300      	movs	r3, #0
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <cJSON_AddStringToObject+0x40>)
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	68b9      	ldr	r1, [r7, #8]
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f7ff ff5f 	bl	8002ee2 <add_item_to_object>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	e003      	b.n	8003036 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 800302e:	6978      	ldr	r0, [r7, #20]
 8003030:	f7fe f8ae 	bl	8001190 <cJSON_Delete>
    return NULL;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000000 	.word	0x20000000
 8003044:	00000000 	.word	0x00000000

08003048 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8003052:	481f      	ldr	r0, [pc, #124]	@ (80030d0 <cJSON_CreateNumber+0x88>)
 8003054:	f7fe f886 	bl	8001164 <cJSON_New_Item>
 8003058:	60f8      	str	r0, [r7, #12]
    if(item)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d02c      	beq.n	80030ba <cJSON_CreateNumber+0x72>
    {
        item->type = cJSON_Number;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2208      	movs	r2, #8
 8003064:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8003066:	68f9      	ldr	r1, [r7, #12]
 8003068:	e9d7 2300 	ldrd	r2, r3, [r7]
 800306c:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 8003070:	a315      	add	r3, pc, #84	@ (adr r3, 80030c8 <cJSON_CreateNumber+0x80>)
 8003072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003076:	e9d7 0100 	ldrd	r0, r1, [r7]
 800307a:	f7fd fd53 	bl	8000b24 <__aeabi_dcmpge>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d004      	beq.n	800308e <cJSON_CreateNumber+0x46>
        {
            item->valueint = INT_MAX;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800308a:	615a      	str	r2, [r3, #20]
 800308c:	e015      	b.n	80030ba <cJSON_CreateNumber+0x72>
        }
        else if (num <= (double)INT_MIN)
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	4b10      	ldr	r3, [pc, #64]	@ (80030d4 <cJSON_CreateNumber+0x8c>)
 8003094:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003098:	f7fd fd3a 	bl	8000b10 <__aeabi_dcmple>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <cJSON_CreateNumber+0x64>
        {
            item->valueint = INT_MIN;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80030a8:	615a      	str	r2, [r3, #20]
 80030aa:	e006      	b.n	80030ba <cJSON_CreateNumber+0x72>
        }
        else
        {
            item->valueint = (int)num;
 80030ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030b0:	f7fd fd62 	bl	8000b78 <__aeabi_d2iz>
 80030b4:	4602      	mov	r2, r0
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 80030ba:	68fb      	ldr	r3, [r7, #12]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	f3af 8000 	nop.w
 80030c8:	ffc00000 	.word	0xffc00000
 80030cc:	41dfffff 	.word	0x41dfffff
 80030d0:	20000000 	.word	0x20000000
 80030d4:	c1e00000 	.word	0xc1e00000

080030d8 <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 80030e0:	480f      	ldr	r0, [pc, #60]	@ (8003120 <cJSON_CreateString+0x48>)
 80030e2:	f7fe f83f 	bl	8001164 <cJSON_New_Item>
 80030e6:	60f8      	str	r0, [r7, #12]
    if(item)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d012      	beq.n	8003114 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2210      	movs	r2, #16
 80030f2:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 80030f4:	490a      	ldr	r1, [pc, #40]	@ (8003120 <cJSON_CreateString+0x48>)
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fe f80c 	bl	8001114 <cJSON_strdup>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d104      	bne.n	8003114 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f7fe f840 	bl	8001190 <cJSON_Delete>
            return NULL;
 8003110:	2300      	movs	r3, #0
 8003112:	e000      	b.n	8003116 <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8003114:	68fb      	ldr	r3, [r7, #12]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000000 	.word	0x20000000

08003124 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 800312a:	4807      	ldr	r0, [pc, #28]	@ (8003148 <cJSON_CreateObject+0x24>)
 800312c:	f7fe f81a 	bl	8001164 <cJSON_New_Item>
 8003130:	6078      	str	r0, [r7, #4]
    if (item)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2240      	movs	r2, #64	@ 0x40
 800313c:	60da      	str	r2, [r3, #12]
    }

    return item;
 800313e:	687b      	ldr	r3, [r7, #4]
}
 8003140:	4618      	mov	r0, r3
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	20000000 	.word	0x20000000

0800314c <cJSON_IsTrue>:

    return (item->type & 0xFF) == cJSON_False;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsTrue(const cJSON * const item)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <cJSON_IsTrue+0x12>
    {
        return false;
 800315a:	2300      	movs	r3, #0
 800315c:	e007      	b.n	800316e <cJSON_IsTrue+0x22>
    }

    return (item->type & 0xff) == cJSON_True;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	bf0c      	ite	eq
 8003168:	2301      	moveq	r3, #1
 800316a:	2300      	movne	r3, #0
 800316c:	b2db      	uxtb	r3, r3
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <cJSON_IsNumber+0x12>
    {
        return false;
 8003188:	2300      	movs	r3, #0
 800318a:	e007      	b.n	800319c <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b08      	cmp	r3, #8
 8003194:	bf0c      	ite	eq
 8003196:	2301      	moveq	r3, #1
 8003198:	2300      	movne	r3, #0
 800319a:	b2db      	uxtb	r3, r3
}
 800319c:	4618      	mov	r0, r3
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 80031b0:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <cJSON_free+0x1c>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	4798      	blx	r3
    object = NULL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	607b      	str	r3, [r7, #4]
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	20000000 	.word	0x20000000

080031c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	607b      	str	r3, [r7, #4]
 80031d2:	4b10      	ldr	r3, [pc, #64]	@ (8003214 <MX_DMA_Init+0x4c>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003214 <MX_DMA_Init+0x4c>)
 80031d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80031dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80031de:	4b0d      	ldr	r3, [pc, #52]	@ (8003214 <MX_DMA_Init+0x4c>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031e6:	607b      	str	r3, [r7, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80031ea:	2200      	movs	r2, #0
 80031ec:	2105      	movs	r1, #5
 80031ee:	2010      	movs	r0, #16
 80031f0:	f002 f862 	bl	80052b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80031f4:	2010      	movs	r0, #16
 80031f6:	f002 f87b 	bl	80052f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2105      	movs	r1, #5
 80031fe:	2011      	movs	r0, #17
 8003200:	f002 f85a 	bl	80052b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003204:	2011      	movs	r0, #17
 8003206:	f002 f873 	bl	80052f0 <HAL_NVIC_EnableIRQ>

}
 800320a:	bf00      	nop
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800

08003218 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	@ 0x28
 800321c:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 800321e:	2306      	movs	r3, #6
 8003220:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003222:	2306      	movs	r3, #6
 8003224:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	83fb      	strh	r3, [r7, #30]
 800322e:	2300      	movs	r3, #0
 8003230:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 8003232:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003236:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800323c:	4ba1      	ldr	r3, [pc, #644]	@ (80034c4 <EE_Init+0x2ac>)
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8003242:	4ba1      	ldr	r3, [pc, #644]	@ (80034c8 <EE_Init+0x2b0>)
 8003244:	881b      	ldrh	r3, [r3, #0]
 8003246:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8003248:	2300      	movs	r3, #0
 800324a:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 800324c:	230a      	movs	r3, #10
 800324e:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 8003250:	2301      	movs	r3, #1
 8003252:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8003254:	2302      	movs	r3, #2
 8003256:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8003258:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800325a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800325e:	4293      	cmp	r3, r2
 8003260:	d00b      	beq.n	800327a <EE_Init+0x62>
 8003262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003266:	f280 8196 	bge.w	8003596 <EE_Init+0x37e>
 800326a:	2b00      	cmp	r3, #0
 800326c:	f000 80f8 	beq.w	8003460 <EE_Init+0x248>
 8003270:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8003274:	4293      	cmp	r3, r2
 8003276:	d050      	beq.n	800331a <EE_Init+0x102>
 8003278:	e18d      	b.n	8003596 <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 800327a:	8c3b      	ldrh	r3, [r7, #32]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d116      	bne.n	80032ae <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8003280:	4890      	ldr	r0, [pc, #576]	@ (80034c4 <EE_Init+0x2ac>)
 8003282:	f000 f9a9 	bl	80035d8 <EE_VerifyPageFullyErased>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	f040 818e 	bne.w	80035aa <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800328e:	f107 0214 	add.w	r2, r7, #20
 8003292:	463b      	mov	r3, r7
 8003294:	4611      	mov	r1, r2
 8003296:	4618      	mov	r0, r3
 8003298:	f002 fe5c 	bl	8005f54 <HAL_FLASHEx_Erase>
 800329c:	4603      	mov	r3, r0
 800329e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80032a0:	7efb      	ldrb	r3, [r7, #27]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8181 	beq.w	80035aa <EE_Init+0x392>
          {
            return FlashStatus;
 80032a8:	7efb      	ldrb	r3, [r7, #27]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	e185      	b.n	80035ba <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 80032ae:	8c3b      	ldrh	r3, [r7, #32]
 80032b0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d125      	bne.n	8003304 <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80032b8:	4882      	ldr	r0, [pc, #520]	@ (80034c4 <EE_Init+0x2ac>)
 80032ba:	f000 f98d 	bl	80035d8 <EE_VerifyPageFullyErased>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10e      	bne.n	80032e2 <EE_Init+0xca>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80032c4:	f107 0214 	add.w	r2, r7, #20
 80032c8:	463b      	mov	r3, r7
 80032ca:	4611      	mov	r1, r2
 80032cc:	4618      	mov	r0, r3
 80032ce:	f002 fe41 	bl	8005f54 <HAL_FLASHEx_Erase>
 80032d2:	4603      	mov	r3, r0
 80032d4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80032d6:	7efb      	ldrb	r3, [r7, #27]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <EE_Init+0xca>
          {
            return FlashStatus;
 80032dc:	7efb      	ldrb	r3, [r7, #27]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	e16b      	b.n	80035ba <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	4977      	ldr	r1, [pc, #476]	@ (80034c8 <EE_Init+0x2b0>)
 80032ec:	2001      	movs	r0, #1
 80032ee:	f002 fc7b 	bl	8005be8 <HAL_FLASH_Program>
 80032f2:	4603      	mov	r3, r0
 80032f4:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80032f6:	7efb      	ldrb	r3, [r7, #27]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 8156 	beq.w	80035aa <EE_Init+0x392>
        {
          return FlashStatus;
 80032fe:	7efb      	ldrb	r3, [r7, #27]
 8003300:	b29b      	uxth	r3, r3
 8003302:	e15a      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8003304:	f000 f9fc 	bl	8003700 <EE_Format>
 8003308:	4603      	mov	r3, r0
 800330a:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800330c:	7efb      	ldrb	r3, [r7, #27]
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 814b 	beq.w	80035aa <EE_Init+0x392>
        {
          return FlashStatus;
 8003314:	7efb      	ldrb	r3, [r7, #27]
 8003316:	b29b      	uxth	r3, r3
 8003318:	e14f      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 800331a:	8c3b      	ldrh	r3, [r7, #32]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d163      	bne.n	80033e8 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003320:	2300      	movs	r3, #0
 8003322:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003324:	e030      	b.n	8003388 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8003326:	4b69      	ldr	r3, [pc, #420]	@ (80034cc <EE_Init+0x2b4>)
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	b29a      	uxth	r2, r3
 800332c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800332e:	4968      	ldr	r1, [pc, #416]	@ (80034d0 <EE_Init+0x2b8>)
 8003330:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003334:	429a      	cmp	r2, r3
 8003336:	d101      	bne.n	800333c <EE_Init+0x124>
          {
            x = VarIdx;
 8003338:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800333a:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 800333c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800333e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003342:	429a      	cmp	r2, r3
 8003344:	d01d      	beq.n	8003382 <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8003346:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003348:	4a61      	ldr	r2, [pc, #388]	@ (80034d0 <EE_Init+0x2b8>)
 800334a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800334e:	4961      	ldr	r1, [pc, #388]	@ (80034d4 <EE_Init+0x2bc>)
 8003350:	4618      	mov	r0, r3
 8003352:	f000 f96b 	bl	800362c <EE_ReadVariable>
 8003356:	4603      	mov	r3, r0
 8003358:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 800335a:	8bbb      	ldrh	r3, [r7, #28]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d010      	beq.n	8003382 <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8003360:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003362:	4a5b      	ldr	r2, [pc, #364]	@ (80034d0 <EE_Init+0x2b8>)
 8003364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003368:	4a5a      	ldr	r2, [pc, #360]	@ (80034d4 <EE_Init+0x2bc>)
 800336a:	8812      	ldrh	r2, [r2, #0]
 800336c:	4611      	mov	r1, r2
 800336e:	4618      	mov	r0, r3
 8003370:	f000 fa5e 	bl	8003830 <EE_VerifyPageFullWriteVariable>
 8003374:	4603      	mov	r3, r0
 8003376:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8003378:	8bfb      	ldrh	r3, [r7, #30]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <EE_Init+0x16a>
              {
                return EepromStatus;
 800337e:	8bfb      	ldrh	r3, [r7, #30]
 8003380:	e11b      	b.n	80035ba <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003382:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003384:	3301      	adds	r3, #1
 8003386:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003388:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800338a:	2b1f      	cmp	r3, #31
 800338c:	d9cb      	bls.n	8003326 <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	f04f 0300 	mov.w	r3, #0
 8003396:	494b      	ldr	r1, [pc, #300]	@ (80034c4 <EE_Init+0x2ac>)
 8003398:	2001      	movs	r0, #1
 800339a:	f002 fc25 	bl	8005be8 <HAL_FLASH_Program>
 800339e:	4603      	mov	r3, r0
 80033a0:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80033a2:	7efb      	ldrb	r3, [r7, #27]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d002      	beq.n	80033ae <EE_Init+0x196>
        {
          return FlashStatus;
 80033a8:	7efb      	ldrb	r3, [r7, #27]
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	e105      	b.n	80035ba <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 80033ae:	230b      	movs	r3, #11
 80033b0:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80033b2:	2301      	movs	r3, #1
 80033b4:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80033b6:	2302      	movs	r3, #2
 80033b8:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80033ba:	4843      	ldr	r0, [pc, #268]	@ (80034c8 <EE_Init+0x2b0>)
 80033bc:	f000 f90c 	bl	80035d8 <EE_VerifyPageFullyErased>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	f040 80f3 	bne.w	80035ae <EE_Init+0x396>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80033c8:	f107 0214 	add.w	r2, r7, #20
 80033cc:	463b      	mov	r3, r7
 80033ce:	4611      	mov	r1, r2
 80033d0:	4618      	mov	r0, r3
 80033d2:	f002 fdbf 	bl	8005f54 <HAL_FLASHEx_Erase>
 80033d6:	4603      	mov	r3, r0
 80033d8:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80033da:	7efb      	ldrb	r3, [r7, #27]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 80e6 	beq.w	80035ae <EE_Init+0x396>
          {
            return FlashStatus;
 80033e2:	7efb      	ldrb	r3, [r7, #27]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	e0e8      	b.n	80035ba <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 80033e8:	8c3b      	ldrh	r3, [r7, #32]
 80033ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d12b      	bne.n	800344a <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 80033f2:	230b      	movs	r3, #11
 80033f4:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80033f6:	2301      	movs	r3, #1
 80033f8:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80033fa:	2302      	movs	r3, #2
 80033fc:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80033fe:	4832      	ldr	r0, [pc, #200]	@ (80034c8 <EE_Init+0x2b0>)
 8003400:	f000 f8ea 	bl	80035d8 <EE_VerifyPageFullyErased>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10e      	bne.n	8003428 <EE_Init+0x210>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800340a:	f107 0214 	add.w	r2, r7, #20
 800340e:	463b      	mov	r3, r7
 8003410:	4611      	mov	r1, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f002 fd9e 	bl	8005f54 <HAL_FLASHEx_Erase>
 8003418:	4603      	mov	r3, r0
 800341a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800341c:	7efb      	ldrb	r3, [r7, #27]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d002      	beq.n	8003428 <EE_Init+0x210>
          {
            return FlashStatus;
 8003422:	7efb      	ldrb	r3, [r7, #27]
 8003424:	b29b      	uxth	r3, r3
 8003426:	e0c8      	b.n	80035ba <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	4924      	ldr	r1, [pc, #144]	@ (80034c4 <EE_Init+0x2ac>)
 8003432:	2001      	movs	r0, #1
 8003434:	f002 fbd8 	bl	8005be8 <HAL_FLASH_Program>
 8003438:	4603      	mov	r3, r0
 800343a:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800343c:	7efb      	ldrb	r3, [r7, #27]
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80b5 	beq.w	80035ae <EE_Init+0x396>
        {
          return FlashStatus;
 8003444:	7efb      	ldrb	r3, [r7, #27]
 8003446:	b29b      	uxth	r3, r3
 8003448:	e0b7      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800344a:	f000 f959 	bl	8003700 <EE_Format>
 800344e:	4603      	mov	r3, r0
 8003450:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8003452:	7efb      	ldrb	r3, [r7, #27]
 8003454:	2b00      	cmp	r3, #0
 8003456:	f000 80aa 	beq.w	80035ae <EE_Init+0x396>
        {
          return FlashStatus;
 800345a:	7efb      	ldrb	r3, [r7, #27]
 800345c:	b29b      	uxth	r3, r3
 800345e:	e0ac      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8003460:	8c3b      	ldrh	r3, [r7, #32]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10a      	bne.n	800347c <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8003466:	f000 f94b 	bl	8003700 <EE_Format>
 800346a:	4603      	mov	r3, r0
 800346c:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 800346e:	7efb      	ldrb	r3, [r7, #27]
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 809e 	beq.w	80035b2 <EE_Init+0x39a>
        {
          return FlashStatus;
 8003476:	7efb      	ldrb	r3, [r7, #27]
 8003478:	b29b      	uxth	r3, r3
 800347a:	e09e      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 800347c:	8c3b      	ldrh	r3, [r7, #32]
 800347e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003482:	4293      	cmp	r3, r2
 8003484:	d11b      	bne.n	80034be <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 8003486:	230b      	movs	r3, #11
 8003488:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 800348a:	2301      	movs	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800348e:	2302      	movs	r3, #2
 8003490:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8003492:	480d      	ldr	r0, [pc, #52]	@ (80034c8 <EE_Init+0x2b0>)
 8003494:	f000 f8a0 	bl	80035d8 <EE_VerifyPageFullyErased>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	f040 8089 	bne.w	80035b2 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80034a0:	f107 0214 	add.w	r2, r7, #20
 80034a4:	463b      	mov	r3, r7
 80034a6:	4611      	mov	r1, r2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f002 fd53 	bl	8005f54 <HAL_FLASHEx_Erase>
 80034ae:	4603      	mov	r3, r0
 80034b0:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80034b2:	7efb      	ldrb	r3, [r7, #27]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d07c      	beq.n	80035b2 <EE_Init+0x39a>
          {
            return FlashStatus;
 80034b8:	7efb      	ldrb	r3, [r7, #27]
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	e07d      	b.n	80035ba <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80034be:	2300      	movs	r3, #0
 80034c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80034c2:	e03a      	b.n	800353a <EE_Init+0x322>
 80034c4:	080c0000 	.word	0x080c0000
 80034c8:	080e0000 	.word	0x080e0000
 80034cc:	080c0006 	.word	0x080c0006
 80034d0:	200008dc 	.word	0x200008dc
 80034d4:	2000020c 	.word	0x2000020c
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80034d8:	4b3a      	ldr	r3, [pc, #232]	@ (80035c4 <EE_Init+0x3ac>)
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	b29a      	uxth	r2, r3
 80034de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034e0:	4939      	ldr	r1, [pc, #228]	@ (80035c8 <EE_Init+0x3b0>)
 80034e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d101      	bne.n	80034ee <EE_Init+0x2d6>
          {
            x = VarIdx;
 80034ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (VarIdx != x)
 80034ee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80034f0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d01d      	beq.n	8003534 <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80034f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034fa:	4a33      	ldr	r2, [pc, #204]	@ (80035c8 <EE_Init+0x3b0>)
 80034fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003500:	4932      	ldr	r1, [pc, #200]	@ (80035cc <EE_Init+0x3b4>)
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f892 	bl	800362c <EE_ReadVariable>
 8003508:	4603      	mov	r3, r0
 800350a:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 800350c:	8bbb      	ldrh	r3, [r7, #28]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d010      	beq.n	8003534 <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8003512:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003514:	4a2c      	ldr	r2, [pc, #176]	@ (80035c8 <EE_Init+0x3b0>)
 8003516:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800351a:	4a2c      	ldr	r2, [pc, #176]	@ (80035cc <EE_Init+0x3b4>)
 800351c:	8812      	ldrh	r2, [r2, #0]
 800351e:	4611      	mov	r1, r2
 8003520:	4618      	mov	r0, r3
 8003522:	f000 f985 	bl	8003830 <EE_VerifyPageFullWriteVariable>
 8003526:	4603      	mov	r3, r0
 8003528:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 800352a:	8bfb      	ldrh	r3, [r7, #30]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <EE_Init+0x31c>
              {
                return EepromStatus;
 8003530:	8bfb      	ldrh	r3, [r7, #30]
 8003532:	e042      	b.n	80035ba <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003534:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003536:	3301      	adds	r3, #1
 8003538:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800353a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800353c:	2b1f      	cmp	r3, #31
 800353e:	d9cb      	bls.n	80034d8 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	4921      	ldr	r1, [pc, #132]	@ (80035d0 <EE_Init+0x3b8>)
 800354a:	2001      	movs	r0, #1
 800354c:	f002 fb4c 	bl	8005be8 <HAL_FLASH_Program>
 8003550:	4603      	mov	r3, r0
 8003552:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8003554:	7efb      	ldrb	r3, [r7, #27]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <EE_Init+0x348>
        {
          return FlashStatus;
 800355a:	7efb      	ldrb	r3, [r7, #27]
 800355c:	b29b      	uxth	r3, r3
 800355e:	e02c      	b.n	80035ba <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 8003560:	230a      	movs	r3, #10
 8003562:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8003564:	2301      	movs	r3, #1
 8003566:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8003568:	2302      	movs	r3, #2
 800356a:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800356c:	4819      	ldr	r0, [pc, #100]	@ (80035d4 <EE_Init+0x3bc>)
 800356e:	f000 f833 	bl	80035d8 <EE_VerifyPageFullyErased>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d11c      	bne.n	80035b2 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8003578:	f107 0214 	add.w	r2, r7, #20
 800357c:	463b      	mov	r3, r7
 800357e:	4611      	mov	r1, r2
 8003580:	4618      	mov	r0, r3
 8003582:	f002 fce7 	bl	8005f54 <HAL_FLASHEx_Erase>
 8003586:	4603      	mov	r3, r0
 8003588:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 800358a:	7efb      	ldrb	r3, [r7, #27]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d010      	beq.n	80035b2 <EE_Init+0x39a>
          {
            return FlashStatus;
 8003590:	7efb      	ldrb	r3, [r7, #27]
 8003592:	b29b      	uxth	r3, r3
 8003594:	e011      	b.n	80035ba <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8003596:	f000 f8b3 	bl	8003700 <EE_Format>
 800359a:	4603      	mov	r3, r0
 800359c:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 800359e:	7efb      	ldrb	r3, [r7, #27]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d008      	beq.n	80035b6 <EE_Init+0x39e>
      {
        return FlashStatus;
 80035a4:	7efb      	ldrb	r3, [r7, #27]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	e007      	b.n	80035ba <EE_Init+0x3a2>
      break;
 80035aa:	bf00      	nop
 80035ac:	e004      	b.n	80035b8 <EE_Init+0x3a0>
      break;
 80035ae:	bf00      	nop
 80035b0:	e002      	b.n	80035b8 <EE_Init+0x3a0>
      break;
 80035b2:	bf00      	nop
 80035b4:	e000      	b.n	80035b8 <EE_Init+0x3a0>
      }
      break;
 80035b6:	bf00      	nop
  }

  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3728      	adds	r7, #40	@ 0x28
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	080e0006 	.word	0x080e0006
 80035c8:	200008dc 	.word	0x200008dc
 80035cc:	2000020c 	.word	0x2000020c
 80035d0:	080e0000 	.word	0x080e0000
 80035d4:	080c0000 	.word	0x080c0000

080035d8 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 80035e0:	2301      	movs	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
  uint32_t BeginAddress = Address;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	613b      	str	r3, [r7, #16]
  uint16_t AddressValue = 0x5555;
 80035e8:	f245 5355 	movw	r3, #21845	@ 0x5555
 80035ec:	81fb      	strh	r3, [r7, #14]
    
  /* Check each active page address starting from end */
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 80035ee:	e00d      	b.n	800360c <EE_VerifyPageFullyErased+0x34>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	881b      	ldrh	r3, [r3, #0]
 80035f4:	81fb      	strh	r3, [r7, #14]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 80035f6:	89fb      	ldrh	r3, [r7, #14]
 80035f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d002      	beq.n	8003606 <EE_VerifyPageFullyErased+0x2e>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]

      break;
 8003604:	e00a      	b.n	800361c <EE_VerifyPageFullyErased+0x44>
    }
    /* Next address location */
    Address = Address + 4;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3304      	adds	r3, #4
 800360a:	607b      	str	r3, [r7, #4]
  while (Address <= (BeginAddress + PAGE_SIZE - 1))
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	f503 33ff 	add.w	r3, r3, #130560	@ 0x1fe00
 8003612:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	429a      	cmp	r2, r3
 800361a:	d9e9      	bls.n	80035f0 <EE_VerifyPageFullyErased+0x18>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	b29b      	uxth	r3, r3
}
 8003620:	4618      	mov	r0, r3
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	6039      	str	r1, [r7, #0]
 8003636:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8003638:	2300      	movs	r3, #0
 800363a:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 800363c:	f245 5355 	movw	r3, #21845	@ 0x5555
 8003640:	81bb      	strh	r3, [r7, #12]
 8003642:	2301      	movs	r3, #1
 8003644:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8003646:	4b1b      	ldr	r3, [pc, #108]	@ (80036b4 <EE_ReadVariable+0x88>)
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	4b1a      	ldr	r3, [pc, #104]	@ (80036b4 <EE_ReadVariable+0x88>)
 800364c:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 800364e:	2000      	movs	r0, #0
 8003650:	f000 f8a8 	bl	80037a4 <EE_FindValidPage>
 8003654:	4603      	mov	r3, r0
 8003656:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8003658:	89fb      	ldrh	r3, [r7, #14]
 800365a:	2bab      	cmp	r3, #171	@ 0xab
 800365c:	d101      	bne.n	8003662 <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800365e:	23ab      	movs	r3, #171	@ 0xab
 8003660:	e024      	b.n	80036ac <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8003662:	89fb      	ldrh	r3, [r7, #14]
 8003664:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003668:	045b      	lsls	r3, r3, #17
 800366a:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 800366c:	89fb      	ldrh	r3, [r7, #14]
 800366e:	3301      	adds	r3, #1
 8003670:	045a      	lsls	r2, r3, #17
 8003672:	4b11      	ldr	r3, [pc, #68]	@ (80036b8 <EE_ReadVariable+0x8c>)
 8003674:	4413      	add	r3, r2
 8003676:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8003678:	e012      	b.n	80036a0 <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8003680:	89ba      	ldrh	r2, [r7, #12]
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	429a      	cmp	r2, r3
 8003686:	d108      	bne.n	800369a <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	3b02      	subs	r3, #2
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	b29a      	uxth	r2, r3
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	82fb      	strh	r3, [r7, #22]

      break;
 8003698:	e007      	b.n	80036aa <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	3b04      	subs	r3, #4
 800369e:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	3302      	adds	r3, #2
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d8e7      	bhi.n	800367a <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 80036aa:	8afb      	ldrh	r3, [r7, #22]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	080c0000 	.word	0x080c0000
 80036b8:	080bfffe 	.word	0x080bfffe

080036bc <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	460a      	mov	r2, r1
 80036c6:	80fb      	strh	r3, [r7, #6]
 80036c8:	4613      	mov	r3, r2
 80036ca:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80036d0:	88ba      	ldrh	r2, [r7, #4]
 80036d2:	88fb      	ldrh	r3, [r7, #6]
 80036d4:	4611      	mov	r1, r2
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 f8aa 	bl	8003830 <EE_VerifyPageFullWriteVariable>
 80036dc:	4603      	mov	r3, r0
 80036de:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 80036e0:	89fb      	ldrh	r3, [r7, #14]
 80036e2:	2b80      	cmp	r3, #128	@ 0x80
 80036e4:	d107      	bne.n	80036f6 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 80036e6:	88ba      	ldrh	r2, [r7, #4]
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	4611      	mov	r1, r2
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 f901 	bl	80038f4 <EE_PageTransfer>
 80036f2:	4603      	mov	r3, r0
 80036f4:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 80036f6:	89fb      	ldrh	r3, [r7, #14]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b088      	sub	sp, #32
 8003704:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8003706:	2300      	movs	r3, #0
 8003708:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 800370a:	2300      	movs	r3, #0
 800370c:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 800370e:	2300      	movs	r3, #0
 8003710:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 8003712:	230a      	movs	r3, #10
 8003714:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8003716:	2301      	movs	r3, #1
 8003718:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800371a:	2302      	movs	r3, #2
 800371c:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800371e:	481f      	ldr	r0, [pc, #124]	@ (800379c <EE_Format+0x9c>)
 8003720:	f7ff ff5a 	bl	80035d8 <EE_VerifyPageFullyErased>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10d      	bne.n	8003746 <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 800372a:	f107 0218 	add.w	r2, r7, #24
 800372e:	1d3b      	adds	r3, r7, #4
 8003730:	4611      	mov	r1, r2
 8003732:	4618      	mov	r0, r3
 8003734:	f002 fc0e 	bl	8005f54 <HAL_FLASHEx_Erase>
 8003738:	4603      	mov	r3, r0
 800373a:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 800373c:	7ffb      	ldrb	r3, [r7, #31]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <EE_Format+0x46>
    {
      return FlashStatus;
 8003742:	7ffb      	ldrb	r3, [r7, #31]
 8003744:	e025      	b.n	8003792 <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	4913      	ldr	r1, [pc, #76]	@ (800379c <EE_Format+0x9c>)
 8003750:	2001      	movs	r0, #1
 8003752:	f002 fa49 	bl	8005be8 <HAL_FLASH_Program>
 8003756:	4603      	mov	r3, r0
 8003758:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800375a:	7ffb      	ldrb	r3, [r7, #31]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <EE_Format+0x64>
  {
    return FlashStatus;
 8003760:	7ffb      	ldrb	r3, [r7, #31]
 8003762:	e016      	b.n	8003792 <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8003764:	230b      	movs	r3, #11
 8003766:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8003768:	480d      	ldr	r0, [pc, #52]	@ (80037a0 <EE_Format+0xa0>)
 800376a:	f7ff ff35 	bl	80035d8 <EE_VerifyPageFullyErased>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10d      	bne.n	8003790 <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8003774:	f107 0218 	add.w	r2, r7, #24
 8003778:	1d3b      	adds	r3, r7, #4
 800377a:	4611      	mov	r1, r2
 800377c:	4618      	mov	r0, r3
 800377e:	f002 fbe9 	bl	8005f54 <HAL_FLASHEx_Erase>
 8003782:	4603      	mov	r3, r0
 8003784:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8003786:	7ffb      	ldrb	r3, [r7, #31]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <EE_Format+0x90>
    {
      return FlashStatus;
 800378c:	7ffb      	ldrb	r3, [r7, #31]
 800378e:	e000      	b.n	8003792 <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3720      	adds	r7, #32
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	080c0000 	.word	0x080c0000
 80037a0:	080e0000 	.word	0x080e0000

080037a4 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80037ae:	2306      	movs	r3, #6
 80037b0:	81fb      	strh	r3, [r7, #14]
 80037b2:	2306      	movs	r3, #6
 80037b4:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80037b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003828 <EE_FindValidPage+0x84>)
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80037bc:	4b1b      	ldr	r3, [pc, #108]	@ (800382c <EE_FindValidPage+0x88>)
 80037be:	881b      	ldrh	r3, [r3, #0]
 80037c0:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 80037c2:	79fb      	ldrb	r3, [r7, #7]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d01b      	beq.n	8003800 <EE_FindValidPage+0x5c>
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d125      	bne.n	8003818 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 80037cc:	89bb      	ldrh	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d108      	bne.n	80037e4 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 80037d2:	89fb      	ldrh	r3, [r7, #14]
 80037d4:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80037d8:	4293      	cmp	r3, r2
 80037da:	d101      	bne.n	80037e0 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 80037dc:	2300      	movs	r3, #0
 80037de:	e01c      	b.n	800381a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 80037e0:	2301      	movs	r3, #1
 80037e2:	e01a      	b.n	800381a <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d108      	bne.n	80037fc <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 80037ea:	89bb      	ldrh	r3, [r7, #12]
 80037ec:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d101      	bne.n	80037f8 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 80037f4:	2301      	movs	r3, #1
 80037f6:	e010      	b.n	800381a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 80037f8:	2300      	movs	r3, #0
 80037fa:	e00e      	b.n	800381a <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 80037fc:	23ab      	movs	r3, #171	@ 0xab
 80037fe:	e00c      	b.n	800381a <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8003800:	89fb      	ldrh	r3, [r7, #14]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8003806:	2300      	movs	r3, #0
 8003808:	e007      	b.n	800381a <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 800380a:	89bb      	ldrh	r3, [r7, #12]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8003810:	2301      	movs	r3, #1
 8003812:	e002      	b.n	800381a <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8003814:	23ab      	movs	r3, #171	@ 0xab
 8003816:	e000      	b.n	800381a <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8003818:	2300      	movs	r3, #0
  }
}
 800381a:	4618      	mov	r0, r3
 800381c:	3714      	adds	r7, #20
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	080c0000 	.word	0x080c0000
 800382c:	080e0000 	.word	0x080e0000

08003830 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8003830:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003834:	b086      	sub	sp, #24
 8003836:	af00      	add	r7, sp, #0
 8003838:	4603      	mov	r3, r0
 800383a:	460a      	mov	r2, r1
 800383c:	80fb      	strh	r3, [r7, #6]
 800383e:	4613      	mov	r3, r2
 8003840:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8003846:	2300      	movs	r3, #0
 8003848:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 800384a:	4b27      	ldr	r3, [pc, #156]	@ (80038e8 <EE_VerifyPageFullWriteVariable+0xb8>)
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	4b27      	ldr	r3, [pc, #156]	@ (80038ec <EE_VerifyPageFullWriteVariable+0xbc>)
 8003850:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8003852:	2001      	movs	r0, #1
 8003854:	f7ff ffa6 	bl	80037a4 <EE_FindValidPage>
 8003858:	4603      	mov	r3, r0
 800385a:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 800385c:	8a3b      	ldrh	r3, [r7, #16]
 800385e:	2bab      	cmp	r3, #171	@ 0xab
 8003860:	d101      	bne.n	8003866 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8003862:	23ab      	movs	r3, #171	@ 0xab
 8003864:	e03a      	b.n	80038dc <EE_VerifyPageFullWriteVariable+0xac>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8003866:	8a3b      	ldrh	r3, [r7, #16]
 8003868:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800386c:	045b      	lsls	r3, r3, #17
 800386e:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8003870:	8a3b      	ldrh	r3, [r7, #16]
 8003872:	3301      	adds	r3, #1
 8003874:	045a      	lsls	r2, r3, #17
 8003876:	4b1e      	ldr	r3, [pc, #120]	@ (80038f0 <EE_VerifyPageFullWriteVariable+0xc0>)
 8003878:	4413      	add	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 800387c:	e029      	b.n	80038d2 <EE_VerifyPageFullWriteVariable+0xa2>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003886:	d121      	bne.n	80038cc <EE_VerifyPageFullWriteVariable+0x9c>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 8003888:	88bb      	ldrh	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	461c      	mov	r4, r3
 800388e:	4615      	mov	r5, r2
 8003890:	4622      	mov	r2, r4
 8003892:	462b      	mov	r3, r5
 8003894:	6979      	ldr	r1, [r7, #20]
 8003896:	2001      	movs	r0, #1
 8003898:	f002 f9a6 	bl	8005be8 <HAL_FLASH_Program>
 800389c:	4603      	mov	r3, r0
 800389e:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 80038a0:	7cfb      	ldrb	r3, [r7, #19]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <EE_VerifyPageFullWriteVariable+0x7c>
      {
        return FlashStatus;
 80038a6:	7cfb      	ldrb	r3, [r7, #19]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	e017      	b.n	80038dc <EE_VerifyPageFullWriteVariable+0xac>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	1c99      	adds	r1, r3, #2
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2200      	movs	r2, #0
 80038b4:	4698      	mov	r8, r3
 80038b6:	4691      	mov	r9, r2
 80038b8:	4642      	mov	r2, r8
 80038ba:	464b      	mov	r3, r9
 80038bc:	2001      	movs	r0, #1
 80038be:	f002 f993 	bl	8005be8 <HAL_FLASH_Program>
 80038c2:	4603      	mov	r3, r0
 80038c4:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 80038c6:	7cfb      	ldrb	r3, [r7, #19]
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	e007      	b.n	80038dc <EE_VerifyPageFullWriteVariable+0xac>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	3304      	adds	r3, #4
 80038d0:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d3d1      	bcc.n	800387e <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 80038da:	2380      	movs	r3, #128	@ 0x80
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80038e6:	bf00      	nop
 80038e8:	080c0000 	.word	0x080c0000
 80038ec:	080e0000 	.word	0x080e0000
 80038f0:	080bffff 	.word	0x080bffff

080038f4 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b08c      	sub	sp, #48	@ 0x30
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	460a      	mov	r2, r1
 80038fe:	80fb      	strh	r3, [r7, #6]
 8003900:	4613      	mov	r3, r2
 8003902:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8003904:	2300      	movs	r3, #0
 8003906:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 800390a:	4b54      	ldr	r3, [pc, #336]	@ (8003a5c <EE_PageTransfer+0x168>)
 800390c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t OldPageId=0;
 800390e:	2300      	movs	r3, #0
 8003910:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8003912:	2300      	movs	r3, #0
 8003914:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003916:	2300      	movs	r3, #0
 8003918:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800391e:	2300      	movs	r3, #0
 8003920:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8003926:	2000      	movs	r0, #0
 8003928:	f7ff ff3c 	bl	80037a4 <EE_FindValidPage>
 800392c:	4603      	mov	r3, r0
 800392e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 8003930:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003932:	2b01      	cmp	r3, #1
 8003934:	d104      	bne.n	8003940 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8003936:	4b49      	ldr	r3, [pc, #292]	@ (8003a5c <EE_PageTransfer+0x168>)
 8003938:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 800393a:	230b      	movs	r3, #11
 800393c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800393e:	e009      	b.n	8003954 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8003940:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003942:	2b00      	cmp	r3, #0
 8003944:	d104      	bne.n	8003950 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8003946:	4b46      	ldr	r3, [pc, #280]	@ (8003a60 <EE_PageTransfer+0x16c>)
 8003948:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 800394a:	230a      	movs	r3, #10
 800394c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800394e:	e001      	b.n	8003954 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8003950:	23ab      	movs	r3, #171	@ 0xab
 8003952:	e07e      	b.n	8003a52 <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 8003954:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800395e:	2001      	movs	r0, #1
 8003960:	f002 f942 	bl	8005be8 <HAL_FLASH_Program>
 8003964:	4603      	mov	r3, r0
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 800396a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800396e:	2b00      	cmp	r3, #0
 8003970:	d003      	beq.n	800397a <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 8003972:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003976:	b29b      	uxth	r3, r3
 8003978:	e06b      	b.n	8003a52 <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 800397a:	88ba      	ldrh	r2, [r7, #4]
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	4611      	mov	r1, r2
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff55 	bl	8003830 <EE_VerifyPageFullWriteVariable>
 8003986:	4603      	mov	r3, r0
 8003988:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 800398a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 8003990:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003992:	e05e      	b.n	8003a52 <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8003994:	2300      	movs	r3, #0
 8003996:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003998:	e027      	b.n	80039ea <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 800399a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800399c:	4a31      	ldr	r2, [pc, #196]	@ (8003a64 <EE_PageTransfer+0x170>)
 800399e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039a2:	88fa      	ldrh	r2, [r7, #6]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d01d      	beq.n	80039e4 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80039a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80039aa:	4a2e      	ldr	r2, [pc, #184]	@ (8003a64 <EE_PageTransfer+0x170>)
 80039ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039b0:	492d      	ldr	r1, [pc, #180]	@ (8003a68 <EE_PageTransfer+0x174>)
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fe3a 	bl	800362c <EE_ReadVariable>
 80039b8:	4603      	mov	r3, r0
 80039ba:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 80039bc:	8c3b      	ldrh	r3, [r7, #32]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d010      	beq.n	80039e4 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80039c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80039c4:	4a27      	ldr	r2, [pc, #156]	@ (8003a64 <EE_PageTransfer+0x170>)
 80039c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ca:	4a27      	ldr	r2, [pc, #156]	@ (8003a68 <EE_PageTransfer+0x174>)
 80039cc:	8812      	ldrh	r2, [r2, #0]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff2d 	bl	8003830 <EE_VerifyPageFullWriteVariable>
 80039d6:	4603      	mov	r3, r0
 80039d8:	847b      	strh	r3, [r7, #34]	@ 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 80039da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 80039e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80039e2:	e036      	b.n	8003a52 <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80039e4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80039e6:	3301      	adds	r3, #1
 80039e8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80039ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80039ec:	2b1f      	cmp	r3, #31
 80039ee:	d9d4      	bls.n	800399a <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 80039f4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80039f6:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 80039f8:	2301      	movs	r3, #1
 80039fa:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80039fc:	2302      	movs	r3, #2
 80039fe:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 8003a00:	f107 021c 	add.w	r2, r7, #28
 8003a04:	f107 0308 	add.w	r3, r7, #8
 8003a08:	4611      	mov	r1, r2
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f002 faa2 	bl	8005f54 <HAL_FLASHEx_Erase>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8003a16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d003      	beq.n	8003a26 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 8003a1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	e015      	b.n	8003a52 <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 8003a26:	f04f 0200 	mov.w	r2, #0
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a30:	2001      	movs	r0, #1
 8003a32:	f002 f8d9 	bl	8005be8 <HAL_FLASH_Program>
 8003a36:	4603      	mov	r3, r0
 8003a38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8003a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 8003a44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	e002      	b.n	8003a52 <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8003a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a50:	b29b      	uxth	r3, r3
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3730      	adds	r7, #48	@ 0x30
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	080c0000 	.word	0x080c0000
 8003a60:	080e0000 	.word	0x080e0000
 8003a64:	200008dc 	.word	0x200008dc
 8003a68:	2000020c 	.word	0x2000020c

08003a6c <map>:
void actoin_set(cJSON *obj, uint8_t save);
void actoin_resp_all_set(void);
void actoin_resp_status(void);

float map(float x, float in_min, float in_max, float out_min, float out_max)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b087      	sub	sp, #28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	ed87 0a05 	vstr	s0, [r7, #20]
 8003a76:	edc7 0a04 	vstr	s1, [r7, #16]
 8003a7a:	ed87 1a03 	vstr	s2, [r7, #12]
 8003a7e:	edc7 1a02 	vstr	s3, [r7, #8]
 8003a82:	ed87 2a01 	vstr	s4, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003a86:	ed97 7a05 	vldr	s14, [r7, #20]
 8003a8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a92:	edd7 6a01 	vldr	s13, [r7, #4]
 8003a96:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a9e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003aa2:	ed97 7a03 	vldr	s14, [r7, #12]
 8003aa6:	edd7 7a04 	vldr	s15, [r7, #16]
 8003aaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ab2:	edd7 7a02 	vldr	s15, [r7, #8]
 8003ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003aba:	eeb0 0a67 	vmov.f32	s0, s15
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4a07      	ldr	r2, [pc, #28]	@ (8003af4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003ad8:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	4a06      	ldr	r2, [pc, #24]	@ (8003af8 <vApplicationGetIdleTaskMemory+0x30>)
 8003ade:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2280      	movs	r2, #128	@ 0x80
 8003ae4:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8003ae6:	bf00      	nop
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	20000630 	.word	0x20000630
 8003af8:	200006d0 	.word	0x200006d0

08003afc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003afc:	b5b0      	push	{r4, r5, r7, lr}
 8003afe:	b094      	sub	sp, #80	@ 0x50
 8003b00:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of eepromSem */
  osSemaphoreDef(eepromSem);
 8003b02:	2300      	movs	r3, #0
 8003b04:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b06:	2300      	movs	r3, #0
 8003b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  eepromSemHandle = osSemaphoreCreate(osSemaphore(eepromSem), 1);
 8003b0a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f005 fb84 	bl	800921e <osSemaphoreCreate>
 8003b16:	4603      	mov	r3, r0
 8003b18:	4a1c      	ldr	r2, [pc, #112]	@ (8003b8c <MX_FREERTOS_Init+0x90>)
 8003b1a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of rxDataUART2 */
  osMessageQDef(rxDataUART2, 16, uint16_t);
 8003b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b90 <MX_FREERTOS_Init+0x94>)
 8003b1e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8003b22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  rxDataUART2Handle = osMessageCreate(osMessageQ(rxDataUART2), NULL);
 8003b28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b2c:	2100      	movs	r1, #0
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f005 fba7 	bl	8009282 <osMessageCreate>
 8003b34:	4603      	mov	r3, r0
 8003b36:	4a17      	ldr	r2, [pc, #92]	@ (8003b94 <MX_FREERTOS_Init+0x98>)
 8003b38:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, mainTask, osPriorityNormal, 0, 512);
 8003b3a:	4b17      	ldr	r3, [pc, #92]	@ (8003b98 <MX_FREERTOS_Init+0x9c>)
 8003b3c:	f107 041c 	add.w	r4, r7, #28
 8003b40:	461d      	mov	r5, r3
 8003b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 8003b4e:	f107 031c 	add.w	r3, r7, #28
 8003b52:	2100      	movs	r1, #0
 8003b54:	4618      	mov	r0, r3
 8003b56:	f005 fb02 	bl	800915e <osThreadCreate>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8003b9c <MX_FREERTOS_Init+0xa0>)
 8003b5e:	6013      	str	r3, [r2, #0]

  /* definition and creation of SettingsTask */
  osThreadDef(SettingsTask, settingsTask, osPriorityNormal, 0, 512);
 8003b60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba0 <MX_FREERTOS_Init+0xa4>)
 8003b62:	463c      	mov	r4, r7
 8003b64:	461d      	mov	r5, r3
 8003b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SettingsTaskHandle = osThreadCreate(osThread(SettingsTask), NULL);
 8003b72:	463b      	mov	r3, r7
 8003b74:	2100      	movs	r1, #0
 8003b76:	4618      	mov	r0, r3
 8003b78:	f005 faf1 	bl	800915e <osThreadCreate>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4a09      	ldr	r2, [pc, #36]	@ (8003ba4 <MX_FREERTOS_Init+0xa8>)
 8003b80:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8003b82:	bf00      	nop
 8003b84:	3750      	adds	r7, #80	@ 0x50
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bdb0      	pop	{r4, r5, r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	2000062c 	.word	0x2000062c
 8003b90:	0800f164 	.word	0x0800f164
 8003b94:	20000628 	.word	0x20000628
 8003b98:	0800f180 	.word	0x0800f180
 8003b9c:	20000620 	.word	0x20000620
 8003ba0:	0800f1ac 	.word	0x0800f1ac
 8003ba4:	20000624 	.word	0x20000624

08003ba8 <mainTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_mainTask */
void mainTask(void const * argument)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN mainTask */


	oldTime = HAL_GetTick();
 8003bb0:	f001 fa9a 	bl	80050e8 <HAL_GetTick>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	4a33      	ldr	r2, [pc, #204]	@ (8003c84 <mainTask+0xdc>)
 8003bb8:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_RESET);
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2102      	movs	r1, #2
 8003bbe:	4832      	ldr	r0, [pc, #200]	@ (8003c88 <mainTask+0xe0>)
 8003bc0:	f002 fd82 	bl	80066c8 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim13);
 8003bc4:	4831      	ldr	r0, [pc, #196]	@ (8003c8c <mainTask+0xe4>)
 8003bc6:	f003 fa73 	bl	80070b0 <HAL_TIM_Base_Start>

	//get_ROMid();
	/* Infinite loop */
	for (;;) {
		//    
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003bca:	2201      	movs	r2, #1
 8003bcc:	2180      	movs	r1, #128	@ 0x80
 8003bce:	4830      	ldr	r0, [pc, #192]	@ (8003c90 <mainTask+0xe8>)
 8003bd0:	f002 fd7a 	bl	80066c8 <HAL_GPIO_WritePin>
		//get_Temperature();
		  DS18B20_SampleTemp();               // Convert (Sample) Temperature Now
 8003bd4:	f000 fb6a 	bl	80042ac <DS18B20_SampleTemp>
		  osDelay(300);
 8003bd8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003bdc:	f005 fb0b 	bl	80091f6 <osDelay>
		  Temp[0] = DS18B20_ReadTemp();  // Read The Conversion Result Temperature Value
 8003be0:	f000 fb70 	bl	80042c4 <DS18B20_ReadTemp>
 8003be4:	eef0 7a40 	vmov.f32	s15, s0
 8003be8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c94 <mainTask+0xec>)
 8003bea:	edc3 7a00 	vstr	s15, [r3]

		if (Temp[0] < termo_set.setTEMP) {
 8003bee:	4b29      	ldr	r3, [pc, #164]	@ (8003c94 <mainTask+0xec>)
 8003bf0:	ed93 7a00 	vldr	s14, [r3]
 8003bf4:	4b28      	ldr	r3, [pc, #160]	@ (8003c98 <mainTask+0xf0>)
 8003bf6:	edd3 7a00 	vldr	s15, [r3]
 8003bfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c02:	d504      	bpl.n	8003c0e <mainTask+0x66>
			//Temperature = 0;
			delay_dimm_us = 11000;
 8003c04:	4b25      	ldr	r3, [pc, #148]	@ (8003c9c <mainTask+0xf4>)
 8003c06:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	e02f      	b.n	8003c6e <mainTask+0xc6>
		} else if (Temp[0] > termo_set.maxTemp) {
 8003c0e:	4b21      	ldr	r3, [pc, #132]	@ (8003c94 <mainTask+0xec>)
 8003c10:	ed93 7a00 	vldr	s14, [r3]
 8003c14:	4b20      	ldr	r3, [pc, #128]	@ (8003c98 <mainTask+0xf0>)
 8003c16:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c22:	dd07      	ble.n	8003c34 <mainTask+0x8c>
			Temp[0] = termo_set.maxTemp;
 8003c24:	4b1c      	ldr	r3, [pc, #112]	@ (8003c98 <mainTask+0xf0>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	4a1a      	ldr	r2, [pc, #104]	@ (8003c94 <mainTask+0xec>)
 8003c2a:	6013      	str	r3, [r2, #0]
			delay_dimm_us = 1;
 8003c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c9c <mainTask+0xf4>)
 8003c2e:	2201      	movs	r2, #1
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	e01c      	b.n	8003c6e <mainTask+0xc6>
		} else {
			//  
			delay_dimm_us = (uint32_t) map(Temp[0], termo_set.setTEMP, termo_set.maxTemp, FAN_START, 1);
 8003c34:	4b17      	ldr	r3, [pc, #92]	@ (8003c94 <mainTask+0xec>)
 8003c36:	edd3 7a00 	vldr	s15, [r3]
 8003c3a:	4b17      	ldr	r3, [pc, #92]	@ (8003c98 <mainTask+0xf0>)
 8003c3c:	ed93 7a00 	vldr	s14, [r3]
 8003c40:	4b15      	ldr	r3, [pc, #84]	@ (8003c98 <mainTask+0xf0>)
 8003c42:	edd3 6a01 	vldr	s13, [r3, #4]
 8003c46:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 8003c4a:	eddf 1a15 	vldr	s3, [pc, #84]	@ 8003ca0 <mainTask+0xf8>
 8003c4e:	eeb0 1a66 	vmov.f32	s2, s13
 8003c52:	eef0 0a47 	vmov.f32	s1, s14
 8003c56:	eeb0 0a67 	vmov.f32	s0, s15
 8003c5a:	f7ff ff07 	bl	8003a6c <map>
 8003c5e:	eef0 7a40 	vmov.f32	s15, s0
 8003c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c66:	ee17 2a90 	vmov	r2, s15
 8003c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <mainTask+0xf4>)
 8003c6c:	601a      	str	r2, [r3, #0]
		}
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003c6e:	2200      	movs	r2, #0
 8003c70:	2180      	movs	r1, #128	@ 0x80
 8003c72:	4807      	ldr	r0, [pc, #28]	@ (8003c90 <mainTask+0xe8>)
 8003c74:	f002 fd28 	bl	80066c8 <HAL_GPIO_WritePin>
		osDelay(700);
 8003c78:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8003c7c:	f005 fabb 	bl	80091f6 <osDelay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8003c80:	e7a3      	b.n	8003bca <mainTask+0x22>
 8003c82:	bf00      	nop
 8003c84:	20000214 	.word	0x20000214
 8003c88:	40020400 	.word	0x40020400
 8003c8c:	200011b0 	.word	0x200011b0
 8003c90:	40020800 	.word	0x40020800
 8003c94:	20000210 	.word	0x20000210
 8003c98:	200008d0 	.word	0x200008d0
 8003c9c:	2000000c 	.word	0x2000000c
 8003ca0:	45dac000 	.word	0x45dac000

08003ca4 <settingsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_settingsTask */
void settingsTask(void const * argument)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b08e      	sub	sp, #56	@ 0x38
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN settingsTask */
	//HAL_UART_Receive_DMA(&huart2, UART2_rx, UART2_RX_LENGTH);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, UART2_rx, UART2_RX_LENGTH);
 8003cac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb0:	494b      	ldr	r1, [pc, #300]	@ (8003de0 <settingsTask+0x13c>)
 8003cb2:	484c      	ldr	r0, [pc, #304]	@ (8003de4 <settingsTask+0x140>)
 8003cb4:	f003 fef0 	bl	8007a98 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8003cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003de8 <settingsTask+0x144>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8003de8 <settingsTask+0x144>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0208 	bic.w	r2, r2, #8
 8003cc6:	601a      	str	r2, [r3, #0]
	//__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_TC);
	/* Infinite loop */
	for (;;) {
		//  
		osMessageGet(rxDataUART2Handle, osWaitForever);
 8003cc8:	4b48      	ldr	r3, [pc, #288]	@ (8003dec <settingsTask+0x148>)
 8003cca:	6819      	ldr	r1, [r3, #0]
 8003ccc:	463b      	mov	r3, r7
 8003cce:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f005 fb3e 	bl	8009354 <osMessageGet>
		//uint32_t message_len = strlen((char*) message_rx);
		//HAL_UART_Transmit(&huart2, message_rx, message_len, HAL_MAX_DELAY);

		//   json
		cJSON *json = cJSON_Parse((char*) message_rx);
 8003cd8:	4845      	ldr	r0, [pc, #276]	@ (8003df0 <settingsTask+0x14c>)
 8003cda:	f7fe fa6d 	bl	80021b8 <cJSON_Parse>
 8003cde:	6338      	str	r0, [r7, #48]	@ 0x30
		if (json != NULL) {
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d074      	beq.n	8003dd0 <settingsTask+0x12c>

			cJSON *id = cJSON_GetObjectItemCaseSensitive(json, "id");
 8003ce6:	4943      	ldr	r1, [pc, #268]	@ (8003df4 <settingsTask+0x150>)
 8003ce8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cea:	f7ff f899 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003cee:	62f8      	str	r0, [r7, #44]	@ 0x2c
			cJSON *name_device = cJSON_GetObjectItemCaseSensitive(json, "name_device");
 8003cf0:	4941      	ldr	r1, [pc, #260]	@ (8003df8 <settingsTask+0x154>)
 8003cf2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cf4:	f7ff f894 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003cf8:	62b8      	str	r0, [r7, #40]	@ 0x28
			cJSON *type_data = cJSON_GetObjectItemCaseSensitive(json, "type_data");
 8003cfa:	4940      	ldr	r1, [pc, #256]	@ (8003dfc <settingsTask+0x158>)
 8003cfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cfe:	f7ff f88f 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003d02:	6278      	str	r0, [r7, #36]	@ 0x24
			cJSON *save_settings = cJSON_GetObjectItemCaseSensitive(json, "save_settings");
 8003d04:	493e      	ldr	r1, [pc, #248]	@ (8003e00 <settingsTask+0x15c>)
 8003d06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d08:	f7ff f88a 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003d0c:	6238      	str	r0, [r7, #32]
			cJSON *obj = cJSON_GetObjectItemCaseSensitive(json, "obj");
 8003d0e:	493d      	ldr	r1, [pc, #244]	@ (8003e04 <settingsTask+0x160>)
 8003d10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d12:	f7ff f885 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003d16:	61f8      	str	r0, [r7, #28]

			if (cJSON_IsNumber(id) && cJSON_GetNumberValue(id) == ID_CTRL) {
 8003d18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003d1a:	f7ff fa2e 	bl	800317a <cJSON_IsNumber>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d04c      	beq.n	8003dbe <settingsTask+0x11a>
 8003d24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003d26:	f7fd f96d 	bl	8001004 <cJSON_GetNumberValue>
 8003d2a:	ec51 0b10 	vmov	r0, r1, d0
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	4b35      	ldr	r3, [pc, #212]	@ (8003e08 <settingsTask+0x164>)
 8003d34:	f7fc fed8 	bl	8000ae8 <__aeabi_dcmpeq>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d03f      	beq.n	8003dbe <settingsTask+0x11a>
				uint8_t save_set = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				if (cJSON_IsTrue(save_settings)) {
 8003d44:	6a38      	ldr	r0, [r7, #32]
 8003d46:	f7ff fa01 	bl	800314c <cJSON_IsTrue>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <settingsTask+0xb4>
					save_set = 1;
 8003d50:	2301      	movs	r3, #1
 8003d52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003d56:	e002      	b.n	8003d5e <settingsTask+0xba>
				} else {
					save_set = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				}

				if (cJSON_IsNumber(type_data)) {
 8003d5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d60:	f7ff fa0b 	bl	800317a <cJSON_IsNumber>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d02d      	beq.n	8003dc6 <settingsTask+0x122>
					switch (type_data->valueint) {
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	2b03      	cmp	r3, #3
 8003d72:	d81f      	bhi.n	8003db4 <settingsTask+0x110>
 8003d74:	a201      	add	r2, pc, #4	@ (adr r2, 8003d7c <settingsTask+0xd8>)
 8003d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7a:	bf00      	nop
 8003d7c:	08003d8d 	.word	0x08003d8d
 8003d80:	08003d9b 	.word	0x08003d9b
 8003d84:	08003da9 	.word	0x08003da9
 8003d88:	08003daf 	.word	0x08003daf
					case 1: // ip settings
						actoin_set(obj, save_set);
 8003d8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003d90:	4619      	mov	r1, r3
 8003d92:	69f8      	ldr	r0, [r7, #28]
 8003d94:	f000 f84c 	bl	8003e30 <actoin_set>
						break;
 8003d98:	e010      	b.n	8003dbc <settingsTask+0x118>
					case 2: // motor settings
						actoin_motor_set(obj, save_set);
 8003d9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003d9e:	4619      	mov	r1, r3
 8003da0:	69f8      	ldr	r0, [r7, #28]
 8003da2:	f000 f839 	bl	8003e18 <actoin_motor_set>
						break;
 8003da6:	e009      	b.n	8003dbc <settingsTask+0x118>
					case 3:
						actoin_resp_all_set();
 8003da8:	f000 f8c0 	bl	8003f2c <actoin_resp_all_set>
						break;
 8003dac:	e006      	b.n	8003dbc <settingsTask+0x118>
					case 4:
						actoin_resp_status();
 8003dae:	f000 f8c7 	bl	8003f40 <actoin_resp_status>
						break;
 8003db2:	e003      	b.n	8003dbc <settingsTask+0x118>
					default:
						STM_LOG("data type not registered");
 8003db4:	4815      	ldr	r0, [pc, #84]	@ (8003e0c <settingsTask+0x168>)
 8003db6:	f000 fc71 	bl	800469c <STM_LOG>
						break;
 8003dba:	bf00      	nop
			if (cJSON_IsNumber(id) && cJSON_GetNumberValue(id) == ID_CTRL) {
 8003dbc:	e003      	b.n	8003dc6 <settingsTask+0x122>
					}
				}
			} else {
				STM_LOG("id not valid");
 8003dbe:	4814      	ldr	r0, [pc, #80]	@ (8003e10 <settingsTask+0x16c>)
 8003dc0:	f000 fc6c 	bl	800469c <STM_LOG>
 8003dc4:	e000      	b.n	8003dc8 <settingsTask+0x124>
			if (cJSON_IsNumber(id) && cJSON_GetNumberValue(id) == ID_CTRL) {
 8003dc6:	bf00      	nop
			}

			cJSON_Delete(json);
 8003dc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dca:	f7fd f9e1 	bl	8001190 <cJSON_Delete>
 8003dce:	e002      	b.n	8003dd6 <settingsTask+0x132>
		} else {
			STM_LOG("Invalid JSON");
 8003dd0:	4810      	ldr	r0, [pc, #64]	@ (8003e14 <settingsTask+0x170>)
 8003dd2:	f000 fc63 	bl	800469c <STM_LOG>
		}

		osDelay(1);
 8003dd6:	2001      	movs	r0, #1
 8003dd8:	f005 fa0d 	bl	80091f6 <osDelay>
	for (;;) {
 8003ddc:	e774      	b.n	8003cc8 <settingsTask+0x24>
 8003dde:	bf00      	nop
 8003de0:	20000418 	.word	0x20000418
 8003de4:	20001288 	.word	0x20001288
 8003de8:	200012d0 	.word	0x200012d0
 8003dec:	20000628 	.word	0x20000628
 8003df0:	20000218 	.word	0x20000218
 8003df4:	0800f1c8 	.word	0x0800f1c8
 8003df8:	0800f1cc 	.word	0x0800f1cc
 8003dfc:	0800f1d8 	.word	0x0800f1d8
 8003e00:	0800f1e4 	.word	0x0800f1e4
 8003e04:	0800f1f4 	.word	0x0800f1f4
 8003e08:	40080000 	.word	0x40080000
 8003e0c:	0800f1f8 	.word	0x0800f1f8
 8003e10:	0800f214 	.word	0x0800f214
 8003e14:	0800f224 	.word	0x0800f224

08003e18 <actoin_motor_set>:
	} else {
		__NOP();
	}
}

void actoin_motor_set(cJSON *obj, uint8_t save) {
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	460b      	mov	r3, r1
 8003e22:	70fb      	strb	r3, [r7, #3]


}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <actoin_set>:

void actoin_set(cJSON *obj, uint8_t save) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	70fb      	strb	r3, [r7, #3]

	cJSON *j_SET_TEMP = cJSON_GetObjectItemCaseSensitive(obj, "set_temp");
 8003e3c:	4936      	ldr	r1, [pc, #216]	@ (8003f18 <actoin_set+0xe8>)
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fe ffee 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003e44:	6178      	str	r0, [r7, #20]
	cJSON *j_MAX_TEMP = cJSON_GetObjectItemCaseSensitive(obj, "max_temp");
 8003e46:	4935      	ldr	r1, [pc, #212]	@ (8003f1c <actoin_set+0xec>)
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f7fe ffe9 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003e4e:	6138      	str	r0, [r7, #16]
	cJSON *j_STEP_TEMP = cJSON_GetObjectItemCaseSensitive(obj, "step_temp");
 8003e50:	4933      	ldr	r1, [pc, #204]	@ (8003f20 <actoin_set+0xf0>)
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7fe ffe4 	bl	8002e20 <cJSON_GetObjectItemCaseSensitive>
 8003e58:	60f8      	str	r0, [r7, #12]

	if((j_SET_TEMP != NULL) && cJSON_IsNumber(j_SET_TEMP))
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d011      	beq.n	8003e84 <actoin_set+0x54>
 8003e60:	6978      	ldr	r0, [r7, #20]
 8003e62:	f7ff f98a 	bl	800317a <cJSON_IsNumber>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00b      	beq.n	8003e84 <actoin_set+0x54>
	{
		termo_set.setTEMP = (float)cJSON_GetNumberValue(j_SET_TEMP);
 8003e6c:	6978      	ldr	r0, [r7, #20]
 8003e6e:	f7fd f8c9 	bl	8001004 <cJSON_GetNumberValue>
 8003e72:	ec53 2b10 	vmov	r2, r3, d0
 8003e76:	4610      	mov	r0, r2
 8003e78:	4619      	mov	r1, r3
 8003e7a:	f7fc fec5 	bl	8000c08 <__aeabi_d2f>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	4a28      	ldr	r2, [pc, #160]	@ (8003f24 <actoin_set+0xf4>)
 8003e82:	6013      	str	r3, [r2, #0]
	}
	if((j_MAX_TEMP != NULL) && cJSON_IsNumber(j_MAX_TEMP))
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d011      	beq.n	8003eae <actoin_set+0x7e>
 8003e8a:	6938      	ldr	r0, [r7, #16]
 8003e8c:	f7ff f975 	bl	800317a <cJSON_IsNumber>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <actoin_set+0x7e>
	{
		termo_set.maxTemp = (float)cJSON_GetNumberValue(j_MAX_TEMP);
 8003e96:	6938      	ldr	r0, [r7, #16]
 8003e98:	f7fd f8b4 	bl	8001004 <cJSON_GetNumberValue>
 8003e9c:	ec53 2b10 	vmov	r2, r3, d0
 8003ea0:	4610      	mov	r0, r2
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	f7fc feb0 	bl	8000c08 <__aeabi_d2f>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	4a1e      	ldr	r2, [pc, #120]	@ (8003f24 <actoin_set+0xf4>)
 8003eac:	6053      	str	r3, [r2, #4]
	}
	if((j_STEP_TEMP != NULL) && cJSON_IsNumber(j_STEP_TEMP))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d011      	beq.n	8003ed8 <actoin_set+0xa8>
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f7ff f960 	bl	800317a <cJSON_IsNumber>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00b      	beq.n	8003ed8 <actoin_set+0xa8>
	{
		termo_set.stepTemp = (float)cJSON_GetNumberValue(j_STEP_TEMP);
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f7fd f89f 	bl	8001004 <cJSON_GetNumberValue>
 8003ec6:	ec53 2b10 	vmov	r2, r3, d0
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f7fc fe9b 	bl	8000c08 <__aeabi_d2f>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	4a13      	ldr	r2, [pc, #76]	@ (8003f24 <actoin_set+0xf4>)
 8003ed6:	6093      	str	r3, [r2, #8]
	}

	HAL_StatusTypeDef ret;
	HAL_FLASH_Unlock();
 8003ed8:	f001 feda 	bl	8005c90 <HAL_FLASH_Unlock>
	ret = eeprom_write(termo_set);
 8003edc:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <actoin_set+0xf4>)
 8003ede:	edd3 6a00 	vldr	s13, [r3]
 8003ee2:	ed93 7a01 	vldr	s14, [r3, #4]
 8003ee6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003eea:	eeb0 0a66 	vmov.f32	s0, s13
 8003eee:	eef0 0a47 	vmov.f32	s1, s14
 8003ef2:	eeb0 1a67 	vmov.f32	s2, s15
 8003ef6:	f000 fc49 	bl	800478c <eeprom_write>
 8003efa:	4603      	mov	r3, r0
 8003efc:	72fb      	strb	r3, [r7, #11]
	if (ret != HAL_OK) {
 8003efe:	7afb      	ldrb	r3, [r7, #11]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d002      	beq.n	8003f0a <actoin_set+0xda>
		STM_LOG("Fail write settings");
 8003f04:	4808      	ldr	r0, [pc, #32]	@ (8003f28 <actoin_set+0xf8>)
 8003f06:	f000 fbc9 	bl	800469c <STM_LOG>
	}
	HAL_FLASH_Lock();
 8003f0a:	f001 fee3 	bl	8005cd4 <HAL_FLASH_Lock>
}
 8003f0e:	bf00      	nop
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	0800f234 	.word	0x0800f234
 8003f1c:	0800f240 	.word	0x0800f240
 8003f20:	0800f24c 	.word	0x0800f24c
 8003f24:	200008d0 	.word	0x200008d0
 8003f28:	0800f258 	.word	0x0800f258

08003f2c <actoin_resp_all_set>:

void actoin_resp_all_set() {
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0

}
 8003f30:	bf00      	nop
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	0000      	movs	r0, r0
 8003f3c:	0000      	movs	r0, r0
	...

08003f40 <actoin_resp_status>:

void actoin_resp_status() {
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
	//STM_LOG("actoin_resp_status()");
	cJSON *j_all_settings_obj = cJSON_CreateObject();
 8003f46:	f7ff f8ed 	bl	8003124 <cJSON_CreateObject>
 8003f4a:	60f8      	str	r0, [r7, #12]
	cJSON *j_to_host = cJSON_CreateObject();
 8003f4c:	f7ff f8ea 	bl	8003124 <cJSON_CreateObject>
 8003f50:	60b8      	str	r0, [r7, #8]

	cJSON_AddNumberToObject(j_to_host, "id", ID_CTRL);
 8003f52:	ed9f 0b27 	vldr	d0, [pc, #156]	@ 8003ff0 <actoin_resp_status+0xb0>
 8003f56:	492a      	ldr	r1, [pc, #168]	@ (8004000 <actoin_resp_status+0xc0>)
 8003f58:	68b8      	ldr	r0, [r7, #8]
 8003f5a:	f7ff f82d 	bl	8002fb8 <cJSON_AddNumberToObject>
	cJSON_AddStringToObject(j_to_host, "name_device", NAME);
 8003f5e:	4a29      	ldr	r2, [pc, #164]	@ (8004004 <actoin_resp_status+0xc4>)
 8003f60:	4929      	ldr	r1, [pc, #164]	@ (8004008 <actoin_resp_status+0xc8>)
 8003f62:	68b8      	ldr	r0, [r7, #8]
 8003f64:	f7ff f84c 	bl	8003000 <cJSON_AddStringToObject>
	cJSON_AddNumberToObject(j_to_host, "type_data", 4);
 8003f68:	ed9f 0b23 	vldr	d0, [pc, #140]	@ 8003ff8 <actoin_resp_status+0xb8>
 8003f6c:	4927      	ldr	r1, [pc, #156]	@ (800400c <actoin_resp_status+0xcc>)
 8003f6e:	68b8      	ldr	r0, [r7, #8]
 8003f70:	f7ff f822 	bl	8002fb8 <cJSON_AddNumberToObject>

	cJSON_AddNumberToObject(j_all_settings_obj, "set_temp", termo_set.setTEMP);
 8003f74:	4b26      	ldr	r3, [pc, #152]	@ (8004010 <actoin_resp_status+0xd0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7fc faf5 	bl	8000568 <__aeabi_f2d>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	ec43 2b10 	vmov	d0, r2, r3
 8003f86:	4923      	ldr	r1, [pc, #140]	@ (8004014 <actoin_resp_status+0xd4>)
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f7ff f815 	bl	8002fb8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(j_all_settings_obj, "max_temp", termo_set.maxTemp);
 8003f8e:	4b20      	ldr	r3, [pc, #128]	@ (8004010 <actoin_resp_status+0xd0>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fc fae8 	bl	8000568 <__aeabi_f2d>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	ec43 2b10 	vmov	d0, r2, r3
 8003fa0:	491d      	ldr	r1, [pc, #116]	@ (8004018 <actoin_resp_status+0xd8>)
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f7ff f808 	bl	8002fb8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(j_all_settings_obj, "step_temp", termo_set.stepTemp);
 8003fa8:	4b19      	ldr	r3, [pc, #100]	@ (8004010 <actoin_resp_status+0xd0>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7fc fadb 	bl	8000568 <__aeabi_f2d>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	ec43 2b10 	vmov	d0, r2, r3
 8003fba:	4918      	ldr	r1, [pc, #96]	@ (800401c <actoin_resp_status+0xdc>)
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f7fe fffb 	bl	8002fb8 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(j_to_host, "obj", j_all_settings_obj);
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4916      	ldr	r1, [pc, #88]	@ (8004020 <actoin_resp_status+0xe0>)
 8003fc6:	68b8      	ldr	r0, [r7, #8]
 8003fc8:	f7fe ffe0 	bl	8002f8c <cJSON_AddItemToObject>

	char *str_to_host = cJSON_Print(j_to_host);
 8003fcc:	68b8      	ldr	r0, [r7, #8]
 8003fce:	f7fe f98b 	bl	80022e8 <cJSON_Print>
 8003fd2:	6078      	str	r0, [r7, #4]
	//string out = str_to_host;
	//out += '\r';

	//HAL_UART_Transmit(&huart2, (uint8_t*)out.c_str(), out.size(), HAL_MAX_DELAY);
	STM_LOG("%s", str_to_host);
 8003fd4:	6879      	ldr	r1, [r7, #4]
 8003fd6:	4813      	ldr	r0, [pc, #76]	@ (8004024 <actoin_resp_status+0xe4>)
 8003fd8:	f000 fb60 	bl	800469c <STM_LOG>

	cJSON_free(str_to_host);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff f8e3 	bl	80031a8 <cJSON_free>
	cJSON_Delete(j_to_host);
 8003fe2:	68b8      	ldr	r0, [r7, #8]
 8003fe4:	f7fd f8d4 	bl	8001190 <cJSON_Delete>
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	00000000 	.word	0x00000000
 8003ff4:	40080000 	.word	0x40080000
 8003ff8:	00000000 	.word	0x00000000
 8003ffc:	40100000 	.word	0x40100000
 8004000:	0800f1c8 	.word	0x0800f1c8
 8004004:	0800f26c 	.word	0x0800f26c
 8004008:	0800f1cc 	.word	0x0800f1cc
 800400c:	0800f1d8 	.word	0x0800f1d8
 8004010:	200008d0 	.word	0x200008d0
 8004014:	0800f234 	.word	0x0800f234
 8004018:	0800f240 	.word	0x0800f240
 800401c:	0800f24c 	.word	0x0800f24c
 8004020:	0800f1f4 	.word	0x0800f1f4
 8004024:	0800f274 	.word	0x0800f274

08004028 <HAL_UARTEx_RxEventCallback>:

/******************************************************************************************************
 Handlers
 ******************************************************************************************************/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	460b      	mov	r3, r1
 8004032:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a4b      	ldr	r2, [pc, #300]	@ (8004168 <HAL_UARTEx_RxEventCallback+0x140>)
 800403a:	4293      	cmp	r3, r2
 800403c:	f040 808f 	bne.w	800415e <HAL_UARTEx_RxEventCallback+0x136>

		while ( __HAL_UART_GET_FLAG(huart, UART_FLAG_TC) != SET) {
 8004040:	bf00      	nop
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404c:	2b40      	cmp	r3, #64	@ 0x40
 800404e:	d1f8      	bne.n	8004042 <HAL_UARTEx_RxEventCallback+0x1a>
		};

		uint16_t Size_Data = Size - Start_index;
 8004050:	4b46      	ldr	r3, [pc, #280]	@ (800416c <HAL_UARTEx_RxEventCallback+0x144>)
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	887a      	ldrh	r2, [r7, #2]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	81fb      	strh	r3, [r7, #14]

		HAL_UART_RxEventTypeTypeDef rxEventType;
		rxEventType = HAL_UARTEx_GetRxEventType(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f003 fd79 	bl	8007b52 <HAL_UARTEx_GetRxEventType>
 8004060:	60b8      	str	r0, [r7, #8]
		switch (rxEventType) {
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b02      	cmp	r3, #2
 8004066:	d009      	beq.n	800407c <HAL_UARTEx_RxEventCallback+0x54>
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d864      	bhi.n	8004138 <HAL_UARTEx_RxEventCallback+0x110>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d048      	beq.n	8004106 <HAL_UARTEx_RxEventCallback+0xde>
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	2b01      	cmp	r3, #1
 8004078:	d062      	beq.n	8004140 <HAL_UARTEx_RxEventCallback+0x118>
 800407a:	e05d      	b.n	8004138 <HAL_UARTEx_RxEventCallback+0x110>
		case HAL_UART_RXEVENT_IDLE:
			//STM_LOG( "IDLE. Size:%d sd:%d sti:%d", Size, Size_Data, Start_index);
			//    
			memcpy(&message_rx[indx_message_rx], &UART2_rx[Start_index],
 800407c:	4b3c      	ldr	r3, [pc, #240]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	4b3c      	ldr	r3, [pc, #240]	@ (8004174 <HAL_UARTEx_RxEventCallback+0x14c>)
 8004084:	4413      	add	r3, r2
 8004086:	4a39      	ldr	r2, [pc, #228]	@ (800416c <HAL_UARTEx_RxEventCallback+0x144>)
 8004088:	8812      	ldrh	r2, [r2, #0]
 800408a:	4611      	mov	r1, r2
 800408c:	4a3a      	ldr	r2, [pc, #232]	@ (8004178 <HAL_UARTEx_RxEventCallback+0x150>)
 800408e:	4411      	add	r1, r2
 8004090:	89fa      	ldrh	r2, [r7, #14]
 8004092:	4618      	mov	r0, r3
 8004094:	f008 fcb1 	bl	800c9fa <memcpy>
					Size_Data);

			//|| (message_rx[indx_message_rx + Size_Data - 1] == '\n')
			if ((message_rx[indx_message_rx + Size_Data - 1] == '\r')
 8004098:	4b35      	ldr	r3, [pc, #212]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	461a      	mov	r2, r3
 800409e:	89fb      	ldrh	r3, [r7, #14]
 80040a0:	4413      	add	r3, r2
 80040a2:	3b01      	subs	r3, #1
 80040a4:	4a33      	ldr	r2, [pc, #204]	@ (8004174 <HAL_UARTEx_RxEventCallback+0x14c>)
 80040a6:	5cd3      	ldrb	r3, [r2, r3]
 80040a8:	2b0d      	cmp	r3, #13
 80040aa:	d009      	beq.n	80040c0 <HAL_UARTEx_RxEventCallback+0x98>
					|| (message_rx[indx_message_rx + Size_Data - 1] == 0)) {
 80040ac:	4b30      	ldr	r3, [pc, #192]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	89fb      	ldrh	r3, [r7, #14]
 80040b4:	4413      	add	r3, r2
 80040b6:	3b01      	subs	r3, #1
 80040b8:	4a2e      	ldr	r2, [pc, #184]	@ (8004174 <HAL_UARTEx_RxEventCallback+0x14c>)
 80040ba:	5cd3      	ldrb	r3, [r2, r3]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d117      	bne.n	80040f0 <HAL_UARTEx_RxEventCallback+0xc8>
				message_rx[indx_message_rx + Size_Data] = 0;
 80040c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040c2:	881b      	ldrh	r3, [r3, #0]
 80040c4:	461a      	mov	r2, r3
 80040c6:	89fb      	ldrh	r3, [r7, #14]
 80040c8:	4413      	add	r3, r2
 80040ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004174 <HAL_UARTEx_RxEventCallback+0x14c>)
 80040cc:	2100      	movs	r1, #0
 80040ce:	54d1      	strb	r1, [r2, r3]
				//  
				osMessagePut(rxDataUART2Handle, (uint32_t) indx_message_rx, 0);
 80040d0:	4b2a      	ldr	r3, [pc, #168]	@ (800417c <HAL_UARTEx_RxEventCallback+0x154>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a26      	ldr	r2, [pc, #152]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040d6:	8812      	ldrh	r2, [r2, #0]
 80040d8:	4611      	mov	r1, r2
 80040da:	2200      	movs	r2, #0
 80040dc:	4618      	mov	r0, r3
 80040de:	f005 f8f9 	bl	80092d4 <osMessagePut>
				Size_message = 0;
 80040e2:	4b27      	ldr	r3, [pc, #156]	@ (8004180 <HAL_UARTEx_RxEventCallback+0x158>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	801a      	strh	r2, [r3, #0]
				//   
				indx_message_rx = 0;
 80040e8:	4b21      	ldr	r3, [pc, #132]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	801a      	strh	r2, [r3, #0]
 80040ee:	e006      	b.n	80040fe <HAL_UARTEx_RxEventCallback+0xd6>
			} else {
				indx_message_rx += Size_Data;
 80040f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040f2:	881a      	ldrh	r2, [r3, #0]
 80040f4:	89fb      	ldrh	r3, [r7, #14]
 80040f6:	4413      	add	r3, r2
 80040f8:	b29a      	uxth	r2, r3
 80040fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 80040fc:	801a      	strh	r2, [r3, #0]
			}

			Start_index = Size;
 80040fe:	4a1b      	ldr	r2, [pc, #108]	@ (800416c <HAL_UARTEx_RxEventCallback+0x144>)
 8004100:	887b      	ldrh	r3, [r7, #2]
 8004102:	8013      	strh	r3, [r2, #0]

			//STM_LOG( "\n" );
			break;
 8004104:	e01d      	b.n	8004142 <HAL_UARTEx_RxEventCallback+0x11a>
			break;

		case HAL_UART_RXEVENT_TC:
			//STM_LOG( "TC Size:%d sd:%d sti:%d", Size, Size_Data, Start_index);
			//    
			memcpy(&message_rx[indx_message_rx], &UART2_rx[Start_index],
 8004106:	4b1a      	ldr	r3, [pc, #104]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	461a      	mov	r2, r3
 800410c:	4b19      	ldr	r3, [pc, #100]	@ (8004174 <HAL_UARTEx_RxEventCallback+0x14c>)
 800410e:	4413      	add	r3, r2
 8004110:	4a16      	ldr	r2, [pc, #88]	@ (800416c <HAL_UARTEx_RxEventCallback+0x144>)
 8004112:	8812      	ldrh	r2, [r2, #0]
 8004114:	4611      	mov	r1, r2
 8004116:	4a18      	ldr	r2, [pc, #96]	@ (8004178 <HAL_UARTEx_RxEventCallback+0x150>)
 8004118:	4411      	add	r1, r2
 800411a:	89fa      	ldrh	r2, [r7, #14]
 800411c:	4618      	mov	r0, r3
 800411e:	f008 fc6c 	bl	800c9fa <memcpy>
					Size_Data);
			//   
			indx_message_rx += Size_Data;
 8004122:	4b13      	ldr	r3, [pc, #76]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 8004124:	881a      	ldrh	r2, [r3, #0]
 8004126:	89fb      	ldrh	r3, [r7, #14]
 8004128:	4413      	add	r3, r2
 800412a:	b29a      	uxth	r2, r3
 800412c:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <HAL_UARTEx_RxEventCallback+0x148>)
 800412e:	801a      	strh	r2, [r3, #0]
			Start_index = 0;
 8004130:	4b0e      	ldr	r3, [pc, #56]	@ (800416c <HAL_UARTEx_RxEventCallback+0x144>)
 8004132:	2200      	movs	r2, #0
 8004134:	801a      	strh	r2, [r3, #0]
			break;
 8004136:	e004      	b.n	8004142 <HAL_UARTEx_RxEventCallback+0x11a>

		default:
			STM_LOG("???");
 8004138:	4812      	ldr	r0, [pc, #72]	@ (8004184 <HAL_UARTEx_RxEventCallback+0x15c>)
 800413a:	f000 faaf 	bl	800469c <STM_LOG>
			break;
 800413e:	e000      	b.n	8004142 <HAL_UARTEx_RxEventCallback+0x11a>
			break;
 8004140:	bf00      	nop
		}

		HAL_UARTEx_ReceiveToIdle_DMA(huart, UART2_rx, UART2_RX_LENGTH);
 8004142:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004146:	490c      	ldr	r1, [pc, #48]	@ (8004178 <HAL_UARTEx_RxEventCallback+0x150>)
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f003 fca5 	bl	8007a98 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800414e:	4b0e      	ldr	r3, [pc, #56]	@ (8004188 <HAL_UARTEx_RxEventCallback+0x160>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4b0c      	ldr	r3, [pc, #48]	@ (8004188 <HAL_UARTEx_RxEventCallback+0x160>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0208 	bic.w	r2, r2, #8
 800415c:	601a      	str	r2, [r3, #0]
		//usart_rx_check(Size);
	}

}
 800415e:	bf00      	nop
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	40004400 	.word	0x40004400
 800416c:	2000061c 	.word	0x2000061c
 8004170:	20000618 	.word	0x20000618
 8004174:	20000218 	.word	0x20000218
 8004178:	20000418 	.word	0x20000418
 800417c:	20000628 	.word	0x20000628
 8004180:	2000061a 	.word	0x2000061a
 8004184:	0800f278 	.word	0x0800f278
 8004188:	200012d0 	.word	0x200012d0

0800418c <DS18B20_Init>:

static uint8_t DS18B20_Init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
	uint8_t ResetByte = 0xF0, PresenceByte;
 8004192:	23f0      	movs	r3, #240	@ 0xf0
 8004194:	71fb      	strb	r3, [r7, #7]
	//LL_USART_SetBaudRate(huart1.Instance, HAL_RCC_GetPCLK2Freq(), 9600);
	DS18B20_usart_setup(9600);
 8004196:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800419a:	f000 f8c1 	bl	8004320 <DS18B20_usart_setup>
	// Send reset pulse (0xF0)
	HAL_UART_Transmit(&huart1, &ResetByte, 1, 1);
 800419e:	1df9      	adds	r1, r7, #7
 80041a0:	2301      	movs	r3, #1
 80041a2:	2201      	movs	r2, #1
 80041a4:	480b      	ldr	r0, [pc, #44]	@ (80041d4 <DS18B20_Init+0x48>)
 80041a6:	f003 fae5 	bl	8007774 <HAL_UART_Transmit>
	// Wait for the presence pulse
	HAL_UART_Receive(&huart1, &PresenceByte, 1, 1);
 80041aa:	1db9      	adds	r1, r7, #6
 80041ac:	2301      	movs	r3, #1
 80041ae:	2201      	movs	r2, #1
 80041b0:	4808      	ldr	r0, [pc, #32]	@ (80041d4 <DS18B20_Init+0x48>)
 80041b2:	f003 fb6a 	bl	800788a <HAL_UART_Receive>
	//LL_USART_SetBaudRate(huart1.Instance, HAL_RCC_GetPCLK2Freq(), 115200);
	DS18B20_usart_setup(115200);
 80041b6:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80041ba:	f000 f8b1 	bl	8004320 <DS18B20_usart_setup>
	// Check presence pulse
	if (PresenceByte != ResetByte){
 80041be:	79ba      	ldrb	r2, [r7, #6]
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <DS18B20_Init+0x3e>
		return 1; // Presence pulse detected
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <DS18B20_Init+0x40>
	}
	else{
		return 0; // No presence pulse detected
 80041ca:	2300      	movs	r3, #0
	}
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	20001240 	.word	0x20001240

080041d8 <DS18B20_ReadBit>:

static uint8_t DS18B20_ReadBit(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
    uint8_t ReadBitCMD = 0xFF;
 80041de:	23ff      	movs	r3, #255	@ 0xff
 80041e0:	71bb      	strb	r3, [r7, #6]
    uint8_t RxBit;

    // Send Read Bit CMD
    HAL_UART_Transmit(&huart1, &ReadBitCMD, 1, 1);
 80041e2:	1db9      	adds	r1, r7, #6
 80041e4:	2301      	movs	r3, #1
 80041e6:	2201      	movs	r2, #1
 80041e8:	4807      	ldr	r0, [pc, #28]	@ (8004208 <DS18B20_ReadBit+0x30>)
 80041ea:	f003 fac3 	bl	8007774 <HAL_UART_Transmit>
    // Receive The Bit
    //HAL_UART_Receive(&huart1, &RxBit, 1, 1);
    RxBit = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF);
 80041ee:	4b06      	ldr	r3, [pc, #24]	@ (8004208 <DS18B20_ReadBit+0x30>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	71fb      	strb	r3, [r7, #7]

    return (RxBit & 0x01);
 80041f6:	79fb      	ldrb	r3, [r7, #7]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	b2db      	uxtb	r3, r3
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	20001240 	.word	0x20001240

0800420c <DS18B20_ReadByte>:

static uint8_t DS18B20_ReadByte(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
	uint8_t RxByte = 0;
 8004212:	2300      	movs	r3, #0
 8004214:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8004216:	2300      	movs	r3, #0
 8004218:	71bb      	strb	r3, [r7, #6]
 800421a:	e00e      	b.n	800423a <DS18B20_ReadByte+0x2e>
	{
		RxByte >>= 1;
 800421c:	79fb      	ldrb	r3, [r7, #7]
 800421e:	085b      	lsrs	r3, r3, #1
 8004220:	71fb      	strb	r3, [r7, #7]
		if (DS18B20_ReadBit())
 8004222:	f7ff ffd9 	bl	80041d8 <DS18B20_ReadBit>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <DS18B20_ReadByte+0x28>
		{
			RxByte |= 0x80;
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004232:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++)
 8004234:	79bb      	ldrb	r3, [r7, #6]
 8004236:	3301      	adds	r3, #1
 8004238:	71bb      	strb	r3, [r7, #6]
 800423a:	79bb      	ldrb	r3, [r7, #6]
 800423c:	2b07      	cmp	r3, #7
 800423e:	d9ed      	bls.n	800421c <DS18B20_ReadByte+0x10>
		}
	}
	return RxByte;
 8004240:	79fb      	ldrb	r3, [r7, #7]
}
 8004242:	4618      	mov	r0, r3
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <DS18B20_WriteByte>:

static void DS18B20_WriteByte(uint8_t data)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b086      	sub	sp, #24
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[8];
    for (int i=0; i<8; i++)
 8004256:	2300      	movs	r3, #0
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	e017      	b.n	800428c <DS18B20_WriteByte+0x40>
    {
	  if ((data & (1<<i)) != 0){
 800425c:	79fa      	ldrb	r2, [r7, #7]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	fa42 f303 	asr.w	r3, r2, r3
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b00      	cmp	r3, #0
 800426a:	d006      	beq.n	800427a <DS18B20_WriteByte+0x2e>
		  TxBuffer[i] = 0xFF;
 800426c:	f107 020c 	add.w	r2, r7, #12
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	4413      	add	r3, r2
 8004274:	22ff      	movs	r2, #255	@ 0xff
 8004276:	701a      	strb	r2, [r3, #0]
 8004278:	e005      	b.n	8004286 <DS18B20_WriteByte+0x3a>
	  }
	  else{
		  TxBuffer[i] = 0;
 800427a:	f107 020c 	add.w	r2, r7, #12
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	4413      	add	r3, r2
 8004282:	2200      	movs	r2, #0
 8004284:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<8; i++)
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	3301      	adds	r3, #1
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	2b07      	cmp	r3, #7
 8004290:	dde4      	ble.n	800425c <DS18B20_WriteByte+0x10>
	  }
    }
    HAL_UART_Transmit(&huart1, TxBuffer, 8, 10);
 8004292:	f107 010c 	add.w	r1, r7, #12
 8004296:	230a      	movs	r3, #10
 8004298:	2208      	movs	r2, #8
 800429a:	4803      	ldr	r0, [pc, #12]	@ (80042a8 <DS18B20_WriteByte+0x5c>)
 800429c:	f003 fa6a 	bl	8007774 <HAL_UART_Transmit>
}
 80042a0:	bf00      	nop
 80042a2:	3718      	adds	r7, #24
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	20001240 	.word	0x20001240

080042ac <DS18B20_SampleTemp>:

void DS18B20_SampleTemp(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
	DS18B20_Init();
 80042b0:	f7ff ff6c 	bl	800418c <DS18B20_Init>
	DS18B20_WriteByte(0xCC);  // Skip ROM   (ROM-CMD)
 80042b4:	20cc      	movs	r0, #204	@ 0xcc
 80042b6:	f7ff ffc9 	bl	800424c <DS18B20_WriteByte>
	DS18B20_WriteByte(0x44);  // Convert T  (F-CMD)
 80042ba:	2044      	movs	r0, #68	@ 0x44
 80042bc:	f7ff ffc6 	bl	800424c <DS18B20_WriteByte>
}
 80042c0:	bf00      	nop
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <DS18B20_ReadTemp>:

float DS18B20_ReadTemp(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
	uint8_t Temp_LSB, Temp_MSB;
	uint16_t Temp;
	float Temperature;

	DS18B20_Init();
 80042ca:	f7ff ff5f 	bl	800418c <DS18B20_Init>
	DS18B20_WriteByte(0xCC);  // Skip ROM         (ROM-CMD)
 80042ce:	20cc      	movs	r0, #204	@ 0xcc
 80042d0:	f7ff ffbc 	bl	800424c <DS18B20_WriteByte>
	DS18B20_WriteByte(0xBE);  // Read Scratchpad  (F-CMD)
 80042d4:	20be      	movs	r0, #190	@ 0xbe
 80042d6:	f7ff ffb9 	bl	800424c <DS18B20_WriteByte>
	Temp_LSB = DS18B20_ReadByte();
 80042da:	f7ff ff97 	bl	800420c <DS18B20_ReadByte>
 80042de:	4603      	mov	r3, r0
 80042e0:	71fb      	strb	r3, [r7, #7]
	Temp_MSB = DS18B20_ReadByte();
 80042e2:	f7ff ff93 	bl	800420c <DS18B20_ReadByte>
 80042e6:	4603      	mov	r3, r0
 80042e8:	71bb      	strb	r3, [r7, #6]
	Temp = ((Temp_MSB<<8))|Temp_LSB;
 80042ea:	79bb      	ldrb	r3, [r7, #6]
 80042ec:	021b      	lsls	r3, r3, #8
 80042ee:	b21a      	sxth	r2, r3
 80042f0:	79fb      	ldrb	r3, [r7, #7]
 80042f2:	b21b      	sxth	r3, r3
 80042f4:	4313      	orrs	r3, r2
 80042f6:	b21b      	sxth	r3, r3
 80042f8:	80bb      	strh	r3, [r7, #4]
	Temperature = (float)Temp/16.0;
 80042fa:	88bb      	ldrh	r3, [r7, #4]
 80042fc:	ee07 3a90 	vmov	s15, r3
 8004300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004304:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8004308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800430c:	edc7 7a00 	vstr	s15, [r7]

	return Temperature;
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	ee07 3a90 	vmov	s15, r3
}
 8004316:	eeb0 0a67 	vmov.f32	s0, s15
 800431a:	3708      	adds	r7, #8
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <DS18B20_usart_setup>:

void DS18B20_usart_setup(uint32_t baud) {
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]

	huart1.Instance = USART1;
 8004328:	4b18      	ldr	r3, [pc, #96]	@ (800438c <DS18B20_usart_setup+0x6c>)
 800432a:	4a19      	ldr	r2, [pc, #100]	@ (8004390 <DS18B20_usart_setup+0x70>)
 800432c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = baud;
 800432e:	4a17      	ldr	r2, [pc, #92]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6053      	str	r3, [r2, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004334:	4b15      	ldr	r3, [pc, #84]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004336:	2200      	movs	r2, #0
 8004338:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800433a:	4b14      	ldr	r3, [pc, #80]	@ (800438c <DS18B20_usart_setup+0x6c>)
 800433c:	2200      	movs	r2, #0
 800433e:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8004340:	4b12      	ldr	r3, [pc, #72]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004342:	2200      	movs	r2, #0
 8004344:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8004346:	4b11      	ldr	r3, [pc, #68]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004348:	220c      	movs	r2, #12
 800434a:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800434c:	4b0f      	ldr	r3, [pc, #60]	@ (800438c <DS18B20_usart_setup+0x6c>)
 800434e:	2200      	movs	r2, #0
 8004350:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004352:	4b0e      	ldr	r3, [pc, #56]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004354:	2200      	movs	r2, #0
 8004356:	61da      	str	r2, [r3, #28]

	HAL_UART_Abort_IT(&huart1);
 8004358:	480c      	ldr	r0, [pc, #48]	@ (800438c <DS18B20_usart_setup+0x6c>)
 800435a:	f003 fc07 	bl	8007b6c <HAL_UART_Abort_IT>
	HAL_UART_DeInit(&huart1);
 800435e:	480b      	ldr	r0, [pc, #44]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004360:	f003 f9d6 	bl	8007710 <HAL_UART_DeInit>
	if (HAL_UART_Init(&huart1) != HAL_OK) //HAL_UART_Init
 8004364:	4809      	ldr	r0, [pc, #36]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004366:	f003 f983 	bl	8007670 <HAL_UART_Init>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d000      	beq.n	8004372 <DS18B20_usart_setup+0x52>
	{
		//	    Error_Handler();
		__asm__("NOP");
 8004370:	bf00      	nop
	}

	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8004372:	4b06      	ldr	r3, [pc, #24]	@ (800438c <DS18B20_usart_setup+0x6c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68da      	ldr	r2, [r3, #12]
 8004378:	4b04      	ldr	r3, [pc, #16]	@ (800438c <DS18B20_usart_setup+0x6c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f042 0220 	orr.w	r2, r2, #32
 8004380:	60da      	str	r2, [r3, #12]
}
 8004382:	bf00      	nop
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20001240 	.word	0x20001240
 8004390:	40011000 	.word	0x40011000

08004394 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439a:	f107 030c 	add.w	r3, r7, #12
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	605a      	str	r2, [r3, #4]
 80043a4:	609a      	str	r2, [r3, #8]
 80043a6:	60da      	str	r2, [r3, #12]
 80043a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043aa:	2300      	movs	r3, #0
 80043ac:	60bb      	str	r3, [r7, #8]
 80043ae:	4b3a      	ldr	r3, [pc, #232]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b2:	4a39      	ldr	r2, [pc, #228]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043b4:	f043 0301 	orr.w	r3, r3, #1
 80043b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80043ba:	4b37      	ldr	r3, [pc, #220]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	60bb      	str	r3, [r7, #8]
 80043c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	607b      	str	r3, [r7, #4]
 80043ca:	4b33      	ldr	r3, [pc, #204]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ce:	4a32      	ldr	r2, [pc, #200]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043d0:	f043 0302 	orr.w	r3, r3, #2
 80043d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043d6:	4b30      	ldr	r3, [pc, #192]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	607b      	str	r3, [r7, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	603b      	str	r3, [r7, #0]
 80043e6:	4b2c      	ldr	r3, [pc, #176]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043ec:	f043 0304 	orr.w	r3, r3, #4
 80043f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80043f2:	4b29      	ldr	r3, [pc, #164]	@ (8004498 <MX_GPIO_Init+0x104>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B1_Pin|B2_Pin, GPIO_PIN_RESET);
 80043fe:	2200      	movs	r2, #0
 8004400:	21c0      	movs	r1, #192	@ 0xc0
 8004402:	4826      	ldr	r0, [pc, #152]	@ (800449c <MX_GPIO_Init+0x108>)
 8004404:	f002 f960 	bl	80066c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_RESET);
 8004408:	2200      	movs	r2, #0
 800440a:	2102      	movs	r1, #2
 800440c:	4824      	ldr	r0, [pc, #144]	@ (80044a0 <MX_GPIO_Init+0x10c>)
 800440e:	f002 f95b 	bl	80066c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|LED1_Pin, GPIO_PIN_RESET);
 8004412:	2200      	movs	r2, #0
 8004414:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004418:	4822      	ldr	r0, [pc, #136]	@ (80044a4 <MX_GPIO_Init+0x110>)
 800441a:	f002 f955 	bl	80066c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 800441e:	23c0      	movs	r3, #192	@ 0xc0
 8004420:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004422:	2301      	movs	r3, #1
 8004424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800442a:	2300      	movs	r3, #0
 800442c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800442e:	f107 030c 	add.w	r3, r7, #12
 8004432:	4619      	mov	r1, r3
 8004434:	4819      	ldr	r0, [pc, #100]	@ (800449c <MX_GPIO_Init+0x108>)
 8004436:	f001 feaf 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CTR_Pin;
 800443a:	2302      	movs	r3, #2
 800443c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800443e:	2301      	movs	r3, #1
 8004440:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004446:	2300      	movs	r3, #0
 8004448:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CTR_GPIO_Port, &GPIO_InitStruct);
 800444a:	f107 030c 	add.w	r3, r7, #12
 800444e:	4619      	mov	r1, r3
 8004450:	4813      	ldr	r0, [pc, #76]	@ (80044a0 <MX_GPIO_Init+0x10c>)
 8004452:	f001 fea1 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Zc_INT_Pin;
 8004456:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800445a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800445c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004460:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Zc_INT_GPIO_Port, &GPIO_InitStruct);
 8004466:	f107 030c 	add.w	r3, r7, #12
 800446a:	4619      	mov	r1, r3
 800446c:	480c      	ldr	r0, [pc, #48]	@ (80044a0 <MX_GPIO_Init+0x10c>)
 800446e:	f001 fe93 	bl	8006198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_Pin|LED1_Pin;
 8004472:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004478:	2301      	movs	r3, #1
 800447a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004480:	2300      	movs	r3, #0
 8004482:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004484:	f107 030c 	add.w	r3, r7, #12
 8004488:	4619      	mov	r1, r3
 800448a:	4806      	ldr	r0, [pc, #24]	@ (80044a4 <MX_GPIO_Init+0x110>)
 800448c:	f001 fe84 	bl	8006198 <HAL_GPIO_Init>

}
 8004490:	bf00      	nop
 8004492:	3720      	adds	r7, #32
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40023800 	.word	0x40023800
 800449c:	40020000 	.word	0x40020000
 80044a0:	40020400 	.word	0x40020400
 80044a4:	40020800 	.word	0x40020800

080044a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80044ae:	f000 fde5 	bl	800507c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044b2:	f000 f889 	bl	80045c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80044b6:	f7ff ff6d 	bl	8004394 <MX_GPIO_Init>
  MX_DMA_Init();
 80044ba:	f7fe fe85 	bl	80031c8 <MX_DMA_Init>
  MX_TIM13_Init();
 80044be:	f000 fbb1 	bl	8004c24 <MX_TIM13_Init>
  MX_TIM14_Init();
 80044c2:	f000 fbd3 	bl	8004c6c <MX_TIM14_Init>
  MX_USART1_UART_Init();
 80044c6:	f000 fc33 	bl	8004d30 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80044ca:	f000 fc5b 	bl	8004d84 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	STM_LOG("start dimmer");
 80044ce:	4834      	ldr	r0, [pc, #208]	@ (80045a0 <main+0xf8>)
 80044d0:	f000 f8e4 	bl	800469c <STM_LOG>

	/* Unlock the Flash Program Erase controller */
	HAL_FLASH_Unlock();
 80044d4:	f001 fbdc 	bl	8005c90 <HAL_FLASH_Unlock>
	/* EEPROM Init */
	STM_LOG("eeprom init start");
 80044d8:	4832      	ldr	r0, [pc, #200]	@ (80045a4 <main+0xfc>)
 80044da:	f000 f8df 	bl	800469c <STM_LOG>
	if (EE_Init() != EE_OK) {
 80044de:	f7fe fe9b 	bl	8003218 <EE_Init>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <main+0x48>
		STM_LOG("eeprom init fault");
 80044e8:	482f      	ldr	r0, [pc, #188]	@ (80045a8 <main+0x100>)
 80044ea:	f000 f8d7 	bl	800469c <STM_LOG>
 80044ee:	e04f      	b.n	8004590 <main+0xe8>
	} else {
		// Fill EEPROM variables addresses
		for (VarIndex = 1; VarIndex <= NB_OF_VAR; VarIndex++) {
 80044f0:	4b2e      	ldr	r3, [pc, #184]	@ (80045ac <main+0x104>)
 80044f2:	2201      	movs	r2, #1
 80044f4:	801a      	strh	r2, [r3, #0]
 80044f6:	e00d      	b.n	8004514 <main+0x6c>
			VirtAddVarTab[VarIndex - 1] = VarIndex;
 80044f8:	4b2c      	ldr	r3, [pc, #176]	@ (80045ac <main+0x104>)
 80044fa:	881b      	ldrh	r3, [r3, #0]
 80044fc:	3b01      	subs	r3, #1
 80044fe:	4a2b      	ldr	r2, [pc, #172]	@ (80045ac <main+0x104>)
 8004500:	8811      	ldrh	r1, [r2, #0]
 8004502:	4a2b      	ldr	r2, [pc, #172]	@ (80045b0 <main+0x108>)
 8004504:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (VarIndex = 1; VarIndex <= NB_OF_VAR; VarIndex++) {
 8004508:	4b28      	ldr	r3, [pc, #160]	@ (80045ac <main+0x104>)
 800450a:	881b      	ldrh	r3, [r3, #0]
 800450c:	3301      	adds	r3, #1
 800450e:	b29a      	uxth	r2, r3
 8004510:	4b26      	ldr	r3, [pc, #152]	@ (80045ac <main+0x104>)
 8004512:	801a      	strh	r2, [r3, #0]
 8004514:	4b25      	ldr	r3, [pc, #148]	@ (80045ac <main+0x104>)
 8004516:	881b      	ldrh	r3, [r3, #0]
 8004518:	2b20      	cmp	r3, #32
 800451a:	d9ed      	bls.n	80044f8 <main+0x50>
		}

		HAL_StatusTypeDef ret;
		ret = eeprom_read(&termo_set);
 800451c:	4825      	ldr	r0, [pc, #148]	@ (80045b4 <main+0x10c>)
 800451e:	f000 f8f5 	bl	800470c <eeprom_read>
 8004522:	4603      	mov	r3, r0
 8004524:	71fb      	strb	r3, [r7, #7]
		if (ret != HAL_OK) {
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d031      	beq.n	8004590 <main+0xe8>
			STM_LOG("var  not foud in eeprom. wtite default");
 800452c:	4822      	ldr	r0, [pc, #136]	@ (80045b8 <main+0x110>)
 800452e:	f000 f8b5 	bl	800469c <STM_LOG>
			termo_set.setTEMP = SETTEMP;
 8004532:	4b20      	ldr	r3, [pc, #128]	@ (80045b4 <main+0x10c>)
 8004534:	4a21      	ldr	r2, [pc, #132]	@ (80045bc <main+0x114>)
 8004536:	601a      	str	r2, [r3, #0]
			termo_set.maxTemp = MAXTEMP;
 8004538:	4b1e      	ldr	r3, [pc, #120]	@ (80045b4 <main+0x10c>)
 800453a:	4a21      	ldr	r2, [pc, #132]	@ (80045c0 <main+0x118>)
 800453c:	605a      	str	r2, [r3, #4]
			termo_set.stepTemp = STEPTEMP;
 800453e:	4b1d      	ldr	r3, [pc, #116]	@ (80045b4 <main+0x10c>)
 8004540:	4a20      	ldr	r2, [pc, #128]	@ (80045c4 <main+0x11c>)
 8004542:	609a      	str	r2, [r3, #8]

			ret = eeprom_write(termo_set);
 8004544:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <main+0x10c>)
 8004546:	edd3 6a00 	vldr	s13, [r3]
 800454a:	ed93 7a01 	vldr	s14, [r3, #4]
 800454e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004552:	eeb0 0a66 	vmov.f32	s0, s13
 8004556:	eef0 0a47 	vmov.f32	s1, s14
 800455a:	eeb0 1a67 	vmov.f32	s2, s15
 800455e:	f000 f915 	bl	800478c <eeprom_write>
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
			if (ret != HAL_OK) {
 8004566:	79fb      	ldrb	r3, [r7, #7]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <main+0xca>
				eeprom_read(&termo_set);
 800456c:	4811      	ldr	r0, [pc, #68]	@ (80045b4 <main+0x10c>)
 800456e:	f000 f8cd 	bl	800470c <eeprom_read>
			}
			termo_set.setTEMP = 0;
 8004572:	4b10      	ldr	r3, [pc, #64]	@ (80045b4 <main+0x10c>)
 8004574:	f04f 0200 	mov.w	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
			termo_set.maxTemp = 0;
 800457a:	4b0e      	ldr	r3, [pc, #56]	@ (80045b4 <main+0x10c>)
 800457c:	f04f 0200 	mov.w	r2, #0
 8004580:	605a      	str	r2, [r3, #4]
			termo_set.stepTemp = 0;
 8004582:	4b0c      	ldr	r3, [pc, #48]	@ (80045b4 <main+0x10c>)
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	609a      	str	r2, [r3, #8]
			eeprom_read(&termo_set);
 800458a:	480a      	ldr	r0, [pc, #40]	@ (80045b4 <main+0x10c>)
 800458c:	f000 f8be 	bl	800470c <eeprom_read>

		}

	}
	HAL_FLASH_Lock();
 8004590:	f001 fba0 	bl	8005cd4 <HAL_FLASH_Lock>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8004594:	f7ff fab2 	bl	8003afc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004598:	f004 fdda 	bl	8009150 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800459c:	bf00      	nop
 800459e:	e7fd      	b.n	800459c <main+0xf4>
 80045a0:	0800f27c 	.word	0x0800f27c
 80045a4:	0800f28c 	.word	0x0800f28c
 80045a8:	0800f2a0 	.word	0x0800f2a0
 80045ac:	2000095c 	.word	0x2000095c
 80045b0:	200008dc 	.word	0x200008dc
 80045b4:	200008d0 	.word	0x200008d0
 80045b8:	0800f2b4 	.word	0x0800f2b4
 80045bc:	41f00000 	.word	0x41f00000
 80045c0:	42340000 	.word	0x42340000
 80045c4:	41700000 	.word	0x41700000

080045c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b094      	sub	sp, #80	@ 0x50
 80045cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045ce:	f107 0320 	add.w	r3, r7, #32
 80045d2:	2230      	movs	r2, #48	@ 0x30
 80045d4:	2100      	movs	r1, #0
 80045d6:	4618      	mov	r0, r3
 80045d8:	f008 f91c 	bl	800c814 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045dc:	f107 030c 	add.w	r3, r7, #12
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	605a      	str	r2, [r3, #4]
 80045e6:	609a      	str	r2, [r3, #8]
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80045ec:	2300      	movs	r3, #0
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	4b28      	ldr	r3, [pc, #160]	@ (8004694 <SystemClock_Config+0xcc>)
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	4a27      	ldr	r2, [pc, #156]	@ (8004694 <SystemClock_Config+0xcc>)
 80045f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fc:	4b25      	ldr	r3, [pc, #148]	@ (8004694 <SystemClock_Config+0xcc>)
 80045fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004604:	60bb      	str	r3, [r7, #8]
 8004606:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004608:	2300      	movs	r3, #0
 800460a:	607b      	str	r3, [r7, #4]
 800460c:	4b22      	ldr	r3, [pc, #136]	@ (8004698 <SystemClock_Config+0xd0>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a21      	ldr	r2, [pc, #132]	@ (8004698 <SystemClock_Config+0xd0>)
 8004612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004616:	6013      	str	r3, [r2, #0]
 8004618:	4b1f      	ldr	r3, [pc, #124]	@ (8004698 <SystemClock_Config+0xd0>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004620:	607b      	str	r3, [r7, #4]
 8004622:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004624:	2302      	movs	r3, #2
 8004626:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004628:	2301      	movs	r3, #1
 800462a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800462c:	2310      	movs	r3, #16
 800462e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004630:	2302      	movs	r3, #2
 8004632:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004634:	2300      	movs	r3, #0
 8004636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004638:	2308      	movs	r3, #8
 800463a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800463c:	23a8      	movs	r3, #168	@ 0xa8
 800463e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004640:	2302      	movs	r3, #2
 8004642:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004644:	2304      	movs	r3, #4
 8004646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004648:	f107 0320 	add.w	r3, r7, #32
 800464c:	4618      	mov	r0, r3
 800464e:	f002 f855 	bl	80066fc <HAL_RCC_OscConfig>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004658:	f000 f910 	bl	800487c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800465c:	230f      	movs	r3, #15
 800465e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004660:	2302      	movs	r3, #2
 8004662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004668:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800466c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800466e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004672:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004674:	f107 030c 	add.w	r3, r7, #12
 8004678:	2105      	movs	r1, #5
 800467a:	4618      	mov	r0, r3
 800467c:	f002 fab6 	bl	8006bec <HAL_RCC_ClockConfig>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004686:	f000 f8f9 	bl	800487c <Error_Handler>
  }
}
 800468a:	bf00      	nop
 800468c:	3750      	adds	r7, #80	@ 0x50
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40023800 	.word	0x40023800
 8004698:	40007000 	.word	0x40007000

0800469c <STM_LOG>:

/* USER CODE BEGIN 4 */
uint8_t log_tx_buffer[LOG_TX_BUF_SIZE + 2];

void STM_LOG(const char *format, ...) {
 800469c:	b40f      	push	{r0, r1, r2, r3}
 800469e:	b580      	push	{r7, lr}
 80046a0:	b082      	sub	sp, #8
 80046a2:	af00      	add	r7, sp, #0
	while (DBG_PORT.gState != HAL_UART_STATE_READY);
 80046a4:	bf00      	nop
 80046a6:	4b17      	ldr	r3, [pc, #92]	@ (8004704 <STM_LOG+0x68>)
 80046a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b20      	cmp	r3, #32
 80046b0:	d1f9      	bne.n	80046a6 <STM_LOG+0xa>

	va_list args;
	int size = 0;
 80046b2:	2300      	movs	r3, #0
 80046b4:	607b      	str	r3, [r7, #4]

	va_start(args, format);
 80046b6:	f107 0314 	add.w	r3, r7, #20
 80046ba:	603b      	str	r3, [r7, #0]
	//vsprintf((char *)log_tx_buffer, format, args);
	size = vsnprintf((char*) log_tx_buffer, LOG_TX_BUF_SIZE, format, args);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80046c4:	4810      	ldr	r0, [pc, #64]	@ (8004708 <STM_LOG+0x6c>)
 80046c6:	f008 f897 	bl	800c7f8 <vsniprintf>
 80046ca:	6078      	str	r0, [r7, #4]
	va_end(args);

	//  \r
	log_tx_buffer[size] = '\r';
 80046cc:	4a0e      	ldr	r2, [pc, #56]	@ (8004708 <STM_LOG+0x6c>)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4413      	add	r3, r2
 80046d2:	220d      	movs	r2, #13
 80046d4:	701a      	strb	r2, [r3, #0]
	log_tx_buffer[size + 1] = 0;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3301      	adds	r3, #1
 80046da:	4a0b      	ldr	r2, [pc, #44]	@ (8004708 <STM_LOG+0x6c>)
 80046dc:	2100      	movs	r1, #0
 80046de:	54d1      	strb	r1, [r2, r3]

	HAL_UART_Transmit_DMA(&DBG_PORT, log_tx_buffer,
			strlen((const char*) log_tx_buffer));
 80046e0:	4809      	ldr	r0, [pc, #36]	@ (8004708 <STM_LOG+0x6c>)
 80046e2:	f7fb fd7f 	bl	80001e4 <strlen>
 80046e6:	4603      	mov	r3, r0
	HAL_UART_Transmit_DMA(&DBG_PORT, log_tx_buffer,
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	461a      	mov	r2, r3
 80046ec:	4906      	ldr	r1, [pc, #24]	@ (8004708 <STM_LOG+0x6c>)
 80046ee:	4805      	ldr	r0, [pc, #20]	@ (8004704 <STM_LOG+0x68>)
 80046f0:	f003 f962 	bl	80079b8 <HAL_UART_Transmit_DMA>
}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046fe:	b004      	add	sp, #16
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	20001288 	.word	0x20001288
 8004708:	20000960 	.word	0x20000960

0800470c <eeprom_read>:

uint16_t eeprom_read(trmo_settings *ts) {
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
	 }
	 }

	 *Data = (*(float*) &arr[start_vIndex]);*/

	for (VarIndex = 0; VarIndex < NB_OF_VAR; VarIndex++) {
 8004714:	4b19      	ldr	r3, [pc, #100]	@ (800477c <eeprom_read+0x70>)
 8004716:	2200      	movs	r2, #0
 8004718:	801a      	strh	r2, [r3, #0]
 800471a:	e021      	b.n	8004760 <eeprom_read+0x54>
		ret = EE_ReadVariable(VirtAddVarTab[VarIndex], &VarDataTabRead[VarIndex]);
 800471c:	4b17      	ldr	r3, [pc, #92]	@ (800477c <eeprom_read+0x70>)
 800471e:	881b      	ldrh	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	4b17      	ldr	r3, [pc, #92]	@ (8004780 <eeprom_read+0x74>)
 8004724:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004728:	4b14      	ldr	r3, [pc, #80]	@ (800477c <eeprom_read+0x70>)
 800472a:	881b      	ldrh	r3, [r3, #0]
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	4915      	ldr	r1, [pc, #84]	@ (8004784 <eeprom_read+0x78>)
 8004730:	440b      	add	r3, r1
 8004732:	4619      	mov	r1, r3
 8004734:	4610      	mov	r0, r2
 8004736:	f7fe ff79 	bl	800362c <EE_ReadVariable>
 800473a:	4603      	mov	r3, r0
 800473c:	81fb      	strh	r3, [r7, #14]
		if (ret != HAL_OK) {
 800473e:	89fb      	ldrh	r3, [r7, #14]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <eeprom_read+0x48>
			STM_LOG("fail write eeprom: vindex %d", VarIndex);
 8004744:	4b0d      	ldr	r3, [pc, #52]	@ (800477c <eeprom_read+0x70>)
 8004746:	881b      	ldrh	r3, [r3, #0]
 8004748:	4619      	mov	r1, r3
 800474a:	480f      	ldr	r0, [pc, #60]	@ (8004788 <eeprom_read+0x7c>)
 800474c:	f7ff ffa6 	bl	800469c <STM_LOG>
			return ret;
 8004750:	89fb      	ldrh	r3, [r7, #14]
 8004752:	e00f      	b.n	8004774 <eeprom_read+0x68>
	for (VarIndex = 0; VarIndex < NB_OF_VAR; VarIndex++) {
 8004754:	4b09      	ldr	r3, [pc, #36]	@ (800477c <eeprom_read+0x70>)
 8004756:	881b      	ldrh	r3, [r3, #0]
 8004758:	3301      	adds	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	4b07      	ldr	r3, [pc, #28]	@ (800477c <eeprom_read+0x70>)
 800475e:	801a      	strh	r2, [r3, #0]
 8004760:	4b06      	ldr	r3, [pc, #24]	@ (800477c <eeprom_read+0x70>)
 8004762:	881b      	ldrh	r3, [r3, #0]
 8004764:	2b1f      	cmp	r3, #31
 8004766:	d9d9      	bls.n	800471c <eeprom_read+0x10>
		}
	}

	*ts = (*(trmo_settings*) VarDataTabRead);
 8004768:	4a06      	ldr	r2, [pc, #24]	@ (8004784 <eeprom_read+0x78>)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	ca07      	ldmia	r2, {r0, r1, r2}
 800476e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return ret;
 8004772:	89fb      	ldrh	r3, [r7, #14]
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	2000095c 	.word	0x2000095c
 8004780:	200008dc 	.word	0x200008dc
 8004784:	2000091c 	.word	0x2000091c
 8004788:	0800f2dc 	.word	0x0800f2dc

0800478c <eeprom_write>:

uint16_t eeprom_write(trmo_settings ts) {
 800478c:	b590      	push	{r4, r7, lr}
 800478e:	b087      	sub	sp, #28
 8004790:	af00      	add	r7, sp, #0
 8004792:	eef0 6a40 	vmov.f32	s13, s0
 8004796:	eeb0 7a60 	vmov.f32	s14, s1
 800479a:	eef0 7a41 	vmov.f32	s15, s2
 800479e:	edc7 6a01 	vstr	s13, [r7, #4]
 80047a2:	ed87 7a02 	vstr	s14, [r7, #8]
 80047a6:	edc7 7a03 	vstr	s15, [r7, #12]
	 return ret;
	 }
	 }*/
	//uint16_t *arr = (uint16_t*)(&ts);
	//VarDataTabRead = (uint16_t*)(&ts);
	memcpy(VarDataTabRead, (uint16_t*)(&ts), sizeof(ts));
 80047aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004818 <eeprom_write+0x8c>)
 80047ac:	461c      	mov	r4, r3
 80047ae:	1d3b      	adds	r3, r7, #4
 80047b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80047b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	for (VarIndex = 0; VarIndex < NB_OF_VAR; VarIndex++) {
 80047b8:	4b18      	ldr	r3, [pc, #96]	@ (800481c <eeprom_write+0x90>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	801a      	strh	r2, [r3, #0]
 80047be:	e022      	b.n	8004806 <eeprom_write+0x7a>
		ret = EE_WriteVariable(VirtAddVarTab[VarIndex], VarDataTabRead[VarIndex]);
 80047c0:	4b16      	ldr	r3, [pc, #88]	@ (800481c <eeprom_write+0x90>)
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	461a      	mov	r2, r3
 80047c6:	4b16      	ldr	r3, [pc, #88]	@ (8004820 <eeprom_write+0x94>)
 80047c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80047cc:	4a13      	ldr	r2, [pc, #76]	@ (800481c <eeprom_write+0x90>)
 80047ce:	8812      	ldrh	r2, [r2, #0]
 80047d0:	4611      	mov	r1, r2
 80047d2:	4a11      	ldr	r2, [pc, #68]	@ (8004818 <eeprom_write+0x8c>)
 80047d4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80047d8:	4611      	mov	r1, r2
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fe ff6e 	bl	80036bc <EE_WriteVariable>
 80047e0:	4603      	mov	r3, r0
 80047e2:	82fb      	strh	r3, [r7, #22]
		if (ret != HAL_OK) {
 80047e4:	8afb      	ldrh	r3, [r7, #22]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d007      	beq.n	80047fa <eeprom_write+0x6e>
			STM_LOG("fail write eeprom: vindex %d", VarIndex);
 80047ea:	4b0c      	ldr	r3, [pc, #48]	@ (800481c <eeprom_write+0x90>)
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	4619      	mov	r1, r3
 80047f0:	480c      	ldr	r0, [pc, #48]	@ (8004824 <eeprom_write+0x98>)
 80047f2:	f7ff ff53 	bl	800469c <STM_LOG>
			return ret;
 80047f6:	8afb      	ldrh	r3, [r7, #22]
 80047f8:	e00a      	b.n	8004810 <eeprom_write+0x84>
	for (VarIndex = 0; VarIndex < NB_OF_VAR; VarIndex++) {
 80047fa:	4b08      	ldr	r3, [pc, #32]	@ (800481c <eeprom_write+0x90>)
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	3301      	adds	r3, #1
 8004800:	b29a      	uxth	r2, r3
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <eeprom_write+0x90>)
 8004804:	801a      	strh	r2, [r3, #0]
 8004806:	4b05      	ldr	r3, [pc, #20]	@ (800481c <eeprom_write+0x90>)
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	2b1f      	cmp	r3, #31
 800480c:	d9d8      	bls.n	80047c0 <eeprom_write+0x34>
		}
	}
	return ret;
 800480e:	8afb      	ldrh	r3, [r7, #22]
}
 8004810:	4618      	mov	r0, r3
 8004812:	371c      	adds	r7, #28
 8004814:	46bd      	mov	sp, r7
 8004816:	bd90      	pop	{r4, r7, pc}
 8004818:	2000091c 	.word	0x2000091c
 800481c:	2000095c 	.word	0x2000095c
 8004820:	200008dc 	.word	0x200008dc
 8004824:	0800f2dc 	.word	0x0800f2dc

08004828 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a0d      	ldr	r2, [pc, #52]	@ (800486c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d101      	bne.n	800483e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800483a:	f000 fc41 	bl	80050c0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == htim14.Instance) {
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	4b0b      	ldr	r3, [pc, #44]	@ (8004870 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d10c      	bne.n	8004864 <HAL_TIM_PeriodElapsedCallback+0x3c>
		HAL_TIM_Base_Stop_IT(&htim14);
 800484a:	4809      	ldr	r0, [pc, #36]	@ (8004870 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800484c:	f002 fd08 	bl	8007260 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(CTR_GPIO_Port, CTR_Pin, GPIO_PIN_SET);
 8004850:	2201      	movs	r2, #1
 8004852:	2102      	movs	r1, #2
 8004854:	4807      	ldr	r0, [pc, #28]	@ (8004874 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8004856:	f001 ff37 	bl	80066c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 800485a:	2201      	movs	r2, #1
 800485c:	2140      	movs	r1, #64	@ 0x40
 800485e:	4806      	ldr	r0, [pc, #24]	@ (8004878 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8004860:	f001 ff32 	bl	80066c8 <HAL_GPIO_WritePin>
	}
  /* USER CODE END Callback 1 */
}
 8004864:	bf00      	nop
 8004866:	3708      	adds	r7, #8
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40001800 	.word	0x40001800
 8004870:	200011f8 	.word	0x200011f8
 8004874:	40020400 	.word	0x40020400
 8004878:	40020000 	.word	0x40020000

0800487c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004880:	b672      	cpsid	i
}
 8004882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004884:	bf00      	nop
 8004886:	e7fd      	b.n	8004884 <Error_Handler+0x8>

08004888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800488e:	2300      	movs	r3, #0
 8004890:	607b      	str	r3, [r7, #4]
 8004892:	4b12      	ldr	r3, [pc, #72]	@ (80048dc <HAL_MspInit+0x54>)
 8004894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004896:	4a11      	ldr	r2, [pc, #68]	@ (80048dc <HAL_MspInit+0x54>)
 8004898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800489c:	6453      	str	r3, [r2, #68]	@ 0x44
 800489e:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <HAL_MspInit+0x54>)
 80048a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048a6:	607b      	str	r3, [r7, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048aa:	2300      	movs	r3, #0
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	4b0b      	ldr	r3, [pc, #44]	@ (80048dc <HAL_MspInit+0x54>)
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	4a0a      	ldr	r2, [pc, #40]	@ (80048dc <HAL_MspInit+0x54>)
 80048b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ba:	4b08      	ldr	r3, [pc, #32]	@ (80048dc <HAL_MspInit+0x54>)
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048c2:	603b      	str	r3, [r7, #0]
 80048c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80048c6:	2200      	movs	r2, #0
 80048c8:	210f      	movs	r1, #15
 80048ca:	f06f 0001 	mvn.w	r0, #1
 80048ce:	f000 fcf3 	bl	80052b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048d2:	bf00      	nop
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40023800 	.word	0x40023800

080048e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08e      	sub	sp, #56	@ 0x38
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80048ec:	2300      	movs	r3, #0
 80048ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	4b33      	ldr	r3, [pc, #204]	@ (80049c4 <HAL_InitTick+0xe4>)
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	4a32      	ldr	r2, [pc, #200]	@ (80049c4 <HAL_InitTick+0xe4>)
 80048fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004900:	4b30      	ldr	r3, [pc, #192]	@ (80049c4 <HAL_InitTick+0xe4>)
 8004902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800490c:	f107 0210 	add.w	r2, r7, #16
 8004910:	f107 0314 	add.w	r3, r7, #20
 8004914:	4611      	mov	r1, r2
 8004916:	4618      	mov	r0, r3
 8004918:	f002 fb48 	bl	8006fac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM12 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004926:	f002 fb19 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 800492a:	6378      	str	r0, [r7, #52]	@ 0x34
 800492c:	e004      	b.n	8004938 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800492e:	f002 fb15 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 8004932:	4603      	mov	r3, r0
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493a:	4a23      	ldr	r2, [pc, #140]	@ (80049c8 <HAL_InitTick+0xe8>)
 800493c:	fba2 2303 	umull	r2, r3, r2, r3
 8004940:	0c9b      	lsrs	r3, r3, #18
 8004942:	3b01      	subs	r3, #1
 8004944:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 8004946:	4b21      	ldr	r3, [pc, #132]	@ (80049cc <HAL_InitTick+0xec>)
 8004948:	4a21      	ldr	r2, [pc, #132]	@ (80049d0 <HAL_InitTick+0xf0>)
 800494a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM12CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 800494c:	4b1f      	ldr	r3, [pc, #124]	@ (80049cc <HAL_InitTick+0xec>)
 800494e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004952:	60da      	str	r2, [r3, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
 8004954:	4a1d      	ldr	r2, [pc, #116]	@ (80049cc <HAL_InitTick+0xec>)
 8004956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004958:	6053      	str	r3, [r2, #4]
  htim12.Init.ClockDivision = 0;
 800495a:	4b1c      	ldr	r3, [pc, #112]	@ (80049cc <HAL_InitTick+0xec>)
 800495c:	2200      	movs	r2, #0
 800495e:	611a      	str	r2, [r3, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004960:	4b1a      	ldr	r3, [pc, #104]	@ (80049cc <HAL_InitTick+0xec>)
 8004962:	2200      	movs	r2, #0
 8004964:	609a      	str	r2, [r3, #8]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004966:	4b19      	ldr	r3, [pc, #100]	@ (80049cc <HAL_InitTick+0xec>)
 8004968:	2200      	movs	r2, #0
 800496a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim12);
 800496c:	4817      	ldr	r0, [pc, #92]	@ (80049cc <HAL_InitTick+0xec>)
 800496e:	f002 fb4f 	bl	8007010 <HAL_TIM_Base_Init>
 8004972:	4603      	mov	r3, r0
 8004974:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8004978:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800497c:	2b00      	cmp	r3, #0
 800497e:	d11b      	bne.n	80049b8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim12);
 8004980:	4812      	ldr	r0, [pc, #72]	@ (80049cc <HAL_InitTick+0xec>)
 8004982:	f002 fbfd 	bl	8007180 <HAL_TIM_Base_Start_IT>
 8004986:	4603      	mov	r3, r0
 8004988:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800498c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004990:	2b00      	cmp	r3, #0
 8004992:	d111      	bne.n	80049b8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM12 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004994:	202b      	movs	r0, #43	@ 0x2b
 8004996:	f000 fcab 	bl	80052f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b0f      	cmp	r3, #15
 800499e:	d808      	bhi.n	80049b2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority, 0U);
 80049a0:	2200      	movs	r2, #0
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	202b      	movs	r0, #43	@ 0x2b
 80049a6:	f000 fc87 	bl	80052b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80049aa:	4a0a      	ldr	r2, [pc, #40]	@ (80049d4 <HAL_InitTick+0xf4>)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6013      	str	r3, [r2, #0]
 80049b0:	e002      	b.n	80049b8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80049b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3738      	adds	r7, #56	@ 0x38
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40023800 	.word	0x40023800
 80049c8:	431bde83 	.word	0x431bde83
 80049cc:	20001164 	.word	0x20001164
 80049d0:	40001800 	.word	0x40001800
 80049d4:	20000014 	.word	0x20000014

080049d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80049dc:	bf00      	nop
 80049de:	e7fd      	b.n	80049dc <NMI_Handler+0x4>

080049e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049e0:	b480      	push	{r7}
 80049e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049e4:	bf00      	nop
 80049e6:	e7fd      	b.n	80049e4 <HardFault_Handler+0x4>

080049e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049ec:	bf00      	nop
 80049ee:	e7fd      	b.n	80049ec <MemManage_Handler+0x4>

080049f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049f4:	bf00      	nop
 80049f6:	e7fd      	b.n	80049f4 <BusFault_Handler+0x4>

080049f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049f8:	b480      	push	{r7}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049fc:	bf00      	nop
 80049fe:	e7fd      	b.n	80049fc <UsageFault_Handler+0x4>

08004a00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a04:	bf00      	nop
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr
	...

08004a10 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004a14:	4802      	ldr	r0, [pc, #8]	@ (8004a20 <DMA1_Stream5_IRQHandler+0x10>)
 8004a16:	f000 fe7d 	bl	8005714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	200012d0 	.word	0x200012d0

08004a24 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004a28:	4802      	ldr	r0, [pc, #8]	@ (8004a34 <DMA1_Stream6_IRQHandler+0x10>)
 8004a2a:	f000 fe73 	bl	8005714 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20001330 	.word	0x20001330

08004a38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004a3c:	4802      	ldr	r0, [pc, #8]	@ (8004a48 <USART2_IRQHandler+0x10>)
 8004a3e:	f003 f9a9 	bl	8007d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004a42:	bf00      	nop
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20001288 	.word	0x20001288

08004a4c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8004a50:	4802      	ldr	r0, [pc, #8]	@ (8004a5c <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8004a52:	f002 fc34 	bl	80072be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004a56:	bf00      	nop
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	20001164 	.word	0x20001164

08004a60 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8004a64:	4802      	ldr	r0, [pc, #8]	@ (8004a70 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004a66:	f002 fc2a 	bl	80072be <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004a6a:	bf00      	nop
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	200011f8 	.word	0x200011f8

08004a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  return 1;
 8004a78:	2301      	movs	r3, #1
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <_kill>:

int _kill(int pid, int sig)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a8e:	f007 ff87 	bl	800c9a0 <__errno>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2216      	movs	r2, #22
 8004a96:	601a      	str	r2, [r3, #0]
  return -1;
 8004a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <_exit>:

void _exit (int status)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004aac:	f04f 31ff 	mov.w	r1, #4294967295
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f7ff ffe7 	bl	8004a84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004ab6:	bf00      	nop
 8004ab8:	e7fd      	b.n	8004ab6 <_exit+0x12>

08004aba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b086      	sub	sp, #24
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	60f8      	str	r0, [r7, #12]
 8004ac2:	60b9      	str	r1, [r7, #8]
 8004ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
 8004aca:	e00a      	b.n	8004ae2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004acc:	f3af 8000 	nop.w
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	60ba      	str	r2, [r7, #8]
 8004ad8:	b2ca      	uxtb	r2, r1
 8004ada:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	3301      	adds	r3, #1
 8004ae0:	617b      	str	r3, [r7, #20]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	dbf0      	blt.n	8004acc <_read+0x12>
  }

  return len;
 8004aea:	687b      	ldr	r3, [r7, #4]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	e009      	b.n	8004b1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	1c5a      	adds	r2, r3, #1
 8004b0a:	60ba      	str	r2, [r7, #8]
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	3301      	adds	r3, #1
 8004b18:	617b      	str	r3, [r7, #20]
 8004b1a:	697a      	ldr	r2, [r7, #20]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	dbf1      	blt.n	8004b06 <_write+0x12>
  }
  return len;
 8004b22:	687b      	ldr	r3, [r7, #4]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3718      	adds	r7, #24
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <_close>:

int _close(int file)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b54:	605a      	str	r2, [r3, #4]
  return 0;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <_isatty>:

int _isatty(int file)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004b6c:	2301      	movs	r3, #1
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr

08004b7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b085      	sub	sp, #20
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	60f8      	str	r0, [r7, #12]
 8004b82:	60b9      	str	r1, [r7, #8]
 8004b84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3714      	adds	r7, #20
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b9c:	4a14      	ldr	r2, [pc, #80]	@ (8004bf0 <_sbrk+0x5c>)
 8004b9e:	4b15      	ldr	r3, [pc, #84]	@ (8004bf4 <_sbrk+0x60>)
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ba8:	4b13      	ldr	r3, [pc, #76]	@ (8004bf8 <_sbrk+0x64>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d102      	bne.n	8004bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004bb0:	4b11      	ldr	r3, [pc, #68]	@ (8004bf8 <_sbrk+0x64>)
 8004bb2:	4a12      	ldr	r2, [pc, #72]	@ (8004bfc <_sbrk+0x68>)
 8004bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004bb6:	4b10      	ldr	r3, [pc, #64]	@ (8004bf8 <_sbrk+0x64>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d207      	bcs.n	8004bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004bc4:	f007 feec 	bl	800c9a0 <__errno>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	220c      	movs	r2, #12
 8004bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	e009      	b.n	8004be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004bd4:	4b08      	ldr	r3, [pc, #32]	@ (8004bf8 <_sbrk+0x64>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004bda:	4b07      	ldr	r3, [pc, #28]	@ (8004bf8 <_sbrk+0x64>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4413      	add	r3, r2
 8004be2:	4a05      	ldr	r2, [pc, #20]	@ (8004bf8 <_sbrk+0x64>)
 8004be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004be6:	68fb      	ldr	r3, [r7, #12]
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	20020000 	.word	0x20020000
 8004bf4:	00004000 	.word	0x00004000
 8004bf8:	200011ac 	.word	0x200011ac
 8004bfc:	20005258 	.word	0x20005258

08004c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004c04:	4b06      	ldr	r3, [pc, #24]	@ (8004c20 <SystemInit+0x20>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	4a05      	ldr	r2, [pc, #20]	@ (8004c20 <SystemInit+0x20>)
 8004c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c14:	bf00      	nop
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	e000ed00 	.word	0xe000ed00

08004c24 <MX_TIM13_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004c28:	4b0e      	ldr	r3, [pc, #56]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8004c68 <MX_TIM13_Init+0x44>)
 8004c2c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 168-1;
 8004c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c30:	22a7      	movs	r2, #167	@ 0xa7
 8004c32:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c34:	4b0b      	ldr	r3, [pc, #44]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c40:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c42:	4b08      	ldr	r3, [pc, #32]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c44:	2200      	movs	r2, #0
 8004c46:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c48:	4b06      	ldr	r3, [pc, #24]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8004c4e:	4805      	ldr	r0, [pc, #20]	@ (8004c64 <MX_TIM13_Init+0x40>)
 8004c50:	f002 f9de 	bl	8007010 <HAL_TIM_Base_Init>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8004c5a:	f7ff fe0f 	bl	800487c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8004c5e:	bf00      	nop
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	200011b0 	.word	0x200011b0
 8004c68:	40001c00 	.word	0x40001c00

08004c6c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8004c70:	4b0e      	ldr	r3, [pc, #56]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c72:	4a0f      	ldr	r2, [pc, #60]	@ (8004cb0 <MX_TIM14_Init+0x44>)
 8004c74:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 168-1;
 8004c76:	4b0d      	ldr	r3, [pc, #52]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c78:	22a7      	movs	r2, #167	@ 0xa7
 8004c7a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004c88:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c8a:	4b08      	ldr	r3, [pc, #32]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c90:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8004c96:	4805      	ldr	r0, [pc, #20]	@ (8004cac <MX_TIM14_Init+0x40>)
 8004c98:	f002 f9ba 	bl	8007010 <HAL_TIM_Base_Init>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8004ca2:	f7ff fdeb 	bl	800487c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8004ca6:	bf00      	nop
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	200011f8 	.word	0x200011f8
 8004cb0:	40002000 	.word	0x40002000

08004cb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a18      	ldr	r2, [pc, #96]	@ (8004d24 <HAL_TIM_Base_MspInit+0x70>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d10e      	bne.n	8004ce4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60fb      	str	r3, [r7, #12]
 8004cca:	4b17      	ldr	r3, [pc, #92]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cce:	4a16      	ldr	r2, [pc, #88]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cd6:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cde:	60fb      	str	r3, [r7, #12]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8004ce2:	e01a      	b.n	8004d1a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM14)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a10      	ldr	r2, [pc, #64]	@ (8004d2c <HAL_TIM_Base_MspInit+0x78>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d115      	bne.n	8004d1a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf6:	4a0c      	ldr	r2, [pc, #48]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004cf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8004d28 <HAL_TIM_Base_MspInit+0x74>)
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d06:	60bb      	str	r3, [r7, #8]
 8004d08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2105      	movs	r1, #5
 8004d0e:	202d      	movs	r0, #45	@ 0x2d
 8004d10:	f000 fad2 	bl	80052b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004d14:	202d      	movs	r0, #45	@ 0x2d
 8004d16:	f000 faeb 	bl	80052f0 <HAL_NVIC_EnableIRQ>
}
 8004d1a:	bf00      	nop
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40001c00 	.word	0x40001c00
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	40002000 	.word	0x40002000

08004d30 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004d34:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d36:	4a12      	ldr	r2, [pc, #72]	@ (8004d80 <MX_USART1_UART_Init+0x50>)
 8004d38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004d3a:	4b10      	ldr	r3, [pc, #64]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d42:	4b0e      	ldr	r3, [pc, #56]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d48:	4b0c      	ldr	r3, [pc, #48]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d54:	4b09      	ldr	r3, [pc, #36]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d56:	220c      	movs	r2, #12
 8004d58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d5a:	4b08      	ldr	r3, [pc, #32]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d60:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d66:	4805      	ldr	r0, [pc, #20]	@ (8004d7c <MX_USART1_UART_Init+0x4c>)
 8004d68:	f002 fc82 	bl	8007670 <HAL_UART_Init>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004d72:	f7ff fd83 	bl	800487c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	20001240 	.word	0x20001240
 8004d80:	40011000 	.word	0x40011000

08004d84 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004d88:	4b11      	ldr	r3, [pc, #68]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004d8a:	4a12      	ldr	r2, [pc, #72]	@ (8004dd4 <MX_USART2_UART_Init+0x50>)
 8004d8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004d8e:	4b10      	ldr	r3, [pc, #64]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004d90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004d96:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004d98:	2200      	movs	r2, #0
 8004d9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004d9e:	2200      	movs	r2, #0
 8004da0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004da2:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004da4:	2200      	movs	r2, #0
 8004da6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004da8:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004daa:	220c      	movs	r2, #12
 8004dac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004dae:	4b08      	ldr	r3, [pc, #32]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004db4:	4b06      	ldr	r3, [pc, #24]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004dba:	4805      	ldr	r0, [pc, #20]	@ (8004dd0 <MX_USART2_UART_Init+0x4c>)
 8004dbc:	f002 fc58 	bl	8007670 <HAL_UART_Init>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004dc6:	f7ff fd59 	bl	800487c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004dca:	bf00      	nop
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	20001288 	.word	0x20001288
 8004dd4:	40004400 	.word	0x40004400

08004dd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b08c      	sub	sp, #48	@ 0x30
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de0:	f107 031c 	add.w	r3, r7, #28
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a65      	ldr	r2, [pc, #404]	@ (8004f8c <HAL_UART_MspInit+0x1b4>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d12d      	bne.n	8004e56 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	4b64      	ldr	r3, [pc, #400]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e02:	4a63      	ldr	r2, [pc, #396]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e04:	f043 0310 	orr.w	r3, r3, #16
 8004e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e0a:	4b61      	ldr	r3, [pc, #388]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	f003 0310 	and.w	r3, r3, #16
 8004e12:	61bb      	str	r3, [r7, #24]
 8004e14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e16:	2300      	movs	r3, #0
 8004e18:	617b      	str	r3, [r7, #20]
 8004e1a:	4b5d      	ldr	r3, [pc, #372]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e1e:	4a5c      	ldr	r2, [pc, #368]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e20:	f043 0301 	orr.w	r3, r3, #1
 8004e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e26:	4b5a      	ldr	r3, [pc, #360]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	617b      	str	r3, [r7, #20]
 8004e30:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004e32:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e38:	2302      	movs	r3, #2
 8004e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e40:	2303      	movs	r3, #3
 8004e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004e44:	2307      	movs	r3, #7
 8004e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e48:	f107 031c 	add.w	r3, r7, #28
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4851      	ldr	r0, [pc, #324]	@ (8004f94 <HAL_UART_MspInit+0x1bc>)
 8004e50:	f001 f9a2 	bl	8006198 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004e54:	e096      	b.n	8004f84 <HAL_UART_MspInit+0x1ac>
  else if(uartHandle->Instance==USART2)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a4f      	ldr	r2, [pc, #316]	@ (8004f98 <HAL_UART_MspInit+0x1c0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	f040 8091 	bne.w	8004f84 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e62:	2300      	movs	r3, #0
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	4b4a      	ldr	r3, [pc, #296]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6a:	4a49      	ldr	r2, [pc, #292]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e72:	4b47      	ldr	r3, [pc, #284]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7a:	613b      	str	r3, [r7, #16]
 8004e7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e7e:	2300      	movs	r3, #0
 8004e80:	60fb      	str	r3, [r7, #12]
 8004e82:	4b43      	ldr	r3, [pc, #268]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e86:	4a42      	ldr	r2, [pc, #264]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e88:	f043 0301 	orr.w	r3, r3, #1
 8004e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e8e:	4b40      	ldr	r3, [pc, #256]	@ (8004f90 <HAL_UART_MspInit+0x1b8>)
 8004e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004e9a:	230c      	movs	r3, #12
 8004e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004eaa:	2307      	movs	r3, #7
 8004eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eae:	f107 031c 	add.w	r3, r7, #28
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4837      	ldr	r0, [pc, #220]	@ (8004f94 <HAL_UART_MspInit+0x1bc>)
 8004eb6:	f001 f96f 	bl	8006198 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004eba:	4b38      	ldr	r3, [pc, #224]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ebc:	4a38      	ldr	r2, [pc, #224]	@ (8004fa0 <HAL_UART_MspInit+0x1c8>)
 8004ebe:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004ec0:	4b36      	ldr	r3, [pc, #216]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ec2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004ec6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ec8:	4b34      	ldr	r3, [pc, #208]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ece:	4b33      	ldr	r3, [pc, #204]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ed4:	4b31      	ldr	r3, [pc, #196]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ed6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004eda:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004edc:	4b2f      	ldr	r3, [pc, #188]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004eea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004eee:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ef6:	4b29      	ldr	r3, [pc, #164]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004efc:	4827      	ldr	r0, [pc, #156]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004efe:	f000 fa13 	bl	8005328 <HAL_DMA_Init>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <HAL_UART_MspInit+0x134>
      Error_Handler();
 8004f08:	f7ff fcb8 	bl	800487c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a23      	ldr	r2, [pc, #140]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004f10:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004f12:	4a22      	ldr	r2, [pc, #136]	@ (8004f9c <HAL_UART_MspInit+0x1c4>)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004f18:	4b22      	ldr	r3, [pc, #136]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f1a:	4a23      	ldr	r2, [pc, #140]	@ (8004fa8 <HAL_UART_MspInit+0x1d0>)
 8004f1c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004f1e:	4b21      	ldr	r3, [pc, #132]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f20:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004f24:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f26:	4b1f      	ldr	r3, [pc, #124]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f28:	2240      	movs	r2, #64	@ 0x40
 8004f2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004f32:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f38:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f40:	4b18      	ldr	r3, [pc, #96]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004f46:	4b17      	ldr	r3, [pc, #92]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004f4c:	4b15      	ldr	r3, [pc, #84]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004f52:	4b14      	ldr	r3, [pc, #80]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004f58:	4812      	ldr	r0, [pc, #72]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f5a:	f000 f9e5 	bl	8005328 <HAL_DMA_Init>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <HAL_UART_MspInit+0x190>
      Error_Handler();
 8004f64:	f7ff fc8a 	bl	800487c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8004fa4 <HAL_UART_MspInit+0x1cc>)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004f74:	2200      	movs	r2, #0
 8004f76:	2105      	movs	r1, #5
 8004f78:	2026      	movs	r0, #38	@ 0x26
 8004f7a:	f000 f99d 	bl	80052b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f7e:	2026      	movs	r0, #38	@ 0x26
 8004f80:	f000 f9b6 	bl	80052f0 <HAL_NVIC_EnableIRQ>
}
 8004f84:	bf00      	nop
 8004f86:	3730      	adds	r7, #48	@ 0x30
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	40011000 	.word	0x40011000
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40020000 	.word	0x40020000
 8004f98:	40004400 	.word	0x40004400
 8004f9c:	200012d0 	.word	0x200012d0
 8004fa0:	40026088 	.word	0x40026088
 8004fa4:	20001330 	.word	0x20001330
 8004fa8:	400260a0 	.word	0x400260a0

08004fac <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a17      	ldr	r2, [pc, #92]	@ (8005018 <HAL_UART_MspDeInit+0x6c>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d10b      	bne.n	8004fd6 <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004fbe:	4b17      	ldr	r3, [pc, #92]	@ (800501c <HAL_UART_MspDeInit+0x70>)
 8004fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc2:	4a16      	ldr	r2, [pc, #88]	@ (800501c <HAL_UART_MspDeInit+0x70>)
 8004fc4:	f023 0310 	bic.w	r3, r3, #16
 8004fc8:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004fca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004fce:	4814      	ldr	r0, [pc, #80]	@ (8005020 <HAL_UART_MspDeInit+0x74>)
 8004fd0:	f001 fa7e 	bl	80064d0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8004fd4:	e01b      	b.n	800500e <HAL_UART_MspDeInit+0x62>
  else if(uartHandle->Instance==USART2)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a12      	ldr	r2, [pc, #72]	@ (8005024 <HAL_UART_MspDeInit+0x78>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d116      	bne.n	800500e <HAL_UART_MspDeInit+0x62>
    __HAL_RCC_USART2_CLK_DISABLE();
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	@ (800501c <HAL_UART_MspDeInit+0x70>)
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800501c <HAL_UART_MspDeInit+0x70>)
 8004fe6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004fea:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8004fec:	210c      	movs	r1, #12
 8004fee:	480c      	ldr	r0, [pc, #48]	@ (8005020 <HAL_UART_MspDeInit+0x74>)
 8004ff0:	f001 fa6e 	bl	80064d0 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f000 fa43 	bl	8005484 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fa3e 	bl	8005484 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005008:	2026      	movs	r0, #38	@ 0x26
 800500a:	f000 f97f 	bl	800530c <HAL_NVIC_DisableIRQ>
}
 800500e:	bf00      	nop
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	40011000 	.word	0x40011000
 800501c:	40023800 	.word	0x40023800
 8005020:	40020000 	.word	0x40020000
 8005024:	40004400 	.word	0x40004400

08005028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005028:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005060 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800502c:	f7ff fde8 	bl	8004c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005030:	480c      	ldr	r0, [pc, #48]	@ (8005064 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005032:	490d      	ldr	r1, [pc, #52]	@ (8005068 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005034:	4a0d      	ldr	r2, [pc, #52]	@ (800506c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005038:	e002      	b.n	8005040 <LoopCopyDataInit>

0800503a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800503a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800503c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800503e:	3304      	adds	r3, #4

08005040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005044:	d3f9      	bcc.n	800503a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005046:	4a0a      	ldr	r2, [pc, #40]	@ (8005070 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005048:	4c0a      	ldr	r4, [pc, #40]	@ (8005074 <LoopFillZerobss+0x22>)
  movs r3, #0
 800504a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800504c:	e001      	b.n	8005052 <LoopFillZerobss>

0800504e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800504e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005050:	3204      	adds	r2, #4

08005052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005054:	d3fb      	bcc.n	800504e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8005056:	f007 fca9 	bl	800c9ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800505a:	f7ff fa25 	bl	80044a8 <main>
  bx  lr    
 800505e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005060:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005068:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800506c:	0800f71c 	.word	0x0800f71c
  ldr r2, =_sbss
 8005070:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8005074:	20005254 	.word	0x20005254

08005078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005078:	e7fe      	b.n	8005078 <ADC_IRQHandler>
	...

0800507c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005080:	4b0e      	ldr	r3, [pc, #56]	@ (80050bc <HAL_Init+0x40>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a0d      	ldr	r2, [pc, #52]	@ (80050bc <HAL_Init+0x40>)
 8005086:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800508a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800508c:	4b0b      	ldr	r3, [pc, #44]	@ (80050bc <HAL_Init+0x40>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0a      	ldr	r2, [pc, #40]	@ (80050bc <HAL_Init+0x40>)
 8005092:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005096:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <HAL_Init+0x40>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a07      	ldr	r2, [pc, #28]	@ (80050bc <HAL_Init+0x40>)
 800509e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050a4:	2003      	movs	r0, #3
 80050a6:	f000 f8fc 	bl	80052a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050aa:	200f      	movs	r0, #15
 80050ac:	f7ff fc18 	bl	80048e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050b0:	f7ff fbea 	bl	8004888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40023c00 	.word	0x40023c00

080050c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050c0:	b480      	push	{r7}
 80050c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80050c4:	4b06      	ldr	r3, [pc, #24]	@ (80050e0 <HAL_IncTick+0x20>)
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <HAL_IncTick+0x24>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4413      	add	r3, r2
 80050d0:	4a04      	ldr	r2, [pc, #16]	@ (80050e4 <HAL_IncTick+0x24>)
 80050d2:	6013      	str	r3, [r2, #0]
}
 80050d4:	bf00      	nop
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20000018 	.word	0x20000018
 80050e4:	20001390 	.word	0x20001390

080050e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  return uwTick;
 80050ec:	4b03      	ldr	r3, [pc, #12]	@ (80050fc <HAL_GetTick+0x14>)
 80050ee:	681b      	ldr	r3, [r3, #0]
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	20001390 	.word	0x20001390

08005100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005110:	4b0c      	ldr	r3, [pc, #48]	@ (8005144 <__NVIC_SetPriorityGrouping+0x44>)
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800511c:	4013      	ands	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005128:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800512c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005132:	4a04      	ldr	r2, [pc, #16]	@ (8005144 <__NVIC_SetPriorityGrouping+0x44>)
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	60d3      	str	r3, [r2, #12]
}
 8005138:	bf00      	nop
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	e000ed00 	.word	0xe000ed00

08005148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800514c:	4b04      	ldr	r3, [pc, #16]	@ (8005160 <__NVIC_GetPriorityGrouping+0x18>)
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	0a1b      	lsrs	r3, r3, #8
 8005152:	f003 0307 	and.w	r3, r3, #7
}
 8005156:	4618      	mov	r0, r3
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	e000ed00 	.word	0xe000ed00

08005164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800516e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005172:	2b00      	cmp	r3, #0
 8005174:	db0b      	blt.n	800518e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005176:	79fb      	ldrb	r3, [r7, #7]
 8005178:	f003 021f 	and.w	r2, r3, #31
 800517c:	4907      	ldr	r1, [pc, #28]	@ (800519c <__NVIC_EnableIRQ+0x38>)
 800517e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005182:	095b      	lsrs	r3, r3, #5
 8005184:	2001      	movs	r0, #1
 8005186:	fa00 f202 	lsl.w	r2, r0, r2
 800518a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	e000e100 	.word	0xe000e100

080051a0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	4603      	mov	r3, r0
 80051a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	db12      	blt.n	80051d8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051b2:	79fb      	ldrb	r3, [r7, #7]
 80051b4:	f003 021f 	and.w	r2, r3, #31
 80051b8:	490a      	ldr	r1, [pc, #40]	@ (80051e4 <__NVIC_DisableIRQ+0x44>)
 80051ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	2001      	movs	r0, #1
 80051c2:	fa00 f202 	lsl.w	r2, r0, r2
 80051c6:	3320      	adds	r3, #32
 80051c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80051cc:	f3bf 8f4f 	dsb	sy
}
 80051d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80051d2:	f3bf 8f6f 	isb	sy
}
 80051d6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	e000e100 	.word	0xe000e100

080051e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	4603      	mov	r3, r0
 80051f0:	6039      	str	r1, [r7, #0]
 80051f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	db0a      	blt.n	8005212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	490c      	ldr	r1, [pc, #48]	@ (8005234 <__NVIC_SetPriority+0x4c>)
 8005202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005206:	0112      	lsls	r2, r2, #4
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	440b      	add	r3, r1
 800520c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005210:	e00a      	b.n	8005228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	b2da      	uxtb	r2, r3
 8005216:	4908      	ldr	r1, [pc, #32]	@ (8005238 <__NVIC_SetPriority+0x50>)
 8005218:	79fb      	ldrb	r3, [r7, #7]
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	3b04      	subs	r3, #4
 8005220:	0112      	lsls	r2, r2, #4
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	440b      	add	r3, r1
 8005226:	761a      	strb	r2, [r3, #24]
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	e000e100 	.word	0xe000e100
 8005238:	e000ed00 	.word	0xe000ed00

0800523c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800523c:	b480      	push	{r7}
 800523e:	b089      	sub	sp, #36	@ 0x24
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	f1c3 0307 	rsb	r3, r3, #7
 8005256:	2b04      	cmp	r3, #4
 8005258:	bf28      	it	cs
 800525a:	2304      	movcs	r3, #4
 800525c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	3304      	adds	r3, #4
 8005262:	2b06      	cmp	r3, #6
 8005264:	d902      	bls.n	800526c <NVIC_EncodePriority+0x30>
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	3b03      	subs	r3, #3
 800526a:	e000      	b.n	800526e <NVIC_EncodePriority+0x32>
 800526c:	2300      	movs	r3, #0
 800526e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005270:	f04f 32ff 	mov.w	r2, #4294967295
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	43da      	mvns	r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	401a      	ands	r2, r3
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005284:	f04f 31ff 	mov.w	r1, #4294967295
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	fa01 f303 	lsl.w	r3, r1, r3
 800528e:	43d9      	mvns	r1, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005294:	4313      	orrs	r3, r2
         );
}
 8005296:	4618      	mov	r0, r3
 8005298:	3724      	adds	r7, #36	@ 0x24
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b082      	sub	sp, #8
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7ff ff28 	bl	8005100 <__NVIC_SetPriorityGrouping>
}
 80052b0:	bf00      	nop
 80052b2:	3708      	adds	r7, #8
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80052ca:	f7ff ff3d 	bl	8005148 <__NVIC_GetPriorityGrouping>
 80052ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	68b9      	ldr	r1, [r7, #8]
 80052d4:	6978      	ldr	r0, [r7, #20]
 80052d6:	f7ff ffb1 	bl	800523c <NVIC_EncodePriority>
 80052da:	4602      	mov	r2, r0
 80052dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052e0:	4611      	mov	r1, r2
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7ff ff80 	bl	80051e8 <__NVIC_SetPriority>
}
 80052e8:	bf00      	nop
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	4603      	mov	r3, r0
 80052f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff ff30 	bl	8005164 <__NVIC_EnableIRQ>
}
 8005304:	bf00      	nop
 8005306:	3708      	adds	r7, #8
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	4603      	mov	r3, r0
 8005314:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff ff40 	bl	80051a0 <__NVIC_DisableIRQ>
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005334:	f7ff fed8 	bl	80050e8 <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e099      	b.n	8005478 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0201 	bic.w	r2, r2, #1
 8005362:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005364:	e00f      	b.n	8005386 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005366:	f7ff febf 	bl	80050e8 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b05      	cmp	r3, #5
 8005372:	d908      	bls.n	8005386 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2203      	movs	r2, #3
 800537e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e078      	b.n	8005478 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1e8      	bne.n	8005366 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	4b38      	ldr	r3, [pc, #224]	@ (8005480 <HAL_DMA_Init+0x158>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d107      	bne.n	80053f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e8:	4313      	orrs	r3, r2
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	f023 0307 	bic.w	r3, r3, #7
 8005406:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005416:	2b04      	cmp	r3, #4
 8005418:	d117      	bne.n	800544a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00e      	beq.n	800544a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 fb5f 	bl	8005af0 <DMA_CheckFifoParam>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2240      	movs	r2, #64	@ 0x40
 800543c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005446:	2301      	movs	r3, #1
 8005448:	e016      	b.n	8005478 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 fb16 	bl	8005a84 <DMA_CalcBaseAndBitshift>
 8005458:	4603      	mov	r3, r0
 800545a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005460:	223f      	movs	r2, #63	@ 0x3f
 8005462:	409a      	lsls	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	f010803f 	.word	0xf010803f

08005484 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e050      	b.n	8005538 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d101      	bne.n	80054a6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80054a2:	2302      	movs	r3, #2
 80054a4:	e048      	b.n	8005538 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0201 	bic.w	r2, r2, #1
 80054b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2200      	movs	r2, #0
 80054c4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2200      	movs	r2, #0
 80054cc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2200      	movs	r2, #0
 80054d4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2200      	movs	r2, #0
 80054dc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2221      	movs	r2, #33	@ 0x21
 80054e4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 facc 	bl	8005a84 <DMA_CalcBaseAndBitshift>
 80054ec:	4603      	mov	r3, r0
 80054ee:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005518:	223f      	movs	r2, #63	@ 0x3f
 800551a:	409a      	lsls	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
 800554c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005556:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800555e:	2b01      	cmp	r3, #1
 8005560:	d101      	bne.n	8005566 <HAL_DMA_Start_IT+0x26>
 8005562:	2302      	movs	r3, #2
 8005564:	e040      	b.n	80055e8 <HAL_DMA_Start_IT+0xa8>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b01      	cmp	r3, #1
 8005578:	d12f      	bne.n	80055da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2202      	movs	r2, #2
 800557e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	68b9      	ldr	r1, [r7, #8]
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 fa4a 	bl	8005a28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005598:	223f      	movs	r2, #63	@ 0x3f
 800559a:	409a      	lsls	r2, r3
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0216 	orr.w	r2, r2, #22
 80055ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d007      	beq.n	80055c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f042 0208 	orr.w	r2, r2, #8
 80055c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f042 0201 	orr.w	r2, r2, #1
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	e005      	b.n	80055e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80055e2:	2302      	movs	r3, #2
 80055e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3718      	adds	r7, #24
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80055fe:	f7ff fd73 	bl	80050e8 <HAL_GetTick>
 8005602:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d008      	beq.n	8005622 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2280      	movs	r2, #128	@ 0x80
 8005614:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e052      	b.n	80056c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0216 	bic.w	r2, r2, #22
 8005630:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	695a      	ldr	r2, [r3, #20]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005640:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d103      	bne.n	8005652 <HAL_DMA_Abort+0x62>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f022 0208 	bic.w	r2, r2, #8
 8005660:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0201 	bic.w	r2, r2, #1
 8005670:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005672:	e013      	b.n	800569c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005674:	f7ff fd38 	bl	80050e8 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b05      	cmp	r3, #5
 8005680:	d90c      	bls.n	800569c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2203      	movs	r2, #3
 800568c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e015      	b.n	80056c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e4      	bne.n	8005674 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ae:	223f      	movs	r2, #63	@ 0x3f
 80056b0:	409a      	lsls	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d004      	beq.n	80056ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2280      	movs	r2, #128	@ 0x80
 80056e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e00c      	b.n	8005708 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2205      	movs	r2, #5
 80056f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005720:	4b8e      	ldr	r3, [pc, #568]	@ (800595c <HAL_DMA_IRQHandler+0x248>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a8e      	ldr	r2, [pc, #568]	@ (8005960 <HAL_DMA_IRQHandler+0x24c>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	0a9b      	lsrs	r3, r3, #10
 800572c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005732:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573e:	2208      	movs	r2, #8
 8005740:	409a      	lsls	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	4013      	ands	r3, r2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d01a      	beq.n	8005780 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d013      	beq.n	8005780 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0204 	bic.w	r2, r2, #4
 8005766:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800576c:	2208      	movs	r2, #8
 800576e:	409a      	lsls	r2, r3
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005778:	f043 0201 	orr.w	r2, r3, #1
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005784:	2201      	movs	r2, #1
 8005786:	409a      	lsls	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4013      	ands	r3, r2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d012      	beq.n	80057b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695b      	ldr	r3, [r3, #20]
 8005796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579a:	2b00      	cmp	r3, #0
 800579c:	d00b      	beq.n	80057b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a2:	2201      	movs	r2, #1
 80057a4:	409a      	lsls	r2, r3
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ae:	f043 0202 	orr.w	r2, r3, #2
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ba:	2204      	movs	r2, #4
 80057bc:	409a      	lsls	r2, r3
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	4013      	ands	r3, r2
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d012      	beq.n	80057ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00b      	beq.n	80057ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d8:	2204      	movs	r2, #4
 80057da:	409a      	lsls	r2, r3
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e4:	f043 0204 	orr.w	r2, r3, #4
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f0:	2210      	movs	r2, #16
 80057f2:	409a      	lsls	r2, r3
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d043      	beq.n	8005884 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0308 	and.w	r3, r3, #8
 8005806:	2b00      	cmp	r3, #0
 8005808:	d03c      	beq.n	8005884 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800580e:	2210      	movs	r2, #16
 8005810:	409a      	lsls	r2, r3
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d018      	beq.n	8005856 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d108      	bne.n	8005844 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005836:	2b00      	cmp	r3, #0
 8005838:	d024      	beq.n	8005884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	4798      	blx	r3
 8005842:	e01f      	b.n	8005884 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005848:	2b00      	cmp	r3, #0
 800584a:	d01b      	beq.n	8005884 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	4798      	blx	r3
 8005854:	e016      	b.n	8005884 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005860:	2b00      	cmp	r3, #0
 8005862:	d107      	bne.n	8005874 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0208 	bic.w	r2, r2, #8
 8005872:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005888:	2220      	movs	r2, #32
 800588a:	409a      	lsls	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	4013      	ands	r3, r2
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 808f 	beq.w	80059b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0310 	and.w	r3, r3, #16
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8087 	beq.w	80059b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058aa:	2220      	movs	r2, #32
 80058ac:	409a      	lsls	r2, r3
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b05      	cmp	r3, #5
 80058bc:	d136      	bne.n	800592c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0216 	bic.w	r2, r2, #22
 80058cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	695a      	ldr	r2, [r3, #20]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d103      	bne.n	80058ee <HAL_DMA_IRQHandler+0x1da>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d007      	beq.n	80058fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0208 	bic.w	r2, r2, #8
 80058fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005902:	223f      	movs	r2, #63	@ 0x3f
 8005904:	409a      	lsls	r2, r3
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591e:	2b00      	cmp	r3, #0
 8005920:	d07e      	beq.n	8005a20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	4798      	blx	r3
        }
        return;
 800592a:	e079      	b.n	8005a20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d01d      	beq.n	8005976 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10d      	bne.n	8005964 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800594c:	2b00      	cmp	r3, #0
 800594e:	d031      	beq.n	80059b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	4798      	blx	r3
 8005958:	e02c      	b.n	80059b4 <HAL_DMA_IRQHandler+0x2a0>
 800595a:	bf00      	nop
 800595c:	20000010 	.word	0x20000010
 8005960:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005968:	2b00      	cmp	r3, #0
 800596a:	d023      	beq.n	80059b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	4798      	blx	r3
 8005974:	e01e      	b.n	80059b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10f      	bne.n	80059a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f022 0210 	bic.w	r2, r2, #16
 8005992:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d032      	beq.n	8005a22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d022      	beq.n	8005a0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2205      	movs	r2, #5
 80059cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0201 	bic.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	3301      	adds	r3, #1
 80059e4:	60bb      	str	r3, [r7, #8]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d307      	bcc.n	80059fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1f2      	bne.n	80059e0 <HAL_DMA_IRQHandler+0x2cc>
 80059fa:	e000      	b.n	80059fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80059fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d005      	beq.n	8005a22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	4798      	blx	r3
 8005a1e:	e000      	b.n	8005a22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005a20:	bf00      	nop
    }
  }
}
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005a44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	683a      	ldr	r2, [r7, #0]
 8005a4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	2b40      	cmp	r3, #64	@ 0x40
 8005a54:	d108      	bne.n	8005a68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005a66:	e007      	b.n	8005a78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	60da      	str	r2, [r3, #12]
}
 8005a78:	bf00      	nop
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b085      	sub	sp, #20
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	3b10      	subs	r3, #16
 8005a94:	4a14      	ldr	r2, [pc, #80]	@ (8005ae8 <DMA_CalcBaseAndBitshift+0x64>)
 8005a96:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9a:	091b      	lsrs	r3, r3, #4
 8005a9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005a9e:	4a13      	ldr	r2, [pc, #76]	@ (8005aec <DMA_CalcBaseAndBitshift+0x68>)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d909      	bls.n	8005ac6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005aba:	f023 0303 	bic.w	r3, r3, #3
 8005abe:	1d1a      	adds	r2, r3, #4
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	659a      	str	r2, [r3, #88]	@ 0x58
 8005ac4:	e007      	b.n	8005ad6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005ace:	f023 0303 	bic.w	r3, r3, #3
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3714      	adds	r7, #20
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	aaaaaaab 	.word	0xaaaaaaab
 8005aec:	0800f32c 	.word	0x0800f32c

08005af0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d11f      	bne.n	8005b4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2b03      	cmp	r3, #3
 8005b0e:	d856      	bhi.n	8005bbe <DMA_CheckFifoParam+0xce>
 8005b10:	a201      	add	r2, pc, #4	@ (adr r2, 8005b18 <DMA_CheckFifoParam+0x28>)
 8005b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b16:	bf00      	nop
 8005b18:	08005b29 	.word	0x08005b29
 8005b1c:	08005b3b 	.word	0x08005b3b
 8005b20:	08005b29 	.word	0x08005b29
 8005b24:	08005bbf 	.word	0x08005bbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d046      	beq.n	8005bc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b38:	e043      	b.n	8005bc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005b42:	d140      	bne.n	8005bc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b48:	e03d      	b.n	8005bc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b52:	d121      	bne.n	8005b98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d837      	bhi.n	8005bca <DMA_CheckFifoParam+0xda>
 8005b5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <DMA_CheckFifoParam+0x70>)
 8005b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b60:	08005b71 	.word	0x08005b71
 8005b64:	08005b77 	.word	0x08005b77
 8005b68:	08005b71 	.word	0x08005b71
 8005b6c:	08005b89 	.word	0x08005b89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	73fb      	strb	r3, [r7, #15]
      break;
 8005b74:	e030      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d025      	beq.n	8005bce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b86:	e022      	b.n	8005bce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005b90:	d11f      	bne.n	8005bd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005b96:	e01c      	b.n	8005bd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d903      	bls.n	8005ba6 <DMA_CheckFifoParam+0xb6>
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	2b03      	cmp	r3, #3
 8005ba2:	d003      	beq.n	8005bac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005ba4:	e018      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	73fb      	strb	r3, [r7, #15]
      break;
 8005baa:	e015      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00e      	beq.n	8005bd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	73fb      	strb	r3, [r7, #15]
      break;
 8005bbc:	e00b      	b.n	8005bd6 <DMA_CheckFifoParam+0xe6>
      break;
 8005bbe:	bf00      	nop
 8005bc0:	e00a      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005bc2:	bf00      	nop
 8005bc4:	e008      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005bc6:	bf00      	nop
 8005bc8:	e006      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005bca:	bf00      	nop
 8005bcc:	e004      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005bce:	bf00      	nop
 8005bd0:	e002      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005bd2:	bf00      	nop
 8005bd4:	e000      	b.n	8005bd8 <DMA_CheckFifoParam+0xe8>
      break;
 8005bd6:	bf00      	nop
    }
  } 
  
  return status; 
 8005bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop

08005be8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b086      	sub	sp, #24
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005bfa:	4b23      	ldr	r3, [pc, #140]	@ (8005c88 <HAL_FLASH_Program+0xa0>)
 8005bfc:	7e1b      	ldrb	r3, [r3, #24]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d101      	bne.n	8005c06 <HAL_FLASH_Program+0x1e>
 8005c02:	2302      	movs	r3, #2
 8005c04:	e03b      	b.n	8005c7e <HAL_FLASH_Program+0x96>
 8005c06:	4b20      	ldr	r3, [pc, #128]	@ (8005c88 <HAL_FLASH_Program+0xa0>)
 8005c08:	2201      	movs	r2, #1
 8005c0a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c0c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005c10:	f000 f870 	bl	8005cf4 <FLASH_WaitForLastOperation>
 8005c14:	4603      	mov	r3, r0
 8005c16:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005c18:	7dfb      	ldrb	r3, [r7, #23]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d12b      	bne.n	8005c76 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d105      	bne.n	8005c30 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005c24:	783b      	ldrb	r3, [r7, #0]
 8005c26:	4619      	mov	r1, r3
 8005c28:	68b8      	ldr	r0, [r7, #8]
 8005c2a:	f000 f91b 	bl	8005e64 <FLASH_Program_Byte>
 8005c2e:	e016      	b.n	8005c5e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d105      	bne.n	8005c42 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005c36:	883b      	ldrh	r3, [r7, #0]
 8005c38:	4619      	mov	r1, r3
 8005c3a:	68b8      	ldr	r0, [r7, #8]
 8005c3c:	f000 f8ee 	bl	8005e1c <FLASH_Program_HalfWord>
 8005c40:	e00d      	b.n	8005c5e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d105      	bne.n	8005c54 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	68b8      	ldr	r0, [r7, #8]
 8005c4e:	f000 f8c3 	bl	8005dd8 <FLASH_Program_Word>
 8005c52:	e004      	b.n	8005c5e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c58:	68b8      	ldr	r0, [r7, #8]
 8005c5a:	f000 f88b 	bl	8005d74 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c5e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005c62:	f000 f847 	bl	8005cf4 <FLASH_WaitForLastOperation>
 8005c66:	4603      	mov	r3, r0
 8005c68:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005c6a:	4b08      	ldr	r3, [pc, #32]	@ (8005c8c <HAL_FLASH_Program+0xa4>)
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	4a07      	ldr	r2, [pc, #28]	@ (8005c8c <HAL_FLASH_Program+0xa4>)
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005c76:	4b04      	ldr	r3, [pc, #16]	@ (8005c88 <HAL_FLASH_Program+0xa0>)
 8005c78:	2200      	movs	r2, #0
 8005c7a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20001394 	.word	0x20001394
 8005c8c:	40023c00 	.word	0x40023c00

08005c90 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <HAL_FLASH_Unlock+0x38>)
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	da0b      	bge.n	8005cba <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005ca2:	4b09      	ldr	r3, [pc, #36]	@ (8005cc8 <HAL_FLASH_Unlock+0x38>)
 8005ca4:	4a09      	ldr	r2, [pc, #36]	@ (8005ccc <HAL_FLASH_Unlock+0x3c>)
 8005ca6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005ca8:	4b07      	ldr	r3, [pc, #28]	@ (8005cc8 <HAL_FLASH_Unlock+0x38>)
 8005caa:	4a09      	ldr	r2, [pc, #36]	@ (8005cd0 <HAL_FLASH_Unlock+0x40>)
 8005cac:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005cae:	4b06      	ldr	r3, [pc, #24]	@ (8005cc8 <HAL_FLASH_Unlock+0x38>)
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	da01      	bge.n	8005cba <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005cba:	79fb      	ldrb	r3, [r7, #7]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	40023c00 	.word	0x40023c00
 8005ccc:	45670123 	.word	0x45670123
 8005cd0:	cdef89ab 	.word	0xcdef89ab

08005cd4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005cd8:	4b05      	ldr	r3, [pc, #20]	@ (8005cf0 <HAL_FLASH_Lock+0x1c>)
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	4a04      	ldr	r2, [pc, #16]	@ (8005cf0 <HAL_FLASH_Lock+0x1c>)
 8005cde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ce2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	40023c00 	.word	0x40023c00

08005cf4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005d00:	4b1a      	ldr	r3, [pc, #104]	@ (8005d6c <FLASH_WaitForLastOperation+0x78>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005d06:	f7ff f9ef 	bl	80050e8 <HAL_GetTick>
 8005d0a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005d0c:	e010      	b.n	8005d30 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d14:	d00c      	beq.n	8005d30 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d007      	beq.n	8005d2c <FLASH_WaitForLastOperation+0x38>
 8005d1c:	f7ff f9e4 	bl	80050e8 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d201      	bcs.n	8005d30 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e019      	b.n	8005d64 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005d30:	4b0f      	ldr	r3, [pc, #60]	@ (8005d70 <FLASH_WaitForLastOperation+0x7c>)
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1e8      	bne.n	8005d0e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d70 <FLASH_WaitForLastOperation+0x7c>)
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d002      	beq.n	8005d4e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005d48:	4b09      	ldr	r3, [pc, #36]	@ (8005d70 <FLASH_WaitForLastOperation+0x7c>)
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005d4e:	4b08      	ldr	r3, [pc, #32]	@ (8005d70 <FLASH_WaitForLastOperation+0x7c>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005d5a:	f000 f8a5 	bl	8005ea8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e000      	b.n	8005d64 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
  
}  
 8005d64:	4618      	mov	r0, r3
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	20001394 	.word	0x20001394
 8005d70:	40023c00 	.word	0x40023c00

08005d74 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d80:	4b14      	ldr	r3, [pc, #80]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	4a13      	ldr	r2, [pc, #76]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005d8c:	4b11      	ldr	r3, [pc, #68]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d8e:	691b      	ldr	r3, [r3, #16]
 8005d90:	4a10      	ldr	r2, [pc, #64]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d92:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8005d96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d98:	4b0e      	ldr	r3, [pc, #56]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8005dd4 <FLASH_Program_DoubleWord+0x60>)
 8005d9e:	f043 0301 	orr.w	r3, r3, #1
 8005da2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005daa:	f3bf 8f6f 	isb	sy
}
 8005dae:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005db4:	f04f 0200 	mov.w	r2, #0
 8005db8:	f04f 0300 	mov.w	r3, #0
 8005dbc:	000a      	movs	r2, r1
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	68f9      	ldr	r1, [r7, #12]
 8005dc2:	3104      	adds	r1, #4
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	600b      	str	r3, [r1, #0]
}
 8005dc8:	bf00      	nop
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	40023c00 	.word	0x40023c00

08005dd8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005de2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	4a0c      	ldr	r2, [pc, #48]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005dee:	4b0a      	ldr	r3, [pc, #40]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	4a09      	ldr	r2, [pc, #36]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005df4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005df8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005dfa:	4b07      	ldr	r3, [pc, #28]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	4a06      	ldr	r2, [pc, #24]	@ (8005e18 <FLASH_Program_Word+0x40>)
 8005e00:	f043 0301 	orr.w	r3, r3, #1
 8005e04:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	683a      	ldr	r2, [r7, #0]
 8005e0a:	601a      	str	r2, [r3, #0]
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	40023c00 	.word	0x40023c00

08005e1c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e28:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005e34:	4b0a      	ldr	r3, [pc, #40]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	4a09      	ldr	r2, [pc, #36]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e40:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	4a06      	ldr	r2, [pc, #24]	@ (8005e60 <FLASH_Program_HalfWord+0x44>)
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	887a      	ldrh	r2, [r7, #2]
 8005e50:	801a      	strh	r2, [r3, #0]
}
 8005e52:	bf00      	nop
 8005e54:	370c      	adds	r7, #12
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	40023c00 	.word	0x40023c00

08005e64 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	4a0b      	ldr	r2, [pc, #44]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005e7c:	4b09      	ldr	r3, [pc, #36]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e7e:	4a09      	ldr	r2, [pc, #36]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e84:	4b07      	ldr	r3, [pc, #28]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	4a06      	ldr	r2, [pc, #24]	@ (8005ea4 <FLASH_Program_Byte+0x40>)
 8005e8a:	f043 0301 	orr.w	r3, r3, #1
 8005e8e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	78fa      	ldrb	r2, [r7, #3]
 8005e94:	701a      	strb	r2, [r3, #0]
}
 8005e96:	bf00      	nop
 8005e98:	370c      	adds	r7, #12
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40023c00 	.word	0x40023c00

08005ea8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005eac:	4b27      	ldr	r3, [pc, #156]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	f003 0310 	and.w	r3, r3, #16
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d008      	beq.n	8005eca <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005eb8:	4b25      	ldr	r3, [pc, #148]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f043 0310 	orr.w	r3, r3, #16
 8005ec0:	4a23      	ldr	r2, [pc, #140]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005ec2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005ec4:	4b21      	ldr	r3, [pc, #132]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005ec6:	2210      	movs	r2, #16
 8005ec8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005eca:	4b20      	ldr	r3, [pc, #128]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	f003 0320 	and.w	r3, r3, #32
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005ed8:	69db      	ldr	r3, [r3, #28]
 8005eda:	f043 0308 	orr.w	r3, r3, #8
 8005ede:	4a1c      	ldr	r2, [pc, #112]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005ee0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005ee4:	2220      	movs	r2, #32
 8005ee6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005ee8:	4b18      	ldr	r3, [pc, #96]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d008      	beq.n	8005f06 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005ef4:	4b16      	ldr	r3, [pc, #88]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	f043 0304 	orr.w	r3, r3, #4
 8005efc:	4a14      	ldr	r2, [pc, #80]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005efe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005f00:	4b12      	ldr	r3, [pc, #72]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005f02:	2240      	movs	r2, #64	@ 0x40
 8005f04:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005f06:	4b11      	ldr	r3, [pc, #68]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d008      	beq.n	8005f24 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005f12:	4b0f      	ldr	r3, [pc, #60]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f043 0302 	orr.w	r3, r3, #2
 8005f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005f1c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005f20:	2280      	movs	r2, #128	@ 0x80
 8005f22:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005f24:	4b09      	ldr	r3, [pc, #36]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	f003 0302 	and.w	r3, r3, #2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d008      	beq.n	8005f42 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005f30:	4b07      	ldr	r3, [pc, #28]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005f32:	69db      	ldr	r3, [r3, #28]
 8005f34:	f043 0320 	orr.w	r3, r3, #32
 8005f38:	4a05      	ldr	r2, [pc, #20]	@ (8005f50 <FLASH_SetErrorCode+0xa8>)
 8005f3a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005f3c:	4b03      	ldr	r3, [pc, #12]	@ (8005f4c <FLASH_SetErrorCode+0xa4>)
 8005f3e:	2202      	movs	r2, #2
 8005f40:	60da      	str	r2, [r3, #12]
  }
}
 8005f42:	bf00      	nop
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr
 8005f4c:	40023c00 	.word	0x40023c00
 8005f50:	20001394 	.word	0x20001394

08005f54 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8005f62:	2300      	movs	r3, #0
 8005f64:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005f66:	4b31      	ldr	r3, [pc, #196]	@ (800602c <HAL_FLASHEx_Erase+0xd8>)
 8005f68:	7e1b      	ldrb	r3, [r3, #24]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d101      	bne.n	8005f72 <HAL_FLASHEx_Erase+0x1e>
 8005f6e:	2302      	movs	r3, #2
 8005f70:	e058      	b.n	8006024 <HAL_FLASHEx_Erase+0xd0>
 8005f72:	4b2e      	ldr	r3, [pc, #184]	@ (800602c <HAL_FLASHEx_Erase+0xd8>)
 8005f74:	2201      	movs	r2, #1
 8005f76:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f78:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005f7c:	f7ff feba 	bl	8005cf4 <FLASH_WaitForLastOperation>
 8005f80:	4603      	mov	r3, r0
 8005f82:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d148      	bne.n	800601c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f90:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d115      	bne.n	8005fc6 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	f000 f844 	bl	8006034 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005fac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005fb0:	f7ff fea0 	bl	8005cf4 <FLASH_WaitForLastOperation>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8006030 <HAL_FLASHEx_Erase+0xdc>)
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	4a1c      	ldr	r2, [pc, #112]	@ (8006030 <HAL_FLASHEx_Erase+0xdc>)
 8005fbe:	f023 0304 	bic.w	r3, r3, #4
 8005fc2:	6113      	str	r3, [r2, #16]
 8005fc4:	e028      	b.n	8006018 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	60bb      	str	r3, [r7, #8]
 8005fcc:	e01c      	b.n	8006008 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	68b8      	ldr	r0, [r7, #8]
 8005fd8:	f000 f850 	bl	800607c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005fdc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005fe0:	f7ff fe88 	bl	8005cf4 <FLASH_WaitForLastOperation>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005fe8:	4b11      	ldr	r3, [pc, #68]	@ (8006030 <HAL_FLASHEx_Erase+0xdc>)
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	4a10      	ldr	r2, [pc, #64]	@ (8006030 <HAL_FLASHEx_Erase+0xdc>)
 8005fee:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8005ff2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	601a      	str	r2, [r3, #0]
          break;
 8006000:	e00a      	b.n	8006018 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	3301      	adds	r3, #1
 8006006:	60bb      	str	r3, [r7, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68da      	ldr	r2, [r3, #12]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	4413      	add	r3, r2
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	429a      	cmp	r2, r3
 8006016:	d3da      	bcc.n	8005fce <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8006018:	f000 f878 	bl	800610c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800601c:	4b03      	ldr	r3, [pc, #12]	@ (800602c <HAL_FLASHEx_Erase+0xd8>)
 800601e:	2200      	movs	r2, #0
 8006020:	761a      	strb	r2, [r3, #24]

  return status;
 8006022:	7bfb      	ldrb	r3, [r7, #15]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3710      	adds	r7, #16
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	20001394 	.word	0x20001394
 8006030:	40023c00 	.word	0x40023c00

08006034 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	4603      	mov	r3, r0
 800603c:	6039      	str	r1, [r7, #0]
 800603e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006040:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <FLASH_MassErase+0x44>)
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	4a0c      	ldr	r2, [pc, #48]	@ (8006078 <FLASH_MassErase+0x44>)
 8006046:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800604c:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <FLASH_MassErase+0x44>)
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	4a09      	ldr	r2, [pc, #36]	@ (8006078 <FLASH_MassErase+0x44>)
 8006052:	f043 0304 	orr.w	r3, r3, #4
 8006056:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8006058:	4b07      	ldr	r3, [pc, #28]	@ (8006078 <FLASH_MassErase+0x44>)
 800605a:	691a      	ldr	r2, [r3, #16]
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	021b      	lsls	r3, r3, #8
 8006060:	4313      	orrs	r3, r2
 8006062:	4a05      	ldr	r2, [pc, #20]	@ (8006078 <FLASH_MassErase+0x44>)
 8006064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006068:	6113      	str	r3, [r2, #16]
}
 800606a:	bf00      	nop
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	40023c00 	.word	0x40023c00

0800607c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	460b      	mov	r3, r1
 8006086:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800608c:	78fb      	ldrb	r3, [r7, #3]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006092:	2300      	movs	r3, #0
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	e010      	b.n	80060ba <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006098:	78fb      	ldrb	r3, [r7, #3]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d103      	bne.n	80060a6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800609e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	e009      	b.n	80060ba <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80060a6:	78fb      	ldrb	r3, [r7, #3]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d103      	bne.n	80060b4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80060ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80060b0:	60fb      	str	r3, [r7, #12]
 80060b2:	e002      	b.n	80060ba <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80060b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80060b8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80060ba:	4b13      	ldr	r3, [pc, #76]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	4a12      	ldr	r2, [pc, #72]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80060c6:	4b10      	ldr	r3, [pc, #64]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060c8:	691a      	ldr	r2, [r3, #16]
 80060ca:	490f      	ldr	r1, [pc, #60]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80060d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	4a0c      	ldr	r2, [pc, #48]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060d8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80060dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80060de:	4b0a      	ldr	r3, [pc, #40]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060e0:	691a      	ldr	r2, [r3, #16]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	4313      	orrs	r3, r2
 80060e8:	4a07      	ldr	r2, [pc, #28]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060ea:	f043 0302 	orr.w	r3, r3, #2
 80060ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80060f0:	4b05      	ldr	r3, [pc, #20]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	4a04      	ldr	r2, [pc, #16]	@ (8006108 <FLASH_Erase_Sector+0x8c>)
 80060f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060fa:	6113      	str	r3, [r2, #16]
}
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	40023c00 	.word	0x40023c00

0800610c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006110:	4b20      	ldr	r3, [pc, #128]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006118:	2b00      	cmp	r3, #0
 800611a:	d017      	beq.n	800614c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800611c:	4b1d      	ldr	r3, [pc, #116]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a1c      	ldr	r2, [pc, #112]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006122:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006126:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006128:	4b1a      	ldr	r3, [pc, #104]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a19      	ldr	r2, [pc, #100]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800612e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	4b17      	ldr	r3, [pc, #92]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a16      	ldr	r2, [pc, #88]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800613a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800613e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006140:	4b14      	ldr	r3, [pc, #80]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a13      	ldr	r2, [pc, #76]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006146:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800614a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800614c:	4b11      	ldr	r3, [pc, #68]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006154:	2b00      	cmp	r3, #0
 8006156:	d017      	beq.n	8006188 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006158:	4b0e      	ldr	r3, [pc, #56]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a0d      	ldr	r2, [pc, #52]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800615e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006162:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006164:	4b0b      	ldr	r3, [pc, #44]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a0a      	ldr	r2, [pc, #40]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800616a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800616e:	6013      	str	r3, [r2, #0]
 8006170:	4b08      	ldr	r3, [pc, #32]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a07      	ldr	r2, [pc, #28]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006176:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800617a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800617c:	4b05      	ldr	r3, [pc, #20]	@ (8006194 <FLASH_FlushCaches+0x88>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a04      	ldr	r2, [pc, #16]	@ (8006194 <FLASH_FlushCaches+0x88>)
 8006182:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006186:	6013      	str	r3, [r2, #0]
  }
}
 8006188:	bf00      	nop
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	40023c00 	.word	0x40023c00

08006198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006198:	b480      	push	{r7}
 800619a:	b089      	sub	sp, #36	@ 0x24
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80061a2:	2300      	movs	r3, #0
 80061a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80061a6:	2300      	movs	r3, #0
 80061a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80061aa:	2300      	movs	r3, #0
 80061ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80061ae:	2300      	movs	r3, #0
 80061b0:	61fb      	str	r3, [r7, #28]
 80061b2:	e16b      	b.n	800648c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80061b4:	2201      	movs	r2, #1
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	fa02 f303 	lsl.w	r3, r2, r3
 80061bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	4013      	ands	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80061c8:	693a      	ldr	r2, [r7, #16]
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	f040 815a 	bne.w	8006486 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f003 0303 	and.w	r3, r3, #3
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d005      	beq.n	80061ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d130      	bne.n	800624c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	005b      	lsls	r3, r3, #1
 80061f4:	2203      	movs	r2, #3
 80061f6:	fa02 f303 	lsl.w	r3, r2, r3
 80061fa:	43db      	mvns	r3, r3
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	4013      	ands	r3, r2
 8006200:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	68da      	ldr	r2, [r3, #12]
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	fa02 f303 	lsl.w	r3, r2, r3
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	4313      	orrs	r3, r2
 8006212:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006220:	2201      	movs	r2, #1
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	fa02 f303 	lsl.w	r3, r2, r3
 8006228:	43db      	mvns	r3, r3
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	4013      	ands	r3, r2
 800622e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	091b      	lsrs	r3, r3, #4
 8006236:	f003 0201 	and.w	r2, r3, #1
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	fa02 f303 	lsl.w	r3, r2, r3
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	4313      	orrs	r3, r2
 8006244:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f003 0303 	and.w	r3, r3, #3
 8006254:	2b03      	cmp	r3, #3
 8006256:	d017      	beq.n	8006288 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	005b      	lsls	r3, r3, #1
 8006262:	2203      	movs	r2, #3
 8006264:	fa02 f303 	lsl.w	r3, r2, r3
 8006268:	43db      	mvns	r3, r3
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	4013      	ands	r3, r2
 800626e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	4313      	orrs	r3, r2
 8006280:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f003 0303 	and.w	r3, r3, #3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d123      	bne.n	80062dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	08da      	lsrs	r2, r3, #3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3208      	adds	r2, #8
 800629c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	220f      	movs	r2, #15
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4013      	ands	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f003 0307 	and.w	r3, r3, #7
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	08da      	lsrs	r2, r3, #3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3208      	adds	r2, #8
 80062d6:	69b9      	ldr	r1, [r7, #24]
 80062d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	2203      	movs	r2, #3
 80062e8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ec:	43db      	mvns	r3, r3
 80062ee:	69ba      	ldr	r2, [r7, #24]
 80062f0:	4013      	ands	r3, r2
 80062f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f003 0203 	and.w	r2, r3, #3
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	fa02 f303 	lsl.w	r3, r2, r3
 8006304:	69ba      	ldr	r2, [r7, #24]
 8006306:	4313      	orrs	r3, r2
 8006308:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80b4 	beq.w	8006486 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
 8006322:	4b60      	ldr	r3, [pc, #384]	@ (80064a4 <HAL_GPIO_Init+0x30c>)
 8006324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006326:	4a5f      	ldr	r2, [pc, #380]	@ (80064a4 <HAL_GPIO_Init+0x30c>)
 8006328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800632c:	6453      	str	r3, [r2, #68]	@ 0x44
 800632e:	4b5d      	ldr	r3, [pc, #372]	@ (80064a4 <HAL_GPIO_Init+0x30c>)
 8006330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006336:	60fb      	str	r3, [r7, #12]
 8006338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800633a:	4a5b      	ldr	r2, [pc, #364]	@ (80064a8 <HAL_GPIO_Init+0x310>)
 800633c:	69fb      	ldr	r3, [r7, #28]
 800633e:	089b      	lsrs	r3, r3, #2
 8006340:	3302      	adds	r3, #2
 8006342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	f003 0303 	and.w	r3, r3, #3
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	220f      	movs	r2, #15
 8006352:	fa02 f303 	lsl.w	r3, r2, r3
 8006356:	43db      	mvns	r3, r3
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	4013      	ands	r3, r2
 800635c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a52      	ldr	r2, [pc, #328]	@ (80064ac <HAL_GPIO_Init+0x314>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d02b      	beq.n	80063be <HAL_GPIO_Init+0x226>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a51      	ldr	r2, [pc, #324]	@ (80064b0 <HAL_GPIO_Init+0x318>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d025      	beq.n	80063ba <HAL_GPIO_Init+0x222>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a50      	ldr	r2, [pc, #320]	@ (80064b4 <HAL_GPIO_Init+0x31c>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d01f      	beq.n	80063b6 <HAL_GPIO_Init+0x21e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a4f      	ldr	r2, [pc, #316]	@ (80064b8 <HAL_GPIO_Init+0x320>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d019      	beq.n	80063b2 <HAL_GPIO_Init+0x21a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	4a4e      	ldr	r2, [pc, #312]	@ (80064bc <HAL_GPIO_Init+0x324>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d013      	beq.n	80063ae <HAL_GPIO_Init+0x216>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a4d      	ldr	r2, [pc, #308]	@ (80064c0 <HAL_GPIO_Init+0x328>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d00d      	beq.n	80063aa <HAL_GPIO_Init+0x212>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a4c      	ldr	r2, [pc, #304]	@ (80064c4 <HAL_GPIO_Init+0x32c>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d007      	beq.n	80063a6 <HAL_GPIO_Init+0x20e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a4b      	ldr	r2, [pc, #300]	@ (80064c8 <HAL_GPIO_Init+0x330>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d101      	bne.n	80063a2 <HAL_GPIO_Init+0x20a>
 800639e:	2307      	movs	r3, #7
 80063a0:	e00e      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063a2:	2308      	movs	r3, #8
 80063a4:	e00c      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063a6:	2306      	movs	r3, #6
 80063a8:	e00a      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063aa:	2305      	movs	r3, #5
 80063ac:	e008      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063ae:	2304      	movs	r3, #4
 80063b0:	e006      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063b2:	2303      	movs	r3, #3
 80063b4:	e004      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063b6:	2302      	movs	r3, #2
 80063b8:	e002      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <HAL_GPIO_Init+0x228>
 80063be:	2300      	movs	r3, #0
 80063c0:	69fa      	ldr	r2, [r7, #28]
 80063c2:	f002 0203 	and.w	r2, r2, #3
 80063c6:	0092      	lsls	r2, r2, #2
 80063c8:	4093      	lsls	r3, r2
 80063ca:	69ba      	ldr	r2, [r7, #24]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063d0:	4935      	ldr	r1, [pc, #212]	@ (80064a8 <HAL_GPIO_Init+0x310>)
 80063d2:	69fb      	ldr	r3, [r7, #28]
 80063d4:	089b      	lsrs	r3, r3, #2
 80063d6:	3302      	adds	r3, #2
 80063d8:	69ba      	ldr	r2, [r7, #24]
 80063da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80063de:	4b3b      	ldr	r3, [pc, #236]	@ (80064cc <HAL_GPIO_Init+0x334>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	43db      	mvns	r3, r3
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	4013      	ands	r3, r2
 80063ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80063fa:	69ba      	ldr	r2, [r7, #24]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	4313      	orrs	r3, r2
 8006400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006402:	4a32      	ldr	r2, [pc, #200]	@ (80064cc <HAL_GPIO_Init+0x334>)
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006408:	4b30      	ldr	r3, [pc, #192]	@ (80064cc <HAL_GPIO_Init+0x334>)
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	43db      	mvns	r3, r3
 8006412:	69ba      	ldr	r2, [r7, #24]
 8006414:	4013      	ands	r3, r2
 8006416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006424:	69ba      	ldr	r2, [r7, #24]
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800642c:	4a27      	ldr	r2, [pc, #156]	@ (80064cc <HAL_GPIO_Init+0x334>)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006432:	4b26      	ldr	r3, [pc, #152]	@ (80064cc <HAL_GPIO_Init+0x334>)
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	43db      	mvns	r3, r3
 800643c:	69ba      	ldr	r2, [r7, #24]
 800643e:	4013      	ands	r3, r2
 8006440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d003      	beq.n	8006456 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800644e:	69ba      	ldr	r2, [r7, #24]
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	4313      	orrs	r3, r2
 8006454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006456:	4a1d      	ldr	r2, [pc, #116]	@ (80064cc <HAL_GPIO_Init+0x334>)
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800645c:	4b1b      	ldr	r3, [pc, #108]	@ (80064cc <HAL_GPIO_Init+0x334>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	43db      	mvns	r3, r3
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	4013      	ands	r3, r2
 800646a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006480:	4a12      	ldr	r2, [pc, #72]	@ (80064cc <HAL_GPIO_Init+0x334>)
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	3301      	adds	r3, #1
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	2b0f      	cmp	r3, #15
 8006490:	f67f ae90 	bls.w	80061b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006494:	bf00      	nop
 8006496:	bf00      	nop
 8006498:	3724      	adds	r7, #36	@ 0x24
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr
 80064a2:	bf00      	nop
 80064a4:	40023800 	.word	0x40023800
 80064a8:	40013800 	.word	0x40013800
 80064ac:	40020000 	.word	0x40020000
 80064b0:	40020400 	.word	0x40020400
 80064b4:	40020800 	.word	0x40020800
 80064b8:	40020c00 	.word	0x40020c00
 80064bc:	40021000 	.word	0x40021000
 80064c0:	40021400 	.word	0x40021400
 80064c4:	40021800 	.word	0x40021800
 80064c8:	40021c00 	.word	0x40021c00
 80064cc:	40013c00 	.word	0x40013c00

080064d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064da:	2300      	movs	r3, #0
 80064dc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064e6:	2300      	movs	r3, #0
 80064e8:	617b      	str	r3, [r7, #20]
 80064ea:	e0cd      	b.n	8006688 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064ec:	2201      	movs	r2, #1
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80064f6:	683a      	ldr	r2, [r7, #0]
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	4013      	ands	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	429a      	cmp	r2, r3
 8006504:	f040 80bd 	bne.w	8006682 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006508:	4a65      	ldr	r2, [pc, #404]	@ (80066a0 <HAL_GPIO_DeInit+0x1d0>)
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	089b      	lsrs	r3, r3, #2
 800650e:	3302      	adds	r3, #2
 8006510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006514:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	f003 0303 	and.w	r3, r3, #3
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	220f      	movs	r2, #15
 8006520:	fa02 f303 	lsl.w	r3, r2, r3
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	4013      	ands	r3, r2
 8006528:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a5d      	ldr	r2, [pc, #372]	@ (80066a4 <HAL_GPIO_DeInit+0x1d4>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d02b      	beq.n	800658a <HAL_GPIO_DeInit+0xba>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a5c      	ldr	r2, [pc, #368]	@ (80066a8 <HAL_GPIO_DeInit+0x1d8>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d025      	beq.n	8006586 <HAL_GPIO_DeInit+0xb6>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a5b      	ldr	r2, [pc, #364]	@ (80066ac <HAL_GPIO_DeInit+0x1dc>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d01f      	beq.n	8006582 <HAL_GPIO_DeInit+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a5a      	ldr	r2, [pc, #360]	@ (80066b0 <HAL_GPIO_DeInit+0x1e0>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d019      	beq.n	800657e <HAL_GPIO_DeInit+0xae>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a59      	ldr	r2, [pc, #356]	@ (80066b4 <HAL_GPIO_DeInit+0x1e4>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d013      	beq.n	800657a <HAL_GPIO_DeInit+0xaa>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a58      	ldr	r2, [pc, #352]	@ (80066b8 <HAL_GPIO_DeInit+0x1e8>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00d      	beq.n	8006576 <HAL_GPIO_DeInit+0xa6>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a57      	ldr	r2, [pc, #348]	@ (80066bc <HAL_GPIO_DeInit+0x1ec>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d007      	beq.n	8006572 <HAL_GPIO_DeInit+0xa2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a56      	ldr	r2, [pc, #344]	@ (80066c0 <HAL_GPIO_DeInit+0x1f0>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d101      	bne.n	800656e <HAL_GPIO_DeInit+0x9e>
 800656a:	2307      	movs	r3, #7
 800656c:	e00e      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 800656e:	2308      	movs	r3, #8
 8006570:	e00c      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 8006572:	2306      	movs	r3, #6
 8006574:	e00a      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 8006576:	2305      	movs	r3, #5
 8006578:	e008      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 800657a:	2304      	movs	r3, #4
 800657c:	e006      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 800657e:	2303      	movs	r3, #3
 8006580:	e004      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 8006582:	2302      	movs	r3, #2
 8006584:	e002      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <HAL_GPIO_DeInit+0xbc>
 800658a:	2300      	movs	r3, #0
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	f002 0203 	and.w	r2, r2, #3
 8006592:	0092      	lsls	r2, r2, #2
 8006594:	4093      	lsls	r3, r2
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	429a      	cmp	r2, r3
 800659a:	d132      	bne.n	8006602 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800659c:	4b49      	ldr	r3, [pc, #292]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	43db      	mvns	r3, r3
 80065a4:	4947      	ldr	r1, [pc, #284]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065a6:	4013      	ands	r3, r2
 80065a8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80065aa:	4b46      	ldr	r3, [pc, #280]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065ac:	685a      	ldr	r2, [r3, #4]
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	43db      	mvns	r3, r3
 80065b2:	4944      	ldr	r1, [pc, #272]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065b4:	4013      	ands	r3, r2
 80065b6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80065b8:	4b42      	ldr	r3, [pc, #264]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	43db      	mvns	r3, r3
 80065c0:	4940      	ldr	r1, [pc, #256]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065c2:	4013      	ands	r3, r2
 80065c4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80065c6:	4b3f      	ldr	r3, [pc, #252]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065c8:	689a      	ldr	r2, [r3, #8]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	43db      	mvns	r3, r3
 80065ce:	493d      	ldr	r1, [pc, #244]	@ (80066c4 <HAL_GPIO_DeInit+0x1f4>)
 80065d0:	4013      	ands	r3, r2
 80065d2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f003 0303 	and.w	r3, r3, #3
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	220f      	movs	r2, #15
 80065de:	fa02 f303 	lsl.w	r3, r2, r3
 80065e2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80065e4:	4a2e      	ldr	r2, [pc, #184]	@ (80066a0 <HAL_GPIO_DeInit+0x1d0>)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	089b      	lsrs	r3, r3, #2
 80065ea:	3302      	adds	r3, #2
 80065ec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	43da      	mvns	r2, r3
 80065f4:	482a      	ldr	r0, [pc, #168]	@ (80066a0 <HAL_GPIO_DeInit+0x1d0>)
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	089b      	lsrs	r3, r3, #2
 80065fa:	400a      	ands	r2, r1
 80065fc:	3302      	adds	r3, #2
 80065fe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	005b      	lsls	r3, r3, #1
 800660a:	2103      	movs	r1, #3
 800660c:	fa01 f303 	lsl.w	r3, r1, r3
 8006610:	43db      	mvns	r3, r3
 8006612:	401a      	ands	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	08da      	lsrs	r2, r3, #3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3208      	adds	r2, #8
 8006620:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f003 0307 	and.w	r3, r3, #7
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	220f      	movs	r2, #15
 800662e:	fa02 f303 	lsl.w	r3, r2, r3
 8006632:	43db      	mvns	r3, r3
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	08d2      	lsrs	r2, r2, #3
 8006638:	4019      	ands	r1, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	3208      	adds	r2, #8
 800663e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	2103      	movs	r1, #3
 800664c:	fa01 f303 	lsl.w	r3, r1, r3
 8006650:	43db      	mvns	r3, r3
 8006652:	401a      	ands	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685a      	ldr	r2, [r3, #4]
 800665c:	2101      	movs	r1, #1
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	fa01 f303 	lsl.w	r3, r1, r3
 8006664:	43db      	mvns	r3, r3
 8006666:	401a      	ands	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689a      	ldr	r2, [r3, #8]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	005b      	lsls	r3, r3, #1
 8006674:	2103      	movs	r1, #3
 8006676:	fa01 f303 	lsl.w	r3, r1, r3
 800667a:	43db      	mvns	r3, r3
 800667c:	401a      	ands	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	3301      	adds	r3, #1
 8006686:	617b      	str	r3, [r7, #20]
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	2b0f      	cmp	r3, #15
 800668c:	f67f af2e 	bls.w	80064ec <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006690:	bf00      	nop
 8006692:	bf00      	nop
 8006694:	371c      	adds	r7, #28
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	40013800 	.word	0x40013800
 80066a4:	40020000 	.word	0x40020000
 80066a8:	40020400 	.word	0x40020400
 80066ac:	40020800 	.word	0x40020800
 80066b0:	40020c00 	.word	0x40020c00
 80066b4:	40021000 	.word	0x40021000
 80066b8:	40021400 	.word	0x40021400
 80066bc:	40021800 	.word	0x40021800
 80066c0:	40021c00 	.word	0x40021c00
 80066c4:	40013c00 	.word	0x40013c00

080066c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	807b      	strh	r3, [r7, #2]
 80066d4:	4613      	mov	r3, r2
 80066d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066d8:	787b      	ldrb	r3, [r7, #1]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066de:	887a      	ldrh	r2, [r7, #2]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066e4:	e003      	b.n	80066ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066e6:	887b      	ldrh	r3, [r7, #2]
 80066e8:	041a      	lsls	r2, r3, #16
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	619a      	str	r2, [r3, #24]
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d101      	bne.n	800670e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e267      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d075      	beq.n	8006806 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800671a:	4b88      	ldr	r3, [pc, #544]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 030c 	and.w	r3, r3, #12
 8006722:	2b04      	cmp	r3, #4
 8006724:	d00c      	beq.n	8006740 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006726:	4b85      	ldr	r3, [pc, #532]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800672e:	2b08      	cmp	r3, #8
 8006730:	d112      	bne.n	8006758 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006732:	4b82      	ldr	r3, [pc, #520]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800673a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800673e:	d10b      	bne.n	8006758 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006740:	4b7e      	ldr	r3, [pc, #504]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d05b      	beq.n	8006804 <HAL_RCC_OscConfig+0x108>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d157      	bne.n	8006804 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e242      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006760:	d106      	bne.n	8006770 <HAL_RCC_OscConfig+0x74>
 8006762:	4b76      	ldr	r3, [pc, #472]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a75      	ldr	r2, [pc, #468]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800676c:	6013      	str	r3, [r2, #0]
 800676e:	e01d      	b.n	80067ac <HAL_RCC_OscConfig+0xb0>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006778:	d10c      	bne.n	8006794 <HAL_RCC_OscConfig+0x98>
 800677a:	4b70      	ldr	r3, [pc, #448]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a6f      	ldr	r2, [pc, #444]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006780:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006784:	6013      	str	r3, [r2, #0]
 8006786:	4b6d      	ldr	r3, [pc, #436]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a6c      	ldr	r2, [pc, #432]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800678c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006790:	6013      	str	r3, [r2, #0]
 8006792:	e00b      	b.n	80067ac <HAL_RCC_OscConfig+0xb0>
 8006794:	4b69      	ldr	r3, [pc, #420]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a68      	ldr	r2, [pc, #416]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800679a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800679e:	6013      	str	r3, [r2, #0]
 80067a0:	4b66      	ldr	r3, [pc, #408]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a65      	ldr	r2, [pc, #404]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80067a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d013      	beq.n	80067dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067b4:	f7fe fc98 	bl	80050e8 <HAL_GetTick>
 80067b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ba:	e008      	b.n	80067ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067bc:	f7fe fc94 	bl	80050e8 <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	2b64      	cmp	r3, #100	@ 0x64
 80067c8:	d901      	bls.n	80067ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e207      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ce:	4b5b      	ldr	r3, [pc, #364]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d0f0      	beq.n	80067bc <HAL_RCC_OscConfig+0xc0>
 80067da:	e014      	b.n	8006806 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067dc:	f7fe fc84 	bl	80050e8 <HAL_GetTick>
 80067e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067e2:	e008      	b.n	80067f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067e4:	f7fe fc80 	bl	80050e8 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	2b64      	cmp	r3, #100	@ 0x64
 80067f0:	d901      	bls.n	80067f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e1f3      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067f6:	4b51      	ldr	r3, [pc, #324]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f0      	bne.n	80067e4 <HAL_RCC_OscConfig+0xe8>
 8006802:	e000      	b.n	8006806 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006804:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0302 	and.w	r3, r3, #2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d063      	beq.n	80068da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006812:	4b4a      	ldr	r3, [pc, #296]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	f003 030c 	and.w	r3, r3, #12
 800681a:	2b00      	cmp	r3, #0
 800681c:	d00b      	beq.n	8006836 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800681e:	4b47      	ldr	r3, [pc, #284]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006826:	2b08      	cmp	r3, #8
 8006828:	d11c      	bne.n	8006864 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800682a:	4b44      	ldr	r3, [pc, #272]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d116      	bne.n	8006864 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006836:	4b41      	ldr	r3, [pc, #260]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d005      	beq.n	800684e <HAL_RCC_OscConfig+0x152>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	2b01      	cmp	r3, #1
 8006848:	d001      	beq.n	800684e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e1c7      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800684e:	4b3b      	ldr	r3, [pc, #236]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	4937      	ldr	r1, [pc, #220]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800685e:	4313      	orrs	r3, r2
 8006860:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006862:	e03a      	b.n	80068da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d020      	beq.n	80068ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800686c:	4b34      	ldr	r3, [pc, #208]	@ (8006940 <HAL_RCC_OscConfig+0x244>)
 800686e:	2201      	movs	r2, #1
 8006870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006872:	f7fe fc39 	bl	80050e8 <HAL_GetTick>
 8006876:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006878:	e008      	b.n	800688c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800687a:	f7fe fc35 	bl	80050e8 <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	2b02      	cmp	r3, #2
 8006886:	d901      	bls.n	800688c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e1a8      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800688c:	4b2b      	ldr	r3, [pc, #172]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0302 	and.w	r3, r3, #2
 8006894:	2b00      	cmp	r3, #0
 8006896:	d0f0      	beq.n	800687a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006898:	4b28      	ldr	r3, [pc, #160]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	00db      	lsls	r3, r3, #3
 80068a6:	4925      	ldr	r1, [pc, #148]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80068a8:	4313      	orrs	r3, r2
 80068aa:	600b      	str	r3, [r1, #0]
 80068ac:	e015      	b.n	80068da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068ae:	4b24      	ldr	r3, [pc, #144]	@ (8006940 <HAL_RCC_OscConfig+0x244>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b4:	f7fe fc18 	bl	80050e8 <HAL_GetTick>
 80068b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ba:	e008      	b.n	80068ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068bc:	f7fe fc14 	bl	80050e8 <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d901      	bls.n	80068ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e187      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ce:	4b1b      	ldr	r3, [pc, #108]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1f0      	bne.n	80068bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0308 	and.w	r3, r3, #8
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d036      	beq.n	8006954 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d016      	beq.n	800691c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80068ee:	4b15      	ldr	r3, [pc, #84]	@ (8006944 <HAL_RCC_OscConfig+0x248>)
 80068f0:	2201      	movs	r2, #1
 80068f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f4:	f7fe fbf8 	bl	80050e8 <HAL_GetTick>
 80068f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068fa:	e008      	b.n	800690e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80068fc:	f7fe fbf4 	bl	80050e8 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e167      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800690e:	4b0b      	ldr	r3, [pc, #44]	@ (800693c <HAL_RCC_OscConfig+0x240>)
 8006910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0f0      	beq.n	80068fc <HAL_RCC_OscConfig+0x200>
 800691a:	e01b      	b.n	8006954 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800691c:	4b09      	ldr	r3, [pc, #36]	@ (8006944 <HAL_RCC_OscConfig+0x248>)
 800691e:	2200      	movs	r2, #0
 8006920:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006922:	f7fe fbe1 	bl	80050e8 <HAL_GetTick>
 8006926:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006928:	e00e      	b.n	8006948 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800692a:	f7fe fbdd 	bl	80050e8 <HAL_GetTick>
 800692e:	4602      	mov	r2, r0
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	2b02      	cmp	r3, #2
 8006936:	d907      	bls.n	8006948 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006938:	2303      	movs	r3, #3
 800693a:	e150      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
 800693c:	40023800 	.word	0x40023800
 8006940:	42470000 	.word	0x42470000
 8006944:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006948:	4b88      	ldr	r3, [pc, #544]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 800694a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1ea      	bne.n	800692a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0304 	and.w	r3, r3, #4
 800695c:	2b00      	cmp	r3, #0
 800695e:	f000 8097 	beq.w	8006a90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006962:	2300      	movs	r3, #0
 8006964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006966:	4b81      	ldr	r3, [pc, #516]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10f      	bne.n	8006992 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006972:	2300      	movs	r3, #0
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	4b7d      	ldr	r3, [pc, #500]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697a:	4a7c      	ldr	r2, [pc, #496]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 800697c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006980:	6413      	str	r3, [r2, #64]	@ 0x40
 8006982:	4b7a      	ldr	r3, [pc, #488]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800698a:	60bb      	str	r3, [r7, #8]
 800698c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800698e:	2301      	movs	r3, #1
 8006990:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006992:	4b77      	ldr	r3, [pc, #476]	@ (8006b70 <HAL_RCC_OscConfig+0x474>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800699a:	2b00      	cmp	r3, #0
 800699c:	d118      	bne.n	80069d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800699e:	4b74      	ldr	r3, [pc, #464]	@ (8006b70 <HAL_RCC_OscConfig+0x474>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a73      	ldr	r2, [pc, #460]	@ (8006b70 <HAL_RCC_OscConfig+0x474>)
 80069a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069aa:	f7fe fb9d 	bl	80050e8 <HAL_GetTick>
 80069ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b0:	e008      	b.n	80069c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069b2:	f7fe fb99 	bl	80050e8 <HAL_GetTick>
 80069b6:	4602      	mov	r2, r0
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d901      	bls.n	80069c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e10c      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069c4:	4b6a      	ldr	r3, [pc, #424]	@ (8006b70 <HAL_RCC_OscConfig+0x474>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0f0      	beq.n	80069b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d106      	bne.n	80069e6 <HAL_RCC_OscConfig+0x2ea>
 80069d8:	4b64      	ldr	r3, [pc, #400]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 80069da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069dc:	4a63      	ldr	r2, [pc, #396]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 80069de:	f043 0301 	orr.w	r3, r3, #1
 80069e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80069e4:	e01c      	b.n	8006a20 <HAL_RCC_OscConfig+0x324>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	2b05      	cmp	r3, #5
 80069ec:	d10c      	bne.n	8006a08 <HAL_RCC_OscConfig+0x30c>
 80069ee:	4b5f      	ldr	r3, [pc, #380]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 80069f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f2:	4a5e      	ldr	r2, [pc, #376]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 80069f4:	f043 0304 	orr.w	r3, r3, #4
 80069f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80069fa:	4b5c      	ldr	r3, [pc, #368]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 80069fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069fe:	4a5b      	ldr	r2, [pc, #364]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a06:	e00b      	b.n	8006a20 <HAL_RCC_OscConfig+0x324>
 8006a08:	4b58      	ldr	r3, [pc, #352]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0c:	4a57      	ldr	r2, [pc, #348]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a0e:	f023 0301 	bic.w	r3, r3, #1
 8006a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a14:	4b55      	ldr	r3, [pc, #340]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a18:	4a54      	ldr	r2, [pc, #336]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a1a:	f023 0304 	bic.w	r3, r3, #4
 8006a1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d015      	beq.n	8006a54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a28:	f7fe fb5e 	bl	80050e8 <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a2e:	e00a      	b.n	8006a46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a30:	f7fe fb5a 	bl	80050e8 <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d901      	bls.n	8006a46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e0cb      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a46:	4b49      	ldr	r3, [pc, #292]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d0ee      	beq.n	8006a30 <HAL_RCC_OscConfig+0x334>
 8006a52:	e014      	b.n	8006a7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a54:	f7fe fb48 	bl	80050e8 <HAL_GetTick>
 8006a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a5a:	e00a      	b.n	8006a72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a5c:	f7fe fb44 	bl	80050e8 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e0b5      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a72:	4b3e      	ldr	r3, [pc, #248]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1ee      	bne.n	8006a5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d105      	bne.n	8006a90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a84:	4b39      	ldr	r3, [pc, #228]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a88:	4a38      	ldr	r2, [pc, #224]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 80a1 	beq.w	8006bdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a9a:	4b34      	ldr	r3, [pc, #208]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f003 030c 	and.w	r3, r3, #12
 8006aa2:	2b08      	cmp	r3, #8
 8006aa4:	d05c      	beq.n	8006b60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d141      	bne.n	8006b32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aae:	4b31      	ldr	r3, [pc, #196]	@ (8006b74 <HAL_RCC_OscConfig+0x478>)
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ab4:	f7fe fb18 	bl	80050e8 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006abc:	f7fe fb14 	bl	80050e8 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e087      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ace:	4b27      	ldr	r3, [pc, #156]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	69da      	ldr	r2, [r3, #28]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae8:	019b      	lsls	r3, r3, #6
 8006aea:	431a      	orrs	r2, r3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af0:	085b      	lsrs	r3, r3, #1
 8006af2:	3b01      	subs	r3, #1
 8006af4:	041b      	lsls	r3, r3, #16
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afc:	061b      	lsls	r3, r3, #24
 8006afe:	491b      	ldr	r1, [pc, #108]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b04:	4b1b      	ldr	r3, [pc, #108]	@ (8006b74 <HAL_RCC_OscConfig+0x478>)
 8006b06:	2201      	movs	r2, #1
 8006b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0a:	f7fe faed 	bl	80050e8 <HAL_GetTick>
 8006b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b10:	e008      	b.n	8006b24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b12:	f7fe fae9 	bl	80050e8 <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d901      	bls.n	8006b24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b20:	2303      	movs	r3, #3
 8006b22:	e05c      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b24:	4b11      	ldr	r3, [pc, #68]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d0f0      	beq.n	8006b12 <HAL_RCC_OscConfig+0x416>
 8006b30:	e054      	b.n	8006bdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b32:	4b10      	ldr	r3, [pc, #64]	@ (8006b74 <HAL_RCC_OscConfig+0x478>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b38:	f7fe fad6 	bl	80050e8 <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b3e:	e008      	b.n	8006b52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b40:	f7fe fad2 	bl	80050e8 <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d901      	bls.n	8006b52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e045      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b52:	4b06      	ldr	r3, [pc, #24]	@ (8006b6c <HAL_RCC_OscConfig+0x470>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1f0      	bne.n	8006b40 <HAL_RCC_OscConfig+0x444>
 8006b5e:	e03d      	b.n	8006bdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d107      	bne.n	8006b78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e038      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	40007000 	.word	0x40007000
 8006b74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b78:	4b1b      	ldr	r3, [pc, #108]	@ (8006be8 <HAL_RCC_OscConfig+0x4ec>)
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d028      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d121      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d11a      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ba8:	4013      	ands	r3, r2
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d111      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbe:	085b      	lsrs	r3, r3, #1
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d107      	bne.n	8006bd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d001      	beq.n	8006bdc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e000      	b.n	8006bde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3718      	adds	r7, #24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	40023800 	.word	0x40023800

08006bec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e0cc      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c00:	4b68      	ldr	r3, [pc, #416]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0307 	and.w	r3, r3, #7
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d90c      	bls.n	8006c28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c0e:	4b65      	ldr	r3, [pc, #404]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	b2d2      	uxtb	r2, r2
 8006c14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c16:	4b63      	ldr	r3, [pc, #396]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d001      	beq.n	8006c28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e0b8      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0302 	and.w	r3, r3, #2
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d020      	beq.n	8006c76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0304 	and.w	r3, r3, #4
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d005      	beq.n	8006c4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c40:	4b59      	ldr	r3, [pc, #356]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	4a58      	ldr	r2, [pc, #352]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 0308 	and.w	r3, r3, #8
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d005      	beq.n	8006c64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c58:	4b53      	ldr	r3, [pc, #332]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	4a52      	ldr	r2, [pc, #328]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c64:	4b50      	ldr	r3, [pc, #320]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	494d      	ldr	r1, [pc, #308]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d044      	beq.n	8006d0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d107      	bne.n	8006c9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c8a:	4b47      	ldr	r3, [pc, #284]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d119      	bne.n	8006cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e07f      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d003      	beq.n	8006caa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ca6:	2b03      	cmp	r3, #3
 8006ca8:	d107      	bne.n	8006cba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006caa:	4b3f      	ldr	r3, [pc, #252]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e06f      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cba:	4b3b      	ldr	r3, [pc, #236]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e067      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cca:	4b37      	ldr	r3, [pc, #220]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f023 0203 	bic.w	r2, r3, #3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	4934      	ldr	r1, [pc, #208]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cdc:	f7fe fa04 	bl	80050e8 <HAL_GetTick>
 8006ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ce2:	e00a      	b.n	8006cfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ce4:	f7fe fa00 	bl	80050e8 <HAL_GetTick>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e04f      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f003 020c 	and.w	r2, r3, #12
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d1eb      	bne.n	8006ce4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d0c:	4b25      	ldr	r3, [pc, #148]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0307 	and.w	r3, r3, #7
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d20c      	bcs.n	8006d34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d1a:	4b22      	ldr	r3, [pc, #136]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d1c:	683a      	ldr	r2, [r7, #0]
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d22:	4b20      	ldr	r3, [pc, #128]	@ (8006da4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0307 	and.w	r3, r3, #7
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d001      	beq.n	8006d34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e032      	b.n	8006d9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0304 	and.w	r3, r3, #4
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d008      	beq.n	8006d52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d40:	4b19      	ldr	r3, [pc, #100]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	4916      	ldr	r1, [pc, #88]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0308 	and.w	r3, r3, #8
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d009      	beq.n	8006d72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d5e:	4b12      	ldr	r3, [pc, #72]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	691b      	ldr	r3, [r3, #16]
 8006d6a:	00db      	lsls	r3, r3, #3
 8006d6c:	490e      	ldr	r1, [pc, #56]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006d72:	f000 f821 	bl	8006db8 <HAL_RCC_GetSysClockFreq>
 8006d76:	4602      	mov	r2, r0
 8006d78:	4b0b      	ldr	r3, [pc, #44]	@ (8006da8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	091b      	lsrs	r3, r3, #4
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	490a      	ldr	r1, [pc, #40]	@ (8006dac <HAL_RCC_ClockConfig+0x1c0>)
 8006d84:	5ccb      	ldrb	r3, [r1, r3]
 8006d86:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8a:	4a09      	ldr	r2, [pc, #36]	@ (8006db0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006d8e:	4b09      	ldr	r3, [pc, #36]	@ (8006db4 <HAL_RCC_ClockConfig+0x1c8>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fd fda4 	bl	80048e0 <HAL_InitTick>

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	40023c00 	.word	0x40023c00
 8006da8:	40023800 	.word	0x40023800
 8006dac:	0800f314 	.word	0x0800f314
 8006db0:	20000010 	.word	0x20000010
 8006db4:	20000014 	.word	0x20000014

08006db8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dbc:	b090      	sub	sp, #64	@ 0x40
 8006dbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dc8:	2300      	movs	r3, #0
 8006dca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006dd0:	4b59      	ldr	r3, [pc, #356]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	f003 030c 	and.w	r3, r3, #12
 8006dd8:	2b08      	cmp	r3, #8
 8006dda:	d00d      	beq.n	8006df8 <HAL_RCC_GetSysClockFreq+0x40>
 8006ddc:	2b08      	cmp	r3, #8
 8006dde:	f200 80a1 	bhi.w	8006f24 <HAL_RCC_GetSysClockFreq+0x16c>
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d002      	beq.n	8006dec <HAL_RCC_GetSysClockFreq+0x34>
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d003      	beq.n	8006df2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006dea:	e09b      	b.n	8006f24 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006dec:	4b53      	ldr	r3, [pc, #332]	@ (8006f3c <HAL_RCC_GetSysClockFreq+0x184>)
 8006dee:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006df0:	e09b      	b.n	8006f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006df2:	4b53      	ldr	r3, [pc, #332]	@ (8006f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8006df4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006df6:	e098      	b.n	8006f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006df8:	4b4f      	ldr	r3, [pc, #316]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e00:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e02:	4b4d      	ldr	r3, [pc, #308]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d028      	beq.n	8006e60 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e0e:	4b4a      	ldr	r3, [pc, #296]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	099b      	lsrs	r3, r3, #6
 8006e14:	2200      	movs	r2, #0
 8006e16:	623b      	str	r3, [r7, #32]
 8006e18:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e1a:	6a3b      	ldr	r3, [r7, #32]
 8006e1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006e20:	2100      	movs	r1, #0
 8006e22:	4b47      	ldr	r3, [pc, #284]	@ (8006f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e24:	fb03 f201 	mul.w	r2, r3, r1
 8006e28:	2300      	movs	r3, #0
 8006e2a:	fb00 f303 	mul.w	r3, r0, r3
 8006e2e:	4413      	add	r3, r2
 8006e30:	4a43      	ldr	r2, [pc, #268]	@ (8006f40 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e32:	fba0 1202 	umull	r1, r2, r0, r2
 8006e36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e38:	460a      	mov	r2, r1
 8006e3a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e3e:	4413      	add	r3, r2
 8006e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e44:	2200      	movs	r2, #0
 8006e46:	61bb      	str	r3, [r7, #24]
 8006e48:	61fa      	str	r2, [r7, #28]
 8006e4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e52:	f7f9 ff29 	bl	8000ca8 <__aeabi_uldivmod>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	4613      	mov	r3, r2
 8006e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e5e:	e053      	b.n	8006f08 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e60:	4b35      	ldr	r3, [pc, #212]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	099b      	lsrs	r3, r3, #6
 8006e66:	2200      	movs	r2, #0
 8006e68:	613b      	str	r3, [r7, #16]
 8006e6a:	617a      	str	r2, [r7, #20]
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006e72:	f04f 0b00 	mov.w	fp, #0
 8006e76:	4652      	mov	r2, sl
 8006e78:	465b      	mov	r3, fp
 8006e7a:	f04f 0000 	mov.w	r0, #0
 8006e7e:	f04f 0100 	mov.w	r1, #0
 8006e82:	0159      	lsls	r1, r3, #5
 8006e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e88:	0150      	lsls	r0, r2, #5
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	ebb2 080a 	subs.w	r8, r2, sl
 8006e92:	eb63 090b 	sbc.w	r9, r3, fp
 8006e96:	f04f 0200 	mov.w	r2, #0
 8006e9a:	f04f 0300 	mov.w	r3, #0
 8006e9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006ea2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006ea6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006eaa:	ebb2 0408 	subs.w	r4, r2, r8
 8006eae:	eb63 0509 	sbc.w	r5, r3, r9
 8006eb2:	f04f 0200 	mov.w	r2, #0
 8006eb6:	f04f 0300 	mov.w	r3, #0
 8006eba:	00eb      	lsls	r3, r5, #3
 8006ebc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ec0:	00e2      	lsls	r2, r4, #3
 8006ec2:	4614      	mov	r4, r2
 8006ec4:	461d      	mov	r5, r3
 8006ec6:	eb14 030a 	adds.w	r3, r4, sl
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	eb45 030b 	adc.w	r3, r5, fp
 8006ed0:	607b      	str	r3, [r7, #4]
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ede:	4629      	mov	r1, r5
 8006ee0:	028b      	lsls	r3, r1, #10
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ee8:	4621      	mov	r1, r4
 8006eea:	028a      	lsls	r2, r1, #10
 8006eec:	4610      	mov	r0, r2
 8006eee:	4619      	mov	r1, r3
 8006ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	60bb      	str	r3, [r7, #8]
 8006ef6:	60fa      	str	r2, [r7, #12]
 8006ef8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006efc:	f7f9 fed4 	bl	8000ca8 <__aeabi_uldivmod>
 8006f00:	4602      	mov	r2, r0
 8006f02:	460b      	mov	r3, r1
 8006f04:	4613      	mov	r3, r2
 8006f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006f08:	4b0b      	ldr	r3, [pc, #44]	@ (8006f38 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	0c1b      	lsrs	r3, r3, #16
 8006f0e:	f003 0303 	and.w	r3, r3, #3
 8006f12:	3301      	adds	r3, #1
 8006f14:	005b      	lsls	r3, r3, #1
 8006f16:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006f18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f20:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f22:	e002      	b.n	8006f2a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f24:	4b05      	ldr	r3, [pc, #20]	@ (8006f3c <HAL_RCC_GetSysClockFreq+0x184>)
 8006f26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3740      	adds	r7, #64	@ 0x40
 8006f30:	46bd      	mov	sp, r7
 8006f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f36:	bf00      	nop
 8006f38:	40023800 	.word	0x40023800
 8006f3c:	00f42400 	.word	0x00f42400
 8006f40:	017d7840 	.word	0x017d7840

08006f44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f44:	b480      	push	{r7}
 8006f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f48:	4b03      	ldr	r3, [pc, #12]	@ (8006f58 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	20000010 	.word	0x20000010

08006f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006f60:	f7ff fff0 	bl	8006f44 <HAL_RCC_GetHCLKFreq>
 8006f64:	4602      	mov	r2, r0
 8006f66:	4b05      	ldr	r3, [pc, #20]	@ (8006f7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	0a9b      	lsrs	r3, r3, #10
 8006f6c:	f003 0307 	and.w	r3, r3, #7
 8006f70:	4903      	ldr	r1, [pc, #12]	@ (8006f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f72:	5ccb      	ldrb	r3, [r1, r3]
 8006f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	40023800 	.word	0x40023800
 8006f80:	0800f324 	.word	0x0800f324

08006f84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006f88:	f7ff ffdc 	bl	8006f44 <HAL_RCC_GetHCLKFreq>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	0b5b      	lsrs	r3, r3, #13
 8006f94:	f003 0307 	and.w	r3, r3, #7
 8006f98:	4903      	ldr	r1, [pc, #12]	@ (8006fa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f9a:	5ccb      	ldrb	r3, [r1, r3]
 8006f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	40023800 	.word	0x40023800
 8006fa8:	0800f324 	.word	0x0800f324

08006fac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	220f      	movs	r2, #15
 8006fba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006fbc:	4b12      	ldr	r3, [pc, #72]	@ (8007008 <HAL_RCC_GetClockConfig+0x5c>)
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f003 0203 	and.w	r2, r3, #3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8007008 <HAL_RCC_GetClockConfig+0x5c>)
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <HAL_RCC_GetClockConfig+0x5c>)
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006fe0:	4b09      	ldr	r3, [pc, #36]	@ (8007008 <HAL_RCC_GetClockConfig+0x5c>)
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	08db      	lsrs	r3, r3, #3
 8006fe6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006fee:	4b07      	ldr	r3, [pc, #28]	@ (800700c <HAL_RCC_GetClockConfig+0x60>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0207 	and.w	r2, r3, #7
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	601a      	str	r2, [r3, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	40023800 	.word	0x40023800
 800700c:	40023c00 	.word	0x40023c00

08007010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b082      	sub	sp, #8
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e041      	b.n	80070a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d106      	bne.n	800703c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f7fd fe3c 	bl	8004cb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3304      	adds	r3, #4
 800704c:	4619      	mov	r1, r3
 800704e:	4610      	mov	r0, r2
 8007050:	f000 fa4e 	bl	80074f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3708      	adds	r7, #8
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
	...

080070b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d001      	beq.n	80070c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e046      	b.n	8007156 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a23      	ldr	r2, [pc, #140]	@ (8007164 <HAL_TIM_Base_Start+0xb4>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d022      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e2:	d01d      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a1f      	ldr	r2, [pc, #124]	@ (8007168 <HAL_TIM_Base_Start+0xb8>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d018      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a1e      	ldr	r2, [pc, #120]	@ (800716c <HAL_TIM_Base_Start+0xbc>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d013      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a1c      	ldr	r2, [pc, #112]	@ (8007170 <HAL_TIM_Base_Start+0xc0>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00e      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1b      	ldr	r2, [pc, #108]	@ (8007174 <HAL_TIM_Base_Start+0xc4>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d009      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a19      	ldr	r2, [pc, #100]	@ (8007178 <HAL_TIM_Base_Start+0xc8>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d004      	beq.n	8007120 <HAL_TIM_Base_Start+0x70>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a18      	ldr	r2, [pc, #96]	@ (800717c <HAL_TIM_Base_Start+0xcc>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d111      	bne.n	8007144 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b06      	cmp	r3, #6
 8007130:	d010      	beq.n	8007154 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f042 0201 	orr.w	r2, r2, #1
 8007140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007142:	e007      	b.n	8007154 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0201 	orr.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr
 8007162:	bf00      	nop
 8007164:	40010000 	.word	0x40010000
 8007168:	40000400 	.word	0x40000400
 800716c:	40000800 	.word	0x40000800
 8007170:	40000c00 	.word	0x40000c00
 8007174:	40010400 	.word	0x40010400
 8007178:	40014000 	.word	0x40014000
 800717c:	40001800 	.word	0x40001800

08007180 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800718e:	b2db      	uxtb	r3, r3
 8007190:	2b01      	cmp	r3, #1
 8007192:	d001      	beq.n	8007198 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e04e      	b.n	8007236 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2202      	movs	r2, #2
 800719c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68da      	ldr	r2, [r3, #12]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f042 0201 	orr.w	r2, r2, #1
 80071ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a23      	ldr	r2, [pc, #140]	@ (8007244 <HAL_TIM_Base_Start_IT+0xc4>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d022      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c2:	d01d      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a1f      	ldr	r2, [pc, #124]	@ (8007248 <HAL_TIM_Base_Start_IT+0xc8>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d018      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a1e      	ldr	r2, [pc, #120]	@ (800724c <HAL_TIM_Base_Start_IT+0xcc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d013      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1c      	ldr	r2, [pc, #112]	@ (8007250 <HAL_TIM_Base_Start_IT+0xd0>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d00e      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a1b      	ldr	r2, [pc, #108]	@ (8007254 <HAL_TIM_Base_Start_IT+0xd4>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d009      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a19      	ldr	r2, [pc, #100]	@ (8007258 <HAL_TIM_Base_Start_IT+0xd8>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d004      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x80>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a18      	ldr	r2, [pc, #96]	@ (800725c <HAL_TIM_Base_Start_IT+0xdc>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d111      	bne.n	8007224 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2b06      	cmp	r3, #6
 8007210:	d010      	beq.n	8007234 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f042 0201 	orr.w	r2, r2, #1
 8007220:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007222:	e007      	b.n	8007234 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f042 0201 	orr.w	r2, r2, #1
 8007232:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3714      	adds	r7, #20
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	40010000 	.word	0x40010000
 8007248:	40000400 	.word	0x40000400
 800724c:	40000800 	.word	0x40000800
 8007250:	40000c00 	.word	0x40000c00
 8007254:	40010400 	.word	0x40010400
 8007258:	40014000 	.word	0x40014000
 800725c:	40001800 	.word	0x40001800

08007260 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68da      	ldr	r2, [r3, #12]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0201 	bic.w	r2, r2, #1
 8007276:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	6a1a      	ldr	r2, [r3, #32]
 800727e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007282:	4013      	ands	r3, r2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10f      	bne.n	80072a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6a1a      	ldr	r2, [r3, #32]
 800728e:	f240 4344 	movw	r3, #1092	@ 0x444
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d107      	bne.n	80072a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0201 	bic.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d020      	beq.n	8007322 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01b      	beq.n	8007322 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f06f 0202 	mvn.w	r2, #2
 80072f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	2b00      	cmp	r3, #0
 8007306:	d003      	beq.n	8007310 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f8d2 	bl	80074b2 <HAL_TIM_IC_CaptureCallback>
 800730e:	e005      	b.n	800731c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f8c4 	bl	800749e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f8d5 	bl	80074c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f003 0304 	and.w	r3, r3, #4
 8007328:	2b00      	cmp	r3, #0
 800732a:	d020      	beq.n	800736e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b00      	cmp	r3, #0
 8007334:	d01b      	beq.n	800736e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f06f 0204 	mvn.w	r2, #4
 800733e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	699b      	ldr	r3, [r3, #24]
 800734c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 f8ac 	bl	80074b2 <HAL_TIM_IC_CaptureCallback>
 800735a:	e005      	b.n	8007368 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f89e 	bl	800749e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f8af 	bl	80074c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f003 0308 	and.w	r3, r3, #8
 8007374:	2b00      	cmp	r3, #0
 8007376:	d020      	beq.n	80073ba <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	2b00      	cmp	r3, #0
 8007380:	d01b      	beq.n	80073ba <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f06f 0208 	mvn.w	r2, #8
 800738a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2204      	movs	r2, #4
 8007390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	69db      	ldr	r3, [r3, #28]
 8007398:	f003 0303 	and.w	r3, r3, #3
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f886 	bl	80074b2 <HAL_TIM_IC_CaptureCallback>
 80073a6:	e005      	b.n	80073b4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f878 	bl	800749e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f889 	bl	80074c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f003 0310 	and.w	r3, r3, #16
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d020      	beq.n	8007406 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d01b      	beq.n	8007406 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f06f 0210 	mvn.w	r2, #16
 80073d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2208      	movs	r2, #8
 80073dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f860 	bl	80074b2 <HAL_TIM_IC_CaptureCallback>
 80073f2:	e005      	b.n	8007400 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f852 	bl	800749e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f863 	bl	80074c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00c      	beq.n	800742a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d007      	beq.n	800742a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f06f 0201 	mvn.w	r2, #1
 8007422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f7fd f9ff 	bl	8004828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00c      	beq.n	800744e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800743a:	2b00      	cmp	r3, #0
 800743c:	d007      	beq.n	800744e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f907 	bl	800765c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00c      	beq.n	8007472 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	d007      	beq.n	8007472 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800746a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f834 	bl	80074da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f003 0320 	and.w	r3, r3, #32
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00c      	beq.n	8007496 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f003 0320 	and.w	r3, r3, #32
 8007482:	2b00      	cmp	r3, #0
 8007484:	d007      	beq.n	8007496 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f06f 0220 	mvn.w	r2, #32
 800748e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f8d9 	bl	8007648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}

0800749e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800749e:	b480      	push	{r7}
 80074a0:	b083      	sub	sp, #12
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80074a6:	bf00      	nop
 80074a8:	370c      	adds	r7, #12
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b083      	sub	sp, #12
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074ba:	bf00      	nop
 80074bc:	370c      	adds	r7, #12
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b083      	sub	sp, #12
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074ce:	bf00      	nop
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr

080074da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074da:	b480      	push	{r7}
 80074dc:	b083      	sub	sp, #12
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074e2:	bf00      	nop
 80074e4:	370c      	adds	r7, #12
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
	...

080074f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a46      	ldr	r2, [pc, #280]	@ (800761c <TIM_Base_SetConfig+0x12c>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d013      	beq.n	8007530 <TIM_Base_SetConfig+0x40>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800750e:	d00f      	beq.n	8007530 <TIM_Base_SetConfig+0x40>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a43      	ldr	r2, [pc, #268]	@ (8007620 <TIM_Base_SetConfig+0x130>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d00b      	beq.n	8007530 <TIM_Base_SetConfig+0x40>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a42      	ldr	r2, [pc, #264]	@ (8007624 <TIM_Base_SetConfig+0x134>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d007      	beq.n	8007530 <TIM_Base_SetConfig+0x40>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a41      	ldr	r2, [pc, #260]	@ (8007628 <TIM_Base_SetConfig+0x138>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d003      	beq.n	8007530 <TIM_Base_SetConfig+0x40>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a40      	ldr	r2, [pc, #256]	@ (800762c <TIM_Base_SetConfig+0x13c>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d108      	bne.n	8007542 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007536:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	4313      	orrs	r3, r2
 8007540:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a35      	ldr	r2, [pc, #212]	@ (800761c <TIM_Base_SetConfig+0x12c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d02b      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007550:	d027      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4a32      	ldr	r2, [pc, #200]	@ (8007620 <TIM_Base_SetConfig+0x130>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d023      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a31      	ldr	r2, [pc, #196]	@ (8007624 <TIM_Base_SetConfig+0x134>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d01f      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a30      	ldr	r2, [pc, #192]	@ (8007628 <TIM_Base_SetConfig+0x138>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d01b      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	4a2f      	ldr	r2, [pc, #188]	@ (800762c <TIM_Base_SetConfig+0x13c>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d017      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a2e      	ldr	r2, [pc, #184]	@ (8007630 <TIM_Base_SetConfig+0x140>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d013      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a2d      	ldr	r2, [pc, #180]	@ (8007634 <TIM_Base_SetConfig+0x144>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d00f      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a2c      	ldr	r2, [pc, #176]	@ (8007638 <TIM_Base_SetConfig+0x148>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d00b      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a2b      	ldr	r2, [pc, #172]	@ (800763c <TIM_Base_SetConfig+0x14c>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d007      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a2a      	ldr	r2, [pc, #168]	@ (8007640 <TIM_Base_SetConfig+0x150>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d003      	beq.n	80075a2 <TIM_Base_SetConfig+0xb2>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a29      	ldr	r2, [pc, #164]	@ (8007644 <TIM_Base_SetConfig+0x154>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d108      	bne.n	80075b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	695b      	ldr	r3, [r3, #20]
 80075be:	4313      	orrs	r3, r2
 80075c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	689a      	ldr	r2, [r3, #8]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a10      	ldr	r2, [pc, #64]	@ (800761c <TIM_Base_SetConfig+0x12c>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_Base_SetConfig+0xf8>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a12      	ldr	r2, [pc, #72]	@ (800762c <TIM_Base_SetConfig+0x13c>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d103      	bne.n	80075f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	691a      	ldr	r2, [r3, #16]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	2b01      	cmp	r3, #1
 8007600:	d105      	bne.n	800760e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	f023 0201 	bic.w	r2, r3, #1
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	611a      	str	r2, [r3, #16]
  }
}
 800760e:	bf00      	nop
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	40010000 	.word	0x40010000
 8007620:	40000400 	.word	0x40000400
 8007624:	40000800 	.word	0x40000800
 8007628:	40000c00 	.word	0x40000c00
 800762c:	40010400 	.word	0x40010400
 8007630:	40014000 	.word	0x40014000
 8007634:	40014400 	.word	0x40014400
 8007638:	40014800 	.word	0x40014800
 800763c:	40001800 	.word	0x40001800
 8007640:	40001c00 	.word	0x40001c00
 8007644:	40002000 	.word	0x40002000

08007648 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007664:	bf00      	nop
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e042      	b.n	8007708 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7fd fb9e 	bl	8004dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2224      	movs	r2, #36	@ 0x24
 80076a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68da      	ldr	r2, [r3, #12]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f001 faad 	bl	8008c14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	691a      	ldr	r2, [r3, #16]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	695a      	ldr	r2, [r3, #20]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68da      	ldr	r2, [r3, #12]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	3708      	adds	r7, #8
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d101      	bne.n	8007722 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e024      	b.n	800776c <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2224      	movs	r2, #36	@ 0x24
 8007726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68da      	ldr	r2, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007738:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7fd fc36 	bl	8004fac <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b08a      	sub	sp, #40	@ 0x28
 8007778:	af02      	add	r7, sp, #8
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	603b      	str	r3, [r7, #0]
 8007780:	4613      	mov	r3, r2
 8007782:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b20      	cmp	r3, #32
 8007792:	d175      	bne.n	8007880 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d002      	beq.n	80077a0 <HAL_UART_Transmit+0x2c>
 800779a:	88fb      	ldrh	r3, [r7, #6]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d101      	bne.n	80077a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e06e      	b.n	8007882 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2221      	movs	r2, #33	@ 0x21
 80077ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077b2:	f7fd fc99 	bl	80050e8 <HAL_GetTick>
 80077b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	88fa      	ldrh	r2, [r7, #6]
 80077bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	88fa      	ldrh	r2, [r7, #6]
 80077c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077cc:	d108      	bne.n	80077e0 <HAL_UART_Transmit+0x6c>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d104      	bne.n	80077e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80077d6:	2300      	movs	r3, #0
 80077d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	61bb      	str	r3, [r7, #24]
 80077de:	e003      	b.n	80077e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80077e4:	2300      	movs	r3, #0
 80077e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80077e8:	e02e      	b.n	8007848 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	2200      	movs	r2, #0
 80077f2:	2180      	movs	r1, #128	@ 0x80
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 fef4 	bl	80085e2 <UART_WaitOnFlagUntilTimeout>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2220      	movs	r2, #32
 8007804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e03a      	b.n	8007882 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10b      	bne.n	800782a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007812:	69bb      	ldr	r3, [r7, #24]
 8007814:	881b      	ldrh	r3, [r3, #0]
 8007816:	461a      	mov	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007820:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	3302      	adds	r3, #2
 8007826:	61bb      	str	r3, [r7, #24]
 8007828:	e007      	b.n	800783a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	781a      	ldrb	r2, [r3, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	3301      	adds	r3, #1
 8007838:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800783e:	b29b      	uxth	r3, r3
 8007840:	3b01      	subs	r3, #1
 8007842:	b29a      	uxth	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800784c:	b29b      	uxth	r3, r3
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1cb      	bne.n	80077ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	9300      	str	r3, [sp, #0]
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2200      	movs	r2, #0
 800785a:	2140      	movs	r1, #64	@ 0x40
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f000 fec0 	bl	80085e2 <UART_WaitOnFlagUntilTimeout>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d005      	beq.n	8007874 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2220      	movs	r2, #32
 800786c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007870:	2303      	movs	r3, #3
 8007872:	e006      	b.n	8007882 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2220      	movs	r2, #32
 8007878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800787c:	2300      	movs	r3, #0
 800787e:	e000      	b.n	8007882 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007880:	2302      	movs	r3, #2
  }
}
 8007882:	4618      	mov	r0, r3
 8007884:	3720      	adds	r7, #32
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800788a:	b580      	push	{r7, lr}
 800788c:	b08a      	sub	sp, #40	@ 0x28
 800788e:	af02      	add	r7, sp, #8
 8007890:	60f8      	str	r0, [r7, #12]
 8007892:	60b9      	str	r1, [r7, #8]
 8007894:	603b      	str	r3, [r7, #0]
 8007896:	4613      	mov	r3, r2
 8007898:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	2b20      	cmp	r3, #32
 80078a8:	f040 8081 	bne.w	80079ae <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <HAL_UART_Receive+0x2e>
 80078b2:	88fb      	ldrh	r3, [r7, #6]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d101      	bne.n	80078bc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e079      	b.n	80079b0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2222      	movs	r2, #34	@ 0x22
 80078c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2200      	movs	r2, #0
 80078ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078d0:	f7fd fc0a 	bl	80050e8 <HAL_GetTick>
 80078d4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	88fa      	ldrh	r2, [r7, #6]
 80078da:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	88fa      	ldrh	r2, [r7, #6]
 80078e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ea:	d108      	bne.n	80078fe <HAL_UART_Receive+0x74>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d104      	bne.n	80078fe <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80078f4:	2300      	movs	r3, #0
 80078f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	61bb      	str	r3, [r7, #24]
 80078fc:	e003      	b.n	8007906 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007902:	2300      	movs	r3, #0
 8007904:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007906:	e047      	b.n	8007998 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	9300      	str	r3, [sp, #0]
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	2200      	movs	r2, #0
 8007910:	2120      	movs	r1, #32
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f000 fe65 	bl	80085e2 <UART_WaitOnFlagUntilTimeout>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d005      	beq.n	800792a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2220      	movs	r2, #32
 8007922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8007926:	2303      	movs	r3, #3
 8007928:	e042      	b.n	80079b0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10c      	bne.n	800794a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	b29b      	uxth	r3, r3
 8007938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800793c:	b29a      	uxth	r2, r3
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	3302      	adds	r3, #2
 8007946:	61bb      	str	r3, [r7, #24]
 8007948:	e01f      	b.n	800798a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007952:	d007      	beq.n	8007964 <HAL_UART_Receive+0xda>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10a      	bne.n	8007972 <HAL_UART_Receive+0xe8>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d106      	bne.n	8007972 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	b2da      	uxtb	r2, r3
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	701a      	strb	r2, [r3, #0]
 8007970:	e008      	b.n	8007984 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	b2db      	uxtb	r3, r3
 800797a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800797e:	b2da      	uxtb	r2, r3
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	3301      	adds	r3, #1
 8007988:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800798e:	b29b      	uxth	r3, r3
 8007990:	3b01      	subs	r3, #1
 8007992:	b29a      	uxth	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800799c:	b29b      	uxth	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1b2      	bne.n	8007908 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2220      	movs	r2, #32
 80079a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	e000      	b.n	80079b0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80079ae:	2302      	movs	r3, #2
  }
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3720      	adds	r7, #32
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b08c      	sub	sp, #48	@ 0x30
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	4613      	mov	r3, r2
 80079c4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	2b20      	cmp	r3, #32
 80079d0:	d156      	bne.n	8007a80 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d002      	beq.n	80079de <HAL_UART_Transmit_DMA+0x26>
 80079d8:	88fb      	ldrh	r3, [r7, #6]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e04f      	b.n	8007a82 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80079e2:	68ba      	ldr	r2, [r7, #8]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	88fa      	ldrh	r2, [r7, #6]
 80079ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	88fa      	ldrh	r2, [r7, #6]
 80079f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2221      	movs	r2, #33	@ 0x21
 80079fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a06:	4a21      	ldr	r2, [pc, #132]	@ (8007a8c <HAL_UART_Transmit_DMA+0xd4>)
 8007a08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a0e:	4a20      	ldr	r2, [pc, #128]	@ (8007a90 <HAL_UART_Transmit_DMA+0xd8>)
 8007a10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a16:	4a1f      	ldr	r2, [pc, #124]	@ (8007a94 <HAL_UART_Transmit_DMA+0xdc>)
 8007a18:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a1e:	2200      	movs	r2, #0
 8007a20:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007a22:	f107 0308 	add.w	r3, r7, #8
 8007a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2e:	6819      	ldr	r1, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3304      	adds	r3, #4
 8007a36:	461a      	mov	r2, r3
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	f7fd fd81 	bl	8005540 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3314      	adds	r3, #20
 8007a4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	617b      	str	r3, [r7, #20]
   return(result);
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3314      	adds	r3, #20
 8007a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a68:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6a39      	ldr	r1, [r7, #32]
 8007a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e5      	bne.n	8007a48 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	e000      	b.n	8007a82 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007a80:	2302      	movs	r3, #2
  }
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3730      	adds	r7, #48	@ 0x30
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	08008331 	.word	0x08008331
 8007a90:	080083cb 	.word	0x080083cb
 8007a94:	0800854f 	.word	0x0800854f

08007a98 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b08c      	sub	sp, #48	@ 0x30
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	2b20      	cmp	r3, #32
 8007ab0:	d14a      	bne.n	8007b48 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d002      	beq.n	8007abe <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007ab8:	88fb      	ldrh	r3, [r7, #6]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d101      	bne.n	8007ac2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e043      	b.n	8007b4a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2200      	movs	r2, #0
 8007acc:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007ace:	88fb      	ldrh	r3, [r7, #6]
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	68b9      	ldr	r1, [r7, #8]
 8007ad4:	68f8      	ldr	r0, [r7, #12]
 8007ad6:	f000 fddd 	bl	8008694 <UART_Start_Receive_DMA>
 8007ada:	4603      	mov	r3, r0
 8007adc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007ae0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d12c      	bne.n	8007b42 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	d125      	bne.n	8007b3c <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007af0:	2300      	movs	r3, #0
 8007af2:	613b      	str	r3, [r7, #16]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	613b      	str	r3, [r7, #16]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	613b      	str	r3, [r7, #16]
 8007b04:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	330c      	adds	r3, #12
 8007b0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	617b      	str	r3, [r7, #20]
   return(result);
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f043 0310 	orr.w	r3, r3, #16
 8007b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b26:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6a39      	ldr	r1, [r7, #32]
 8007b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e5      	bne.n	8007b06 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8007b3a:	e002      	b.n	8007b42 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007b42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007b46:	e000      	b.n	8007b4a <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007b48:	2302      	movs	r3, #2
  }
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3730      	adds	r7, #48	@ 0x30
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (returned value will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b083      	sub	sp, #12
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return(huart->RxEventType);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
	...

08007b6c <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b0a2      	sub	sp, #136	@ 0x88
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8007b74:	2301      	movs	r3, #1
 8007b76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	330c      	adds	r3, #12
 8007b80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b84:	e853 3f00 	ldrex	r3, [r3]
 8007b88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b8c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8007b90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	330c      	adds	r3, #12
 8007b9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007ba0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007ba4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007ba6:	e841 2300 	strex	r3, r2, [r1]
 8007baa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007bac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1e3      	bne.n	8007b7a <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	3314      	adds	r3, #20
 8007bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bbc:	e853 3f00 	ldrex	r3, [r3]
 8007bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007bc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bc4:	f023 0301 	bic.w	r3, r3, #1
 8007bc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	3314      	adds	r3, #20
 8007bd0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007bd2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007bd4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007bda:	e841 2300 	strex	r3, r2, [r1]
 8007bde:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007be0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1e5      	bne.n	8007bb2 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d119      	bne.n	8007c22 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	330c      	adds	r3, #12
 8007bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c00:	f023 0310 	bic.w	r3, r3, #16
 8007c04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	330c      	adds	r3, #12
 8007c0c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007c0e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007c10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e5      	bne.n	8007bee <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00f      	beq.n	8007c4a <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	695b      	ldr	r3, [r3, #20]
 8007c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c34:	2b80      	cmp	r3, #128	@ 0x80
 8007c36:	d104      	bne.n	8007c42 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3c:	4a53      	ldr	r2, [pc, #332]	@ (8007d8c <HAL_UART_Abort_IT+0x220>)
 8007c3e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007c40:	e003      	b.n	8007c4a <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c46:	2200      	movs	r2, #0
 8007c48:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00f      	beq.n	8007c72 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c5c:	2b40      	cmp	r3, #64	@ 0x40
 8007c5e:	d104      	bne.n	8007c6a <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c64:	4a4a      	ldr	r2, [pc, #296]	@ (8007d90 <HAL_UART_Abort_IT+0x224>)
 8007c66:	651a      	str	r2, [r3, #80]	@ 0x50
 8007c68:	e003      	b.n	8007c72 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c6e:	2200      	movs	r2, #0
 8007c70:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	695b      	ldr	r3, [r3, #20]
 8007c78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c7c:	2b80      	cmp	r3, #128	@ 0x80
 8007c7e:	d12d      	bne.n	8007cdc <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3314      	adds	r3, #20
 8007c86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8a:	e853 3f00 	ldrex	r3, [r3]
 8007c8e:	623b      	str	r3, [r7, #32]
   return(result);
 8007c90:	6a3b      	ldr	r3, [r7, #32]
 8007c92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c96:	677b      	str	r3, [r7, #116]	@ 0x74
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	3314      	adds	r3, #20
 8007c9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007ca0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca8:	e841 2300 	strex	r3, r2, [r1]
 8007cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1e5      	bne.n	8007c80 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00f      	beq.n	8007cdc <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f7fd fd05 	bl	80056d0 <HAL_DMA_Abort_IT>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d004      	beq.n	8007cd6 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	651a      	str	r2, [r3, #80]	@ 0x50
 8007cd4:	e002      	b.n	8007cdc <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ce6:	2b40      	cmp	r3, #64	@ 0x40
 8007ce8:	d130      	bne.n	8007d4c <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	3314      	adds	r3, #20
 8007cf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	e853 3f00 	ldrex	r3, [r3]
 8007cf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d00:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	3314      	adds	r3, #20
 8007d08:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007d0a:	61fa      	str	r2, [r7, #28]
 8007d0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	69b9      	ldr	r1, [r7, #24]
 8007d10:	69fa      	ldr	r2, [r7, #28]
 8007d12:	e841 2300 	strex	r3, r2, [r1]
 8007d16:	617b      	str	r3, [r7, #20]
   return(result);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1e5      	bne.n	8007cea <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d012      	beq.n	8007d4c <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fd fcd0 	bl	80056d0 <HAL_DMA_Abort_IT>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d007      	beq.n	8007d46 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d44:	e002      	b.n	8007d4c <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8007d46:	2300      	movs	r3, #0
 8007d48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8007d4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d116      	bne.n	8007d82 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2220      	movs	r2, #32
 8007d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 facd 	bl	800831c <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007d82:	2300      	movs	r3, #0
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3788      	adds	r7, #136	@ 0x88
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	08008907 	.word	0x08008907
 8007d90:	08008967 	.word	0x08008967

08007d94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b0ba      	sub	sp, #232	@ 0xe8
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	695b      	ldr	r3, [r3, #20]
 8007db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dca:	f003 030f 	and.w	r3, r3, #15
 8007dce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007dd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d10f      	bne.n	8007dfa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dde:	f003 0320 	and.w	r3, r3, #32
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d009      	beq.n	8007dfa <HAL_UART_IRQHandler+0x66>
 8007de6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dea:	f003 0320 	and.w	r3, r3, #32
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 fe4f 	bl	8008a96 <UART_Receive_IT>
      return;
 8007df8:	e25b      	b.n	80082b2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007dfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f000 80de 	beq.w	8007fc0 <HAL_UART_IRQHandler+0x22c>
 8007e04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e08:	f003 0301 	and.w	r3, r3, #1
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d106      	bne.n	8007e1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e14:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80d1 	beq.w	8007fc0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e22:	f003 0301 	and.w	r3, r3, #1
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d00b      	beq.n	8007e42 <HAL_UART_IRQHandler+0xae>
 8007e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d005      	beq.n	8007e42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e3a:	f043 0201 	orr.w	r2, r3, #1
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e46:	f003 0304 	and.w	r3, r3, #4
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00b      	beq.n	8007e66 <HAL_UART_IRQHandler+0xd2>
 8007e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d005      	beq.n	8007e66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e5e:	f043 0202 	orr.w	r2, r3, #2
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00b      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
 8007e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d005      	beq.n	8007e8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e82:	f043 0204 	orr.w	r2, r3, #4
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e8e:	f003 0308 	and.w	r3, r3, #8
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d011      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
 8007e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e9a:	f003 0320 	and.w	r3, r3, #32
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d105      	bne.n	8007eae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eb2:	f043 0208 	orr.w	r2, r3, #8
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f000 81f2 	beq.w	80082a8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ec8:	f003 0320 	and.w	r3, r3, #32
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d008      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x14e>
 8007ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ed4:	f003 0320 	and.w	r3, r3, #32
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fdda 	bl	8008a96 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eec:	2b40      	cmp	r3, #64	@ 0x40
 8007eee:	bf0c      	ite	eq
 8007ef0:	2301      	moveq	r3, #1
 8007ef2:	2300      	movne	r3, #0
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007efe:	f003 0308 	and.w	r3, r3, #8
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d103      	bne.n	8007f0e <HAL_UART_IRQHandler+0x17a>
 8007f06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d04f      	beq.n	8007fae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 fc82 	bl	8008818 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	695b      	ldr	r3, [r3, #20]
 8007f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f1e:	2b40      	cmp	r3, #64	@ 0x40
 8007f20:	d141      	bne.n	8007fa6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	3314      	adds	r3, #20
 8007f28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f30:	e853 3f00 	ldrex	r3, [r3]
 8007f34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007f38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3314      	adds	r3, #20
 8007f4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007f4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007f52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007f5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007f5e:	e841 2300 	strex	r3, r2, [r1]
 8007f62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007f66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1d9      	bne.n	8007f22 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d013      	beq.n	8007f9e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8008174 <HAL_UART_IRQHandler+0x3e0>)
 8007f7c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fd fba4 	bl	80056d0 <HAL_DMA_Abort_IT>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d016      	beq.n	8007fbc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f94:	687a      	ldr	r2, [r7, #4]
 8007f96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007f98:	4610      	mov	r0, r2
 8007f9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f9c:	e00e      	b.n	8007fbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f9b2 	bl	8008308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fa4:	e00a      	b.n	8007fbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f9ae 	bl	8008308 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fac:	e006      	b.n	8007fbc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f9aa 	bl	8008308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007fba:	e175      	b.n	80082a8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fbc:	bf00      	nop
    return;
 8007fbe:	e173      	b.n	80082a8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	f040 814f 	bne.w	8008268 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fce:	f003 0310 	and.w	r3, r3, #16
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 8148 	beq.w	8008268 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fdc:	f003 0310 	and.w	r3, r3, #16
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 8141 	beq.w	8008268 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	60bb      	str	r3, [r7, #8]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	60bb      	str	r3, [r7, #8]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	60bb      	str	r3, [r7, #8]
 8007ffa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008006:	2b40      	cmp	r3, #64	@ 0x40
 8008008:	f040 80b6 	bne.w	8008178 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008018:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800801c:	2b00      	cmp	r3, #0
 800801e:	f000 8145 	beq.w	80082ac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008026:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800802a:	429a      	cmp	r2, r3
 800802c:	f080 813e 	bcs.w	80082ac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008036:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800803c:	69db      	ldr	r3, [r3, #28]
 800803e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008042:	f000 8088 	beq.w	8008156 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	330c      	adds	r3, #12
 800804c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008050:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008054:	e853 3f00 	ldrex	r3, [r3]
 8008058:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800805c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008064:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	330c      	adds	r3, #12
 800806e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008072:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008076:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800807e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008082:	e841 2300 	strex	r3, r2, [r1]
 8008086:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800808a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1d9      	bne.n	8008046 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3314      	adds	r3, #20
 8008098:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80080a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80080a4:	f023 0301 	bic.w	r3, r3, #1
 80080a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	3314      	adds	r3, #20
 80080b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80080b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80080ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80080be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80080c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e1      	bne.n	8008092 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3314      	adds	r3, #20
 80080d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80080de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	3314      	adds	r3, #20
 80080ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80080f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80080f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80080f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80080fa:	e841 2300 	strex	r3, r2, [r1]
 80080fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008100:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1e3      	bne.n	80080ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2220      	movs	r2, #32
 800810a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	330c      	adds	r3, #12
 800811a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800811e:	e853 3f00 	ldrex	r3, [r3]
 8008122:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008124:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008126:	f023 0310 	bic.w	r3, r3, #16
 800812a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	330c      	adds	r3, #12
 8008134:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008138:	65ba      	str	r2, [r7, #88]	@ 0x58
 800813a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800813e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008140:	e841 2300 	strex	r3, r2, [r1]
 8008144:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1e3      	bne.n	8008114 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008150:	4618      	mov	r0, r3
 8008152:	f7fd fa4d 	bl	80055f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2202      	movs	r2, #2
 800815a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008164:	b29b      	uxth	r3, r3
 8008166:	1ad3      	subs	r3, r2, r3
 8008168:	b29b      	uxth	r3, r3
 800816a:	4619      	mov	r1, r3
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f7fb ff5b 	bl	8004028 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008172:	e09b      	b.n	80082ac <HAL_UART_IRQHandler+0x518>
 8008174:	080088df 	.word	0x080088df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008180:	b29b      	uxth	r3, r3
 8008182:	1ad3      	subs	r3, r2, r3
 8008184:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800818c:	b29b      	uxth	r3, r3
 800818e:	2b00      	cmp	r3, #0
 8008190:	f000 808e 	beq.w	80082b0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008194:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8089 	beq.w	80082b0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	330c      	adds	r3, #12
 80081a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a8:	e853 3f00 	ldrex	r3, [r3]
 80081ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	330c      	adds	r3, #12
 80081be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80081c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80081c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081ca:	e841 2300 	strex	r3, r2, [r1]
 80081ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1e3      	bne.n	800819e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	3314      	adds	r3, #20
 80081dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e0:	e853 3f00 	ldrex	r3, [r3]
 80081e4:	623b      	str	r3, [r7, #32]
   return(result);
 80081e6:	6a3b      	ldr	r3, [r7, #32]
 80081e8:	f023 0301 	bic.w	r3, r3, #1
 80081ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3314      	adds	r3, #20
 80081f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80081fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80081fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e3      	bne.n	80081d6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2220      	movs	r2, #32
 8008212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	330c      	adds	r3, #12
 8008222:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	e853 3f00 	ldrex	r3, [r3]
 800822a:	60fb      	str	r3, [r7, #12]
   return(result);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f023 0310 	bic.w	r3, r3, #16
 8008232:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	330c      	adds	r3, #12
 800823c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008240:	61fa      	str	r2, [r7, #28]
 8008242:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008244:	69b9      	ldr	r1, [r7, #24]
 8008246:	69fa      	ldr	r2, [r7, #28]
 8008248:	e841 2300 	strex	r3, r2, [r1]
 800824c:	617b      	str	r3, [r7, #20]
   return(result);
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d1e3      	bne.n	800821c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2202      	movs	r2, #2
 8008258:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800825a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800825e:	4619      	mov	r1, r3
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f7fb fee1 	bl	8004028 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008266:	e023      	b.n	80082b0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800826c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008270:	2b00      	cmp	r3, #0
 8008272:	d009      	beq.n	8008288 <HAL_UART_IRQHandler+0x4f4>
 8008274:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800827c:	2b00      	cmp	r3, #0
 800827e:	d003      	beq.n	8008288 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 fba0 	bl	80089c6 <UART_Transmit_IT>
    return;
 8008286:	e014      	b.n	80082b2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800828c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00e      	beq.n	80082b2 <HAL_UART_IRQHandler+0x51e>
 8008294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800829c:	2b00      	cmp	r3, #0
 800829e:	d008      	beq.n	80082b2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 fbe0 	bl	8008a66 <UART_EndTransmit_IT>
    return;
 80082a6:	e004      	b.n	80082b2 <HAL_UART_IRQHandler+0x51e>
    return;
 80082a8:	bf00      	nop
 80082aa:	e002      	b.n	80082b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80082ac:	bf00      	nop
 80082ae:	e000      	b.n	80082b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80082b0:	bf00      	nop
  }
}
 80082b2:	37e8      	adds	r7, #232	@ 0xe8
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80082fc:	bf00      	nop
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b090      	sub	sp, #64	@ 0x40
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800833c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008348:	2b00      	cmp	r3, #0
 800834a:	d137      	bne.n	80083bc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800834c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800834e:	2200      	movs	r2, #0
 8008350:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	3314      	adds	r3, #20
 8008358:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835c:	e853 3f00 	ldrex	r3, [r3]
 8008360:	623b      	str	r3, [r7, #32]
   return(result);
 8008362:	6a3b      	ldr	r3, [r7, #32]
 8008364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008368:	63bb      	str	r3, [r7, #56]	@ 0x38
 800836a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3314      	adds	r3, #20
 8008370:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008372:	633a      	str	r2, [r7, #48]	@ 0x30
 8008374:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800837a:	e841 2300 	strex	r3, r2, [r1]
 800837e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1e5      	bne.n	8008352 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	330c      	adds	r3, #12
 800838c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	e853 3f00 	ldrex	r3, [r3]
 8008394:	60fb      	str	r3, [r7, #12]
   return(result);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800839c:	637b      	str	r3, [r7, #52]	@ 0x34
 800839e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	330c      	adds	r3, #12
 80083a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083a6:	61fa      	str	r2, [r7, #28]
 80083a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083aa:	69b9      	ldr	r1, [r7, #24]
 80083ac:	69fa      	ldr	r2, [r7, #28]
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	617b      	str	r3, [r7, #20]
   return(result);
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e5      	bne.n	8008386 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80083ba:	e002      	b.n	80083c2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80083bc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80083be:	f7ff ff7b 	bl	80082b8 <HAL_UART_TxCpltCallback>
}
 80083c2:	bf00      	nop
 80083c4:	3740      	adds	r7, #64	@ 0x40
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083d6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f7ff ff77 	bl	80082cc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083de:	bf00      	nop
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b09c      	sub	sp, #112	@ 0x70
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d172      	bne.n	80084e8 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008402:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008404:	2200      	movs	r2, #0
 8008406:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	330c      	adds	r3, #12
 800840e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008412:	e853 3f00 	ldrex	r3, [r3]
 8008416:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008418:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800841a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800841e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	330c      	adds	r3, #12
 8008426:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008428:	65ba      	str	r2, [r7, #88]	@ 0x58
 800842a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800842e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008430:	e841 2300 	strex	r3, r2, [r1]
 8008434:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1e5      	bne.n	8008408 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800843c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	3314      	adds	r3, #20
 8008442:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800844c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844e:	f023 0301 	bic.w	r3, r3, #1
 8008452:	667b      	str	r3, [r7, #100]	@ 0x64
 8008454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3314      	adds	r3, #20
 800845a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800845c:	647a      	str	r2, [r7, #68]	@ 0x44
 800845e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008460:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008462:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008464:	e841 2300 	strex	r3, r2, [r1]
 8008468:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800846a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1e5      	bne.n	800843c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008470:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	3314      	adds	r3, #20
 8008476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847a:	e853 3f00 	ldrex	r3, [r3]
 800847e:	623b      	str	r3, [r7, #32]
   return(result);
 8008480:	6a3b      	ldr	r3, [r7, #32]
 8008482:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008486:	663b      	str	r3, [r7, #96]	@ 0x60
 8008488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3314      	adds	r3, #20
 800848e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008490:	633a      	str	r2, [r7, #48]	@ 0x30
 8008492:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008494:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008498:	e841 2300 	strex	r3, r2, [r1]
 800849c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800849e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1e5      	bne.n	8008470 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80084a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084a6:	2220      	movs	r2, #32
 80084a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d119      	bne.n	80084e8 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	330c      	adds	r3, #12
 80084ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	e853 3f00 	ldrex	r3, [r3]
 80084c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f023 0310 	bic.w	r3, r3, #16
 80084ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	330c      	adds	r3, #12
 80084d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80084d4:	61fa      	str	r2, [r7, #28]
 80084d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	69b9      	ldr	r1, [r7, #24]
 80084da:	69fa      	ldr	r2, [r7, #28]
 80084dc:	e841 2300 	strex	r3, r2, [r1]
 80084e0:	617b      	str	r3, [r7, #20]
   return(result);
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1e5      	bne.n	80084b4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084ea:	2200      	movs	r2, #0
 80084ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d106      	bne.n	8008504 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80084f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80084f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084fa:	4619      	mov	r1, r3
 80084fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80084fe:	f7fb fd93 	bl	8004028 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008502:	e002      	b.n	800850a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008504:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008506:	f7ff feeb 	bl	80082e0 <HAL_UART_RxCpltCallback>
}
 800850a:	bf00      	nop
 800850c:	3770      	adds	r7, #112	@ 0x70
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b084      	sub	sp, #16
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2201      	movs	r2, #1
 8008524:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800852a:	2b01      	cmp	r3, #1
 800852c:	d108      	bne.n	8008540 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008532:	085b      	lsrs	r3, r3, #1
 8008534:	b29b      	uxth	r3, r3
 8008536:	4619      	mov	r1, r3
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f7fb fd75 	bl	8004028 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800853e:	e002      	b.n	8008546 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008540:	68f8      	ldr	r0, [r7, #12]
 8008542:	f7ff fed7 	bl	80082f4 <HAL_UART_RxHalfCpltCallback>
}
 8008546:	bf00      	nop
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}

0800854e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b084      	sub	sp, #16
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008556:	2300      	movs	r3, #0
 8008558:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800856a:	2b80      	cmp	r3, #128	@ 0x80
 800856c:	bf0c      	ite	eq
 800856e:	2301      	moveq	r3, #1
 8008570:	2300      	movne	r3, #0
 8008572:	b2db      	uxtb	r3, r3
 8008574:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800857c:	b2db      	uxtb	r3, r3
 800857e:	2b21      	cmp	r3, #33	@ 0x21
 8008580:	d108      	bne.n	8008594 <UART_DMAError+0x46>
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d005      	beq.n	8008594 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2200      	movs	r2, #0
 800858c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800858e:	68b8      	ldr	r0, [r7, #8]
 8008590:	f000 f91a 	bl	80087c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	695b      	ldr	r3, [r3, #20]
 800859a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800859e:	2b40      	cmp	r3, #64	@ 0x40
 80085a0:	bf0c      	ite	eq
 80085a2:	2301      	moveq	r3, #1
 80085a4:	2300      	movne	r3, #0
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80085b0:	b2db      	uxtb	r3, r3
 80085b2:	2b22      	cmp	r3, #34	@ 0x22
 80085b4:	d108      	bne.n	80085c8 <UART_DMAError+0x7a>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d005      	beq.n	80085c8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2200      	movs	r2, #0
 80085c0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80085c2:	68b8      	ldr	r0, [r7, #8]
 80085c4:	f000 f928 	bl	8008818 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085cc:	f043 0210 	orr.w	r2, r3, #16
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085d4:	68b8      	ldr	r0, [r7, #8]
 80085d6:	f7ff fe97 	bl	8008308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085da:	bf00      	nop
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b086      	sub	sp, #24
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	60f8      	str	r0, [r7, #12]
 80085ea:	60b9      	str	r1, [r7, #8]
 80085ec:	603b      	str	r3, [r7, #0]
 80085ee:	4613      	mov	r3, r2
 80085f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085f2:	e03b      	b.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085f4:	6a3b      	ldr	r3, [r7, #32]
 80085f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fa:	d037      	beq.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085fc:	f7fc fd74 	bl	80050e8 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	6a3a      	ldr	r2, [r7, #32]
 8008608:	429a      	cmp	r2, r3
 800860a:	d302      	bcc.n	8008612 <UART_WaitOnFlagUntilTimeout+0x30>
 800860c:	6a3b      	ldr	r3, [r7, #32]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d101      	bne.n	8008616 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e03a      	b.n	800868c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	f003 0304 	and.w	r3, r3, #4
 8008620:	2b00      	cmp	r3, #0
 8008622:	d023      	beq.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b80      	cmp	r3, #128	@ 0x80
 8008628:	d020      	beq.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	2b40      	cmp	r3, #64	@ 0x40
 800862e:	d01d      	beq.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 0308 	and.w	r3, r3, #8
 800863a:	2b08      	cmp	r3, #8
 800863c:	d116      	bne.n	800866c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800863e:	2300      	movs	r3, #0
 8008640:	617b      	str	r3, [r7, #20]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	617b      	str	r3, [r7, #20]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	617b      	str	r3, [r7, #20]
 8008652:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 f8df 	bl	8008818 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2208      	movs	r2, #8
 800865e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e00f      	b.n	800868c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	4013      	ands	r3, r2
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	429a      	cmp	r2, r3
 800867a:	bf0c      	ite	eq
 800867c:	2301      	moveq	r3, #1
 800867e:	2300      	movne	r3, #0
 8008680:	b2db      	uxtb	r3, r3
 8008682:	461a      	mov	r2, r3
 8008684:	79fb      	ldrb	r3, [r7, #7]
 8008686:	429a      	cmp	r2, r3
 8008688:	d0b4      	beq.n	80085f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3718      	adds	r7, #24
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b098      	sub	sp, #96	@ 0x60
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	4613      	mov	r3, r2
 80086a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	88fa      	ldrh	r2, [r7, #6]
 80086ac:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2222      	movs	r2, #34	@ 0x22
 80086b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086c0:	4a3e      	ldr	r2, [pc, #248]	@ (80087bc <UART_Start_Receive_DMA+0x128>)
 80086c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086c8:	4a3d      	ldr	r2, [pc, #244]	@ (80087c0 <UART_Start_Receive_DMA+0x12c>)
 80086ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086d0:	4a3c      	ldr	r2, [pc, #240]	@ (80087c4 <UART_Start_Receive_DMA+0x130>)
 80086d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086d8:	2200      	movs	r2, #0
 80086da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80086dc:	f107 0308 	add.w	r3, r7, #8
 80086e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3304      	adds	r3, #4
 80086ec:	4619      	mov	r1, r3
 80086ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	88fb      	ldrh	r3, [r7, #6]
 80086f4:	f7fc ff24 	bl	8005540 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80086f8:	2300      	movs	r3, #0
 80086fa:	613b      	str	r3, [r7, #16]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	613b      	str	r3, [r7, #16]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	613b      	str	r3, [r7, #16]
 800870c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d019      	beq.n	800874a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	330c      	adds	r3, #12
 800871c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800872c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	330c      	adds	r3, #12
 8008734:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008736:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008738:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800873c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e5      	bne.n	8008716 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	3314      	adds	r3, #20
 8008750:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008754:	e853 3f00 	ldrex	r3, [r3]
 8008758:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	f043 0301 	orr.w	r3, r3, #1
 8008760:	657b      	str	r3, [r7, #84]	@ 0x54
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3314      	adds	r3, #20
 8008768:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800876a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800876c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008770:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e5      	bne.n	800874a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3314      	adds	r3, #20
 8008784:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	617b      	str	r3, [r7, #20]
   return(result);
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008794:	653b      	str	r3, [r7, #80]	@ 0x50
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3314      	adds	r3, #20
 800879c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800879e:	627a      	str	r2, [r7, #36]	@ 0x24
 80087a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a2:	6a39      	ldr	r1, [r7, #32]
 80087a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087a6:	e841 2300 	strex	r3, r2, [r1]
 80087aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1e5      	bne.n	800877e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3760      	adds	r7, #96	@ 0x60
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}
 80087bc:	080083e7 	.word	0x080083e7
 80087c0:	08008513 	.word	0x08008513
 80087c4:	0800854f 	.word	0x0800854f

080087c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b089      	sub	sp, #36	@ 0x24
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	330c      	adds	r3, #12
 80087d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	e853 3f00 	ldrex	r3, [r3]
 80087de:	60bb      	str	r3, [r7, #8]
   return(result);
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	330c      	adds	r3, #12
 80087ee:	69fa      	ldr	r2, [r7, #28]
 80087f0:	61ba      	str	r2, [r7, #24]
 80087f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f4:	6979      	ldr	r1, [r7, #20]
 80087f6:	69ba      	ldr	r2, [r7, #24]
 80087f8:	e841 2300 	strex	r3, r2, [r1]
 80087fc:	613b      	str	r3, [r7, #16]
   return(result);
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d1e5      	bne.n	80087d0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2220      	movs	r2, #32
 8008808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800880c:	bf00      	nop
 800880e:	3724      	adds	r7, #36	@ 0x24
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008818:	b480      	push	{r7}
 800881a:	b095      	sub	sp, #84	@ 0x54
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	330c      	adds	r3, #12
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882a:	e853 3f00 	ldrex	r3, [r3]
 800882e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	330c      	adds	r3, #12
 800883e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008840:	643a      	str	r2, [r7, #64]	@ 0x40
 8008842:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008844:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008846:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008848:	e841 2300 	strex	r3, r2, [r1]
 800884c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800884e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008850:	2b00      	cmp	r3, #0
 8008852:	d1e5      	bne.n	8008820 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	3314      	adds	r3, #20
 800885a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885c:	6a3b      	ldr	r3, [r7, #32]
 800885e:	e853 3f00 	ldrex	r3, [r3]
 8008862:	61fb      	str	r3, [r7, #28]
   return(result);
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	f023 0301 	bic.w	r3, r3, #1
 800886a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3314      	adds	r3, #20
 8008872:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008874:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008876:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800887a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800887c:	e841 2300 	strex	r3, r2, [r1]
 8008880:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1e5      	bne.n	8008854 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800888c:	2b01      	cmp	r3, #1
 800888e:	d119      	bne.n	80088c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	330c      	adds	r3, #12
 8008896:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	e853 3f00 	ldrex	r3, [r3]
 800889e:	60bb      	str	r3, [r7, #8]
   return(result);
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	f023 0310 	bic.w	r3, r3, #16
 80088a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	330c      	adds	r3, #12
 80088ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088b0:	61ba      	str	r2, [r7, #24]
 80088b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b4:	6979      	ldr	r1, [r7, #20]
 80088b6:	69ba      	ldr	r2, [r7, #24]
 80088b8:	e841 2300 	strex	r3, r2, [r1]
 80088bc:	613b      	str	r3, [r7, #16]
   return(result);
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d1e5      	bne.n	8008890 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2220      	movs	r2, #32
 80088c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80088d2:	bf00      	nop
 80088d4:	3754      	adds	r7, #84	@ 0x54
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr

080088de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088de:	b580      	push	{r7, lr}
 80088e0:	b084      	sub	sp, #16
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2200      	movs	r2, #0
 80088f0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f7ff fd05 	bl	8008308 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088fe:	bf00      	nop
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008906:	b580      	push	{r7, lr}
 8008908:	b084      	sub	sp, #16
 800890a:	af00      	add	r7, sp, #0
 800890c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008912:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008918:	2200      	movs	r2, #0
 800891a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008920:	2b00      	cmp	r3, #0
 8008922:	d004      	beq.n	800892e <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800892a:	2b00      	cmp	r3, #0
 800892c:	d117      	bne.n	800895e <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2200      	movs	r2, #0
 8008938:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2220      	movs	r2, #32
 8008944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2220      	movs	r2, #32
 800894c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2200      	movs	r2, #0
 8008954:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f7ff fce0 	bl	800831c <HAL_UART_AbortCpltCallback>
 800895c:	e000      	b.n	8008960 <UART_DMATxAbortCallback+0x5a>
      return;
 800895e:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008966:	b580      	push	{r7, lr}
 8008968:	b084      	sub	sp, #16
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008972:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008978:	2200      	movs	r2, #0
 800897a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008980:	2b00      	cmp	r3, #0
 8008982:	d004      	beq.n	800898e <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800898a:	2b00      	cmp	r3, #0
 800898c:	d117      	bne.n	80089be <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2200      	movs	r2, #0
 8008992:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2200      	movs	r2, #0
 800899e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2220      	movs	r2, #32
 80089a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2220      	movs	r2, #32
 80089ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80089b6:	68f8      	ldr	r0, [r7, #12]
 80089b8:	f7ff fcb0 	bl	800831c <HAL_UART_AbortCpltCallback>
 80089bc:	e000      	b.n	80089c0 <UART_DMARxAbortCallback+0x5a>
      return;
 80089be:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089c0:	3710      	adds	r7, #16
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80089c6:	b480      	push	{r7}
 80089c8:	b085      	sub	sp, #20
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b21      	cmp	r3, #33	@ 0x21
 80089d8:	d13e      	bne.n	8008a58 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089e2:	d114      	bne.n	8008a0e <UART_Transmit_IT+0x48>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d110      	bne.n	8008a0e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6a1b      	ldr	r3, [r3, #32]
 80089f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	881b      	ldrh	r3, [r3, #0]
 80089f6:	461a      	mov	r2, r3
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a00:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1b      	ldr	r3, [r3, #32]
 8008a06:	1c9a      	adds	r2, r3, #2
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	621a      	str	r2, [r3, #32]
 8008a0c:	e008      	b.n	8008a20 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a1b      	ldr	r3, [r3, #32]
 8008a12:	1c59      	adds	r1, r3, #1
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	6211      	str	r1, [r2, #32]
 8008a18:	781a      	ldrb	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a24:	b29b      	uxth	r3, r3
 8008a26:	3b01      	subs	r3, #1
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	4619      	mov	r1, r3
 8008a2e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d10f      	bne.n	8008a54 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68da      	ldr	r2, [r3, #12]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a42:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a52:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008a54:	2300      	movs	r3, #0
 8008a56:	e000      	b.n	8008a5a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008a58:	2302      	movs	r3, #2
  }
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3714      	adds	r7, #20
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr

08008a66 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b082      	sub	sp, #8
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	68da      	ldr	r2, [r3, #12]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a7c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2220      	movs	r2, #32
 8008a82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f7ff fc16 	bl	80082b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3708      	adds	r7, #8
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b08c      	sub	sp, #48	@ 0x30
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b22      	cmp	r3, #34	@ 0x22
 8008aa8:	f040 80ae 	bne.w	8008c08 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ab4:	d117      	bne.n	8008ae6 <UART_Receive_IT+0x50>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d113      	bne.n	8008ae6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ad4:	b29a      	uxth	r2, r3
 8008ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ade:	1c9a      	adds	r2, r3, #2
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	629a      	str	r2, [r3, #40]	@ 0x28
 8008ae4:	e026      	b.n	8008b34 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008aec:	2300      	movs	r3, #0
 8008aee:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008af8:	d007      	beq.n	8008b0a <UART_Receive_IT+0x74>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10a      	bne.n	8008b18 <UART_Receive_IT+0x82>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d106      	bne.n	8008b18 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b14:	701a      	strb	r2, [r3, #0]
 8008b16:	e008      	b.n	8008b2a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b24:	b2da      	uxtb	r2, r3
 8008b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b28:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2e:	1c5a      	adds	r2, r3, #1
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	3b01      	subs	r3, #1
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	4619      	mov	r1, r3
 8008b42:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d15d      	bne.n	8008c04 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f022 0220 	bic.w	r2, r2, #32
 8008b56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008b66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	695a      	ldr	r2, [r3, #20]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f022 0201 	bic.w	r2, r2, #1
 8008b76:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d135      	bne.n	8008bfa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	330c      	adds	r3, #12
 8008b9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	e853 3f00 	ldrex	r3, [r3]
 8008ba2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	f023 0310 	bic.w	r3, r3, #16
 8008baa:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bb4:	623a      	str	r2, [r7, #32]
 8008bb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb8:	69f9      	ldr	r1, [r7, #28]
 8008bba:	6a3a      	ldr	r2, [r7, #32]
 8008bbc:	e841 2300 	strex	r3, r2, [r1]
 8008bc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1e5      	bne.n	8008b94 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f003 0310 	and.w	r3, r3, #16
 8008bd2:	2b10      	cmp	r3, #16
 8008bd4:	d10a      	bne.n	8008bec <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	60fb      	str	r3, [r7, #12]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	60fb      	str	r3, [r7, #12]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	60fb      	str	r3, [r7, #12]
 8008bea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f7fb fa18 	bl	8004028 <HAL_UARTEx_RxEventCallback>
 8008bf8:	e002      	b.n	8008c00 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff fb70 	bl	80082e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008c00:	2300      	movs	r3, #0
 8008c02:	e002      	b.n	8008c0a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	e000      	b.n	8008c0a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008c08:	2302      	movs	r3, #2
  }
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3730      	adds	r7, #48	@ 0x30
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
	...

08008c14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c18:	b0c0      	sub	sp, #256	@ 0x100
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c30:	68d9      	ldr	r1, [r3, #12]
 8008c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	ea40 0301 	orr.w	r3, r0, r1
 8008c3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c42:	689a      	ldr	r2, [r3, #8]
 8008c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c48:	691b      	ldr	r3, [r3, #16]
 8008c4a:	431a      	orrs	r2, r3
 8008c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	431a      	orrs	r2, r3
 8008c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008c6c:	f021 010c 	bic.w	r1, r1, #12
 8008c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008c7a:	430b      	orrs	r3, r1
 8008c7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c8e:	6999      	ldr	r1, [r3, #24]
 8008c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	ea40 0301 	orr.w	r3, r0, r1
 8008c9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	4b8f      	ldr	r3, [pc, #572]	@ (8008ee0 <UART_SetConfig+0x2cc>)
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d005      	beq.n	8008cb4 <UART_SetConfig+0xa0>
 8008ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	4b8d      	ldr	r3, [pc, #564]	@ (8008ee4 <UART_SetConfig+0x2d0>)
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d104      	bne.n	8008cbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008cb4:	f7fe f966 	bl	8006f84 <HAL_RCC_GetPCLK2Freq>
 8008cb8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008cbc:	e003      	b.n	8008cc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008cbe:	f7fe f94d 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 8008cc2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cd0:	f040 810c 	bne.w	8008eec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008cd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008cde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008ce2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	462b      	mov	r3, r5
 8008cea:	1891      	adds	r1, r2, r2
 8008cec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008cee:	415b      	adcs	r3, r3
 8008cf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cf2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	eb12 0801 	adds.w	r8, r2, r1
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	eb43 0901 	adc.w	r9, r3, r1
 8008d02:	f04f 0200 	mov.w	r2, #0
 8008d06:	f04f 0300 	mov.w	r3, #0
 8008d0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008d0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008d12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008d16:	4690      	mov	r8, r2
 8008d18:	4699      	mov	r9, r3
 8008d1a:	4623      	mov	r3, r4
 8008d1c:	eb18 0303 	adds.w	r3, r8, r3
 8008d20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d24:	462b      	mov	r3, r5
 8008d26:	eb49 0303 	adc.w	r3, r9, r3
 8008d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008d3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008d3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008d42:	460b      	mov	r3, r1
 8008d44:	18db      	adds	r3, r3, r3
 8008d46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d48:	4613      	mov	r3, r2
 8008d4a:	eb42 0303 	adc.w	r3, r2, r3
 8008d4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008d54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008d58:	f7f7 ffa6 	bl	8000ca8 <__aeabi_uldivmod>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	460b      	mov	r3, r1
 8008d60:	4b61      	ldr	r3, [pc, #388]	@ (8008ee8 <UART_SetConfig+0x2d4>)
 8008d62:	fba3 2302 	umull	r2, r3, r3, r2
 8008d66:	095b      	lsrs	r3, r3, #5
 8008d68:	011c      	lsls	r4, r3, #4
 8008d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008d78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008d7c:	4642      	mov	r2, r8
 8008d7e:	464b      	mov	r3, r9
 8008d80:	1891      	adds	r1, r2, r2
 8008d82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008d84:	415b      	adcs	r3, r3
 8008d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008d8c:	4641      	mov	r1, r8
 8008d8e:	eb12 0a01 	adds.w	sl, r2, r1
 8008d92:	4649      	mov	r1, r9
 8008d94:	eb43 0b01 	adc.w	fp, r3, r1
 8008d98:	f04f 0200 	mov.w	r2, #0
 8008d9c:	f04f 0300 	mov.w	r3, #0
 8008da0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008da4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008da8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008dac:	4692      	mov	sl, r2
 8008dae:	469b      	mov	fp, r3
 8008db0:	4643      	mov	r3, r8
 8008db2:	eb1a 0303 	adds.w	r3, sl, r3
 8008db6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008dba:	464b      	mov	r3, r9
 8008dbc:	eb4b 0303 	adc.w	r3, fp, r3
 8008dc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008dd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008dd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008dd8:	460b      	mov	r3, r1
 8008dda:	18db      	adds	r3, r3, r3
 8008ddc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dde:	4613      	mov	r3, r2
 8008de0:	eb42 0303 	adc.w	r3, r2, r3
 8008de4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008de6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008dea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008dee:	f7f7 ff5b 	bl	8000ca8 <__aeabi_uldivmod>
 8008df2:	4602      	mov	r2, r0
 8008df4:	460b      	mov	r3, r1
 8008df6:	4611      	mov	r1, r2
 8008df8:	4b3b      	ldr	r3, [pc, #236]	@ (8008ee8 <UART_SetConfig+0x2d4>)
 8008dfa:	fba3 2301 	umull	r2, r3, r3, r1
 8008dfe:	095b      	lsrs	r3, r3, #5
 8008e00:	2264      	movs	r2, #100	@ 0x64
 8008e02:	fb02 f303 	mul.w	r3, r2, r3
 8008e06:	1acb      	subs	r3, r1, r3
 8008e08:	00db      	lsls	r3, r3, #3
 8008e0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008e0e:	4b36      	ldr	r3, [pc, #216]	@ (8008ee8 <UART_SetConfig+0x2d4>)
 8008e10:	fba3 2302 	umull	r2, r3, r3, r2
 8008e14:	095b      	lsrs	r3, r3, #5
 8008e16:	005b      	lsls	r3, r3, #1
 8008e18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008e1c:	441c      	add	r4, r3
 8008e1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e22:	2200      	movs	r2, #0
 8008e24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008e2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008e30:	4642      	mov	r2, r8
 8008e32:	464b      	mov	r3, r9
 8008e34:	1891      	adds	r1, r2, r2
 8008e36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008e38:	415b      	adcs	r3, r3
 8008e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008e40:	4641      	mov	r1, r8
 8008e42:	1851      	adds	r1, r2, r1
 8008e44:	6339      	str	r1, [r7, #48]	@ 0x30
 8008e46:	4649      	mov	r1, r9
 8008e48:	414b      	adcs	r3, r1
 8008e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e4c:	f04f 0200 	mov.w	r2, #0
 8008e50:	f04f 0300 	mov.w	r3, #0
 8008e54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008e58:	4659      	mov	r1, fp
 8008e5a:	00cb      	lsls	r3, r1, #3
 8008e5c:	4651      	mov	r1, sl
 8008e5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e62:	4651      	mov	r1, sl
 8008e64:	00ca      	lsls	r2, r1, #3
 8008e66:	4610      	mov	r0, r2
 8008e68:	4619      	mov	r1, r3
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	4642      	mov	r2, r8
 8008e6e:	189b      	adds	r3, r3, r2
 8008e70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e74:	464b      	mov	r3, r9
 8008e76:	460a      	mov	r2, r1
 8008e78:	eb42 0303 	adc.w	r3, r2, r3
 8008e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008e90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008e94:	460b      	mov	r3, r1
 8008e96:	18db      	adds	r3, r3, r3
 8008e98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	eb42 0303 	adc.w	r3, r2, r3
 8008ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008ea6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008eaa:	f7f7 fefd 	bl	8000ca8 <__aeabi_uldivmod>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008ee8 <UART_SetConfig+0x2d4>)
 8008eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8008eb8:	095b      	lsrs	r3, r3, #5
 8008eba:	2164      	movs	r1, #100	@ 0x64
 8008ebc:	fb01 f303 	mul.w	r3, r1, r3
 8008ec0:	1ad3      	subs	r3, r2, r3
 8008ec2:	00db      	lsls	r3, r3, #3
 8008ec4:	3332      	adds	r3, #50	@ 0x32
 8008ec6:	4a08      	ldr	r2, [pc, #32]	@ (8008ee8 <UART_SetConfig+0x2d4>)
 8008ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ecc:	095b      	lsrs	r3, r3, #5
 8008ece:	f003 0207 	and.w	r2, r3, #7
 8008ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4422      	add	r2, r4
 8008eda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008edc:	e106      	b.n	80090ec <UART_SetConfig+0x4d8>
 8008ede:	bf00      	nop
 8008ee0:	40011000 	.word	0x40011000
 8008ee4:	40011400 	.word	0x40011400
 8008ee8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ef6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008efa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008efe:	4642      	mov	r2, r8
 8008f00:	464b      	mov	r3, r9
 8008f02:	1891      	adds	r1, r2, r2
 8008f04:	6239      	str	r1, [r7, #32]
 8008f06:	415b      	adcs	r3, r3
 8008f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008f0e:	4641      	mov	r1, r8
 8008f10:	1854      	adds	r4, r2, r1
 8008f12:	4649      	mov	r1, r9
 8008f14:	eb43 0501 	adc.w	r5, r3, r1
 8008f18:	f04f 0200 	mov.w	r2, #0
 8008f1c:	f04f 0300 	mov.w	r3, #0
 8008f20:	00eb      	lsls	r3, r5, #3
 8008f22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008f26:	00e2      	lsls	r2, r4, #3
 8008f28:	4614      	mov	r4, r2
 8008f2a:	461d      	mov	r5, r3
 8008f2c:	4643      	mov	r3, r8
 8008f2e:	18e3      	adds	r3, r4, r3
 8008f30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008f34:	464b      	mov	r3, r9
 8008f36:	eb45 0303 	adc.w	r3, r5, r3
 8008f3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008f4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008f4e:	f04f 0200 	mov.w	r2, #0
 8008f52:	f04f 0300 	mov.w	r3, #0
 8008f56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	008b      	lsls	r3, r1, #2
 8008f5e:	4621      	mov	r1, r4
 8008f60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f64:	4621      	mov	r1, r4
 8008f66:	008a      	lsls	r2, r1, #2
 8008f68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008f6c:	f7f7 fe9c 	bl	8000ca8 <__aeabi_uldivmod>
 8008f70:	4602      	mov	r2, r0
 8008f72:	460b      	mov	r3, r1
 8008f74:	4b60      	ldr	r3, [pc, #384]	@ (80090f8 <UART_SetConfig+0x4e4>)
 8008f76:	fba3 2302 	umull	r2, r3, r3, r2
 8008f7a:	095b      	lsrs	r3, r3, #5
 8008f7c:	011c      	lsls	r4, r3, #4
 8008f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f82:	2200      	movs	r2, #0
 8008f84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008f8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008f90:	4642      	mov	r2, r8
 8008f92:	464b      	mov	r3, r9
 8008f94:	1891      	adds	r1, r2, r2
 8008f96:	61b9      	str	r1, [r7, #24]
 8008f98:	415b      	adcs	r3, r3
 8008f9a:	61fb      	str	r3, [r7, #28]
 8008f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008fa0:	4641      	mov	r1, r8
 8008fa2:	1851      	adds	r1, r2, r1
 8008fa4:	6139      	str	r1, [r7, #16]
 8008fa6:	4649      	mov	r1, r9
 8008fa8:	414b      	adcs	r3, r1
 8008faa:	617b      	str	r3, [r7, #20]
 8008fac:	f04f 0200 	mov.w	r2, #0
 8008fb0:	f04f 0300 	mov.w	r3, #0
 8008fb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008fb8:	4659      	mov	r1, fp
 8008fba:	00cb      	lsls	r3, r1, #3
 8008fbc:	4651      	mov	r1, sl
 8008fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fc2:	4651      	mov	r1, sl
 8008fc4:	00ca      	lsls	r2, r1, #3
 8008fc6:	4610      	mov	r0, r2
 8008fc8:	4619      	mov	r1, r3
 8008fca:	4603      	mov	r3, r0
 8008fcc:	4642      	mov	r2, r8
 8008fce:	189b      	adds	r3, r3, r2
 8008fd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008fd4:	464b      	mov	r3, r9
 8008fd6:	460a      	mov	r2, r1
 8008fd8:	eb42 0303 	adc.w	r3, r2, r3
 8008fdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008fea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008fec:	f04f 0200 	mov.w	r2, #0
 8008ff0:	f04f 0300 	mov.w	r3, #0
 8008ff4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008ff8:	4649      	mov	r1, r9
 8008ffa:	008b      	lsls	r3, r1, #2
 8008ffc:	4641      	mov	r1, r8
 8008ffe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009002:	4641      	mov	r1, r8
 8009004:	008a      	lsls	r2, r1, #2
 8009006:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800900a:	f7f7 fe4d 	bl	8000ca8 <__aeabi_uldivmod>
 800900e:	4602      	mov	r2, r0
 8009010:	460b      	mov	r3, r1
 8009012:	4611      	mov	r1, r2
 8009014:	4b38      	ldr	r3, [pc, #224]	@ (80090f8 <UART_SetConfig+0x4e4>)
 8009016:	fba3 2301 	umull	r2, r3, r3, r1
 800901a:	095b      	lsrs	r3, r3, #5
 800901c:	2264      	movs	r2, #100	@ 0x64
 800901e:	fb02 f303 	mul.w	r3, r2, r3
 8009022:	1acb      	subs	r3, r1, r3
 8009024:	011b      	lsls	r3, r3, #4
 8009026:	3332      	adds	r3, #50	@ 0x32
 8009028:	4a33      	ldr	r2, [pc, #204]	@ (80090f8 <UART_SetConfig+0x4e4>)
 800902a:	fba2 2303 	umull	r2, r3, r2, r3
 800902e:	095b      	lsrs	r3, r3, #5
 8009030:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009034:	441c      	add	r4, r3
 8009036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800903a:	2200      	movs	r2, #0
 800903c:	673b      	str	r3, [r7, #112]	@ 0x70
 800903e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009040:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009044:	4642      	mov	r2, r8
 8009046:	464b      	mov	r3, r9
 8009048:	1891      	adds	r1, r2, r2
 800904a:	60b9      	str	r1, [r7, #8]
 800904c:	415b      	adcs	r3, r3
 800904e:	60fb      	str	r3, [r7, #12]
 8009050:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009054:	4641      	mov	r1, r8
 8009056:	1851      	adds	r1, r2, r1
 8009058:	6039      	str	r1, [r7, #0]
 800905a:	4649      	mov	r1, r9
 800905c:	414b      	adcs	r3, r1
 800905e:	607b      	str	r3, [r7, #4]
 8009060:	f04f 0200 	mov.w	r2, #0
 8009064:	f04f 0300 	mov.w	r3, #0
 8009068:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800906c:	4659      	mov	r1, fp
 800906e:	00cb      	lsls	r3, r1, #3
 8009070:	4651      	mov	r1, sl
 8009072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009076:	4651      	mov	r1, sl
 8009078:	00ca      	lsls	r2, r1, #3
 800907a:	4610      	mov	r0, r2
 800907c:	4619      	mov	r1, r3
 800907e:	4603      	mov	r3, r0
 8009080:	4642      	mov	r2, r8
 8009082:	189b      	adds	r3, r3, r2
 8009084:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009086:	464b      	mov	r3, r9
 8009088:	460a      	mov	r2, r1
 800908a:	eb42 0303 	adc.w	r3, r2, r3
 800908e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	2200      	movs	r2, #0
 8009098:	663b      	str	r3, [r7, #96]	@ 0x60
 800909a:	667a      	str	r2, [r7, #100]	@ 0x64
 800909c:	f04f 0200 	mov.w	r2, #0
 80090a0:	f04f 0300 	mov.w	r3, #0
 80090a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80090a8:	4649      	mov	r1, r9
 80090aa:	008b      	lsls	r3, r1, #2
 80090ac:	4641      	mov	r1, r8
 80090ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090b2:	4641      	mov	r1, r8
 80090b4:	008a      	lsls	r2, r1, #2
 80090b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80090ba:	f7f7 fdf5 	bl	8000ca8 <__aeabi_uldivmod>
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	4b0d      	ldr	r3, [pc, #52]	@ (80090f8 <UART_SetConfig+0x4e4>)
 80090c4:	fba3 1302 	umull	r1, r3, r3, r2
 80090c8:	095b      	lsrs	r3, r3, #5
 80090ca:	2164      	movs	r1, #100	@ 0x64
 80090cc:	fb01 f303 	mul.w	r3, r1, r3
 80090d0:	1ad3      	subs	r3, r2, r3
 80090d2:	011b      	lsls	r3, r3, #4
 80090d4:	3332      	adds	r3, #50	@ 0x32
 80090d6:	4a08      	ldr	r2, [pc, #32]	@ (80090f8 <UART_SetConfig+0x4e4>)
 80090d8:	fba2 2303 	umull	r2, r3, r2, r3
 80090dc:	095b      	lsrs	r3, r3, #5
 80090de:	f003 020f 	and.w	r2, r3, #15
 80090e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4422      	add	r2, r4
 80090ea:	609a      	str	r2, [r3, #8]
}
 80090ec:	bf00      	nop
 80090ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80090f2:	46bd      	mov	sp, r7
 80090f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090f8:	51eb851f 	.word	0x51eb851f

080090fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	4603      	mov	r3, r0
 8009104:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009106:	2300      	movs	r3, #0
 8009108:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800910a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800910e:	2b84      	cmp	r3, #132	@ 0x84
 8009110:	d005      	beq.n	800911e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009112:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	4413      	add	r3, r2
 800911a:	3303      	adds	r3, #3
 800911c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800911e:	68fb      	ldr	r3, [r7, #12]
}
 8009120:	4618      	mov	r0, r3
 8009122:	3714      	adds	r7, #20
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009132:	f3ef 8305 	mrs	r3, IPSR
 8009136:	607b      	str	r3, [r7, #4]
  return(result);
 8009138:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800913a:	2b00      	cmp	r3, #0
 800913c:	bf14      	ite	ne
 800913e:	2301      	movne	r3, #1
 8009140:	2300      	moveq	r3, #0
 8009142:	b2db      	uxtb	r3, r3
}
 8009144:	4618      	mov	r0, r3
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009154:	f001 f962 	bl	800a41c <vTaskStartScheduler>
  
  return osOK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	bd80      	pop	{r7, pc}

0800915e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800915e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009160:	b089      	sub	sp, #36	@ 0x24
 8009162:	af04      	add	r7, sp, #16
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d020      	beq.n	80091b2 <osThreadCreate+0x54>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	699b      	ldr	r3, [r3, #24]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d01c      	beq.n	80091b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	685c      	ldr	r4, [r3, #4]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	691e      	ldr	r6, [r3, #16]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800918a:	4618      	mov	r0, r3
 800918c:	f7ff ffb6 	bl	80090fc <makeFreeRtosPriority>
 8009190:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	695b      	ldr	r3, [r3, #20]
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800919a:	9202      	str	r2, [sp, #8]
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	9100      	str	r1, [sp, #0]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	4632      	mov	r2, r6
 80091a4:	4629      	mov	r1, r5
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 ff52 	bl	800a050 <xTaskCreateStatic>
 80091ac:	4603      	mov	r3, r0
 80091ae:	60fb      	str	r3, [r7, #12]
 80091b0:	e01c      	b.n	80091ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	685c      	ldr	r4, [r3, #4]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80091be:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7ff ff98 	bl	80090fc <makeFreeRtosPriority>
 80091cc:	4602      	mov	r2, r0
 80091ce:	f107 030c 	add.w	r3, r7, #12
 80091d2:	9301      	str	r3, [sp, #4]
 80091d4:	9200      	str	r2, [sp, #0]
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	4632      	mov	r2, r6
 80091da:	4629      	mov	r1, r5
 80091dc:	4620      	mov	r0, r4
 80091de:	f000 ff97 	bl	800a110 <xTaskCreate>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d001      	beq.n	80091ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80091e8:	2300      	movs	r3, #0
 80091ea:	e000      	b.n	80091ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80091ec:	68fb      	ldr	r3, [r7, #12]
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3714      	adds	r7, #20
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080091f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b084      	sub	sp, #16
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d001      	beq.n	800920c <osDelay+0x16>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	e000      	b.n	800920e <osDelay+0x18>
 800920c:	2301      	movs	r3, #1
 800920e:	4618      	mov	r0, r3
 8009210:	f001 f8ce 	bl	800a3b0 <vTaskDelay>
  
  return osOK;
 8009214:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009216:	4618      	mov	r0, r3
 8009218:	3710      	adds	r7, #16
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800921e:	b580      	push	{r7, lr}
 8009220:	b086      	sub	sp, #24
 8009222:	af02      	add	r7, sp, #8
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d00f      	beq.n	8009250 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2b01      	cmp	r3, #1
 8009234:	d10a      	bne.n	800924c <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	2203      	movs	r2, #3
 800923c:	9200      	str	r2, [sp, #0]
 800923e:	2200      	movs	r2, #0
 8009240:	2100      	movs	r1, #0
 8009242:	2001      	movs	r0, #1
 8009244:	f000 fa18 	bl	8009678 <xQueueGenericCreateStatic>
 8009248:	4603      	mov	r3, r0
 800924a:	e016      	b.n	800927a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800924c:	2300      	movs	r3, #0
 800924e:	e014      	b.n	800927a <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	2b01      	cmp	r3, #1
 8009254:	d110      	bne.n	8009278 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8009256:	2203      	movs	r2, #3
 8009258:	2100      	movs	r1, #0
 800925a:	2001      	movs	r0, #1
 800925c:	f000 fa89 	bl	8009772 <xQueueGenericCreate>
 8009260:	60f8      	str	r0, [r7, #12]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d005      	beq.n	8009274 <osSemaphoreCreate+0x56>
 8009268:	2300      	movs	r3, #0
 800926a:	2200      	movs	r2, #0
 800926c:	2100      	movs	r1, #0
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fada 	bl	8009828 <xQueueGenericSend>
      return sema;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	e000      	b.n	800927a <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009278:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009282:	b590      	push	{r4, r7, lr}
 8009284:	b085      	sub	sp, #20
 8009286:	af02      	add	r7, sp, #8
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d011      	beq.n	80092b8 <osMessageCreate+0x36>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00d      	beq.n	80092b8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6859      	ldr	r1, [r3, #4]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	689a      	ldr	r2, [r3, #8]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	2400      	movs	r4, #0
 80092ae:	9400      	str	r4, [sp, #0]
 80092b0:	f000 f9e2 	bl	8009678 <xQueueGenericCreateStatic>
 80092b4:	4603      	mov	r3, r0
 80092b6:	e008      	b.n	80092ca <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6818      	ldr	r0, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	4619      	mov	r1, r3
 80092c4:	f000 fa55 	bl	8009772 <xQueueGenericCreate>
 80092c8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	370c      	adds	r7, #12
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd90      	pop	{r4, r7, pc}
	...

080092d4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b086      	sub	sp, #24
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80092e0:	2300      	movs	r3, #0
 80092e2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d101      	bne.n	80092f2 <osMessagePut+0x1e>
    ticks = 1;
 80092ee:	2301      	movs	r3, #1
 80092f0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80092f2:	f7ff ff1b 	bl	800912c <inHandlerMode>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d018      	beq.n	800932e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80092fc:	f107 0210 	add.w	r2, r7, #16
 8009300:	f107 0108 	add.w	r1, r7, #8
 8009304:	2300      	movs	r3, #0
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 fb90 	bl	8009a2c <xQueueGenericSendFromISR>
 800930c:	4603      	mov	r3, r0
 800930e:	2b01      	cmp	r3, #1
 8009310:	d001      	beq.n	8009316 <osMessagePut+0x42>
      return osErrorOS;
 8009312:	23ff      	movs	r3, #255	@ 0xff
 8009314:	e018      	b.n	8009348 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d014      	beq.n	8009346 <osMessagePut+0x72>
 800931c:	4b0c      	ldr	r3, [pc, #48]	@ (8009350 <osMessagePut+0x7c>)
 800931e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009322:	601a      	str	r2, [r3, #0]
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	e00b      	b.n	8009346 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800932e:	f107 0108 	add.w	r1, r7, #8
 8009332:	2300      	movs	r3, #0
 8009334:	697a      	ldr	r2, [r7, #20]
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f000 fa76 	bl	8009828 <xQueueGenericSend>
 800933c:	4603      	mov	r3, r0
 800933e:	2b01      	cmp	r3, #1
 8009340:	d001      	beq.n	8009346 <osMessagePut+0x72>
      return osErrorOS;
 8009342:	23ff      	movs	r3, #255	@ 0xff
 8009344:	e000      	b.n	8009348 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3718      	adds	r7, #24
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	e000ed04 	.word	0xe000ed04

08009354 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009354:	b590      	push	{r4, r7, lr}
 8009356:	b08b      	sub	sp, #44	@ 0x2c
 8009358:	af00      	add	r7, sp, #0
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	60b9      	str	r1, [r7, #8]
 800935e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009364:	2300      	movs	r3, #0
 8009366:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d10a      	bne.n	8009384 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800936e:	2380      	movs	r3, #128	@ 0x80
 8009370:	617b      	str	r3, [r7, #20]
    return event;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	461c      	mov	r4, r3
 8009376:	f107 0314 	add.w	r3, r7, #20
 800937a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800937e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009382:	e054      	b.n	800942e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009384:	2300      	movs	r3, #0
 8009386:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009388:	2300      	movs	r3, #0
 800938a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009392:	d103      	bne.n	800939c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009394:	f04f 33ff 	mov.w	r3, #4294967295
 8009398:	627b      	str	r3, [r7, #36]	@ 0x24
 800939a:	e009      	b.n	80093b0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d006      	beq.n	80093b0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80093a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d101      	bne.n	80093b0 <osMessageGet+0x5c>
      ticks = 1;
 80093ac:	2301      	movs	r3, #1
 80093ae:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80093b0:	f7ff febc 	bl	800912c <inHandlerMode>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d01c      	beq.n	80093f4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80093ba:	f107 0220 	add.w	r2, r7, #32
 80093be:	f107 0314 	add.w	r3, r7, #20
 80093c2:	3304      	adds	r3, #4
 80093c4:	4619      	mov	r1, r3
 80093c6:	68b8      	ldr	r0, [r7, #8]
 80093c8:	f000 fcb0 	bl	8009d2c <xQueueReceiveFromISR>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d102      	bne.n	80093d8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80093d2:	2310      	movs	r3, #16
 80093d4:	617b      	str	r3, [r7, #20]
 80093d6:	e001      	b.n	80093dc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80093d8:	2300      	movs	r3, #0
 80093da:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80093dc:	6a3b      	ldr	r3, [r7, #32]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d01d      	beq.n	800941e <osMessageGet+0xca>
 80093e2:	4b15      	ldr	r3, [pc, #84]	@ (8009438 <osMessageGet+0xe4>)
 80093e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093e8:	601a      	str	r2, [r3, #0]
 80093ea:	f3bf 8f4f 	dsb	sy
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	e014      	b.n	800941e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80093f4:	f107 0314 	add.w	r3, r7, #20
 80093f8:	3304      	adds	r3, #4
 80093fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093fc:	4619      	mov	r1, r3
 80093fe:	68b8      	ldr	r0, [r7, #8]
 8009400:	f000 fbb2 	bl	8009b68 <xQueueReceive>
 8009404:	4603      	mov	r3, r0
 8009406:	2b01      	cmp	r3, #1
 8009408:	d102      	bne.n	8009410 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800940a:	2310      	movs	r3, #16
 800940c:	617b      	str	r3, [r7, #20]
 800940e:	e006      	b.n	800941e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <osMessageGet+0xc6>
 8009416:	2300      	movs	r3, #0
 8009418:	e000      	b.n	800941c <osMessageGet+0xc8>
 800941a:	2340      	movs	r3, #64	@ 0x40
 800941c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	461c      	mov	r4, r3
 8009422:	f107 0314 	add.w	r3, r7, #20
 8009426:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800942a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	372c      	adds	r7, #44	@ 0x2c
 8009432:	46bd      	mov	sp, r7
 8009434:	bd90      	pop	{r4, r7, pc}
 8009436:	bf00      	nop
 8009438:	e000ed04 	.word	0xe000ed04

0800943c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f103 0208 	add.w	r2, r3, #8
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f04f 32ff 	mov.w	r2, #4294967295
 8009454:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f103 0208 	add.w	r2, r3, #8
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f103 0208 	add.w	r2, r3, #8
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2200      	movs	r2, #0
 800946e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800948a:	bf00      	nop
 800948c:	370c      	adds	r7, #12
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr

08009496 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009496:	b480      	push	{r7}
 8009498:	b085      	sub	sp, #20
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
 800949e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	689a      	ldr	r2, [r3, #8]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	683a      	ldr	r2, [r7, #0]
 80094ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	683a      	ldr	r2, [r7, #0]
 80094c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	1c5a      	adds	r2, r3, #1
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	601a      	str	r2, [r3, #0]
}
 80094d2:	bf00      	nop
 80094d4:	3714      	adds	r7, #20
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094de:	b480      	push	{r7}
 80094e0:	b085      	sub	sp, #20
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
 80094e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f4:	d103      	bne.n	80094fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	60fb      	str	r3, [r7, #12]
 80094fc:	e00c      	b.n	8009518 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	3308      	adds	r3, #8
 8009502:	60fb      	str	r3, [r7, #12]
 8009504:	e002      	b.n	800950c <vListInsert+0x2e>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68ba      	ldr	r2, [r7, #8]
 8009514:	429a      	cmp	r2, r3
 8009516:	d2f6      	bcs.n	8009506 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	685a      	ldr	r2, [r3, #4]
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	683a      	ldr	r2, [r7, #0]
 8009526:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	683a      	ldr	r2, [r7, #0]
 8009532:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	1c5a      	adds	r2, r3, #1
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	601a      	str	r2, [r3, #0]
}
 8009544:	bf00      	nop
 8009546:	3714      	adds	r7, #20
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009550:	b480      	push	{r7}
 8009552:	b085      	sub	sp, #20
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	6892      	ldr	r2, [r2, #8]
 8009566:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	6852      	ldr	r2, [r2, #4]
 8009570:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	687a      	ldr	r2, [r7, #4]
 8009578:	429a      	cmp	r2, r3
 800957a:	d103      	bne.n	8009584 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	689a      	ldr	r2, [r3, #8]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	1e5a      	subs	r2, r3, #1
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
}
 8009598:	4618      	mov	r0, r3
 800959a:	3714      	adds	r7, #20
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10b      	bne.n	80095d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80095b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095bc:	f383 8811 	msr	BASEPRI, r3
 80095c0:	f3bf 8f6f 	isb	sy
 80095c4:	f3bf 8f4f 	dsb	sy
 80095c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80095ca:	bf00      	nop
 80095cc:	bf00      	nop
 80095ce:	e7fd      	b.n	80095cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80095d0:	f001 fd82 	bl	800b0d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681a      	ldr	r2, [r3, #0]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095dc:	68f9      	ldr	r1, [r7, #12]
 80095de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80095e0:	fb01 f303 	mul.w	r3, r1, r3
 80095e4:	441a      	add	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2200      	movs	r2, #0
 80095ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009600:	3b01      	subs	r3, #1
 8009602:	68f9      	ldr	r1, [r7, #12]
 8009604:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009606:	fb01 f303 	mul.w	r3, r1, r3
 800960a:	441a      	add	r2, r3
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	22ff      	movs	r2, #255	@ 0xff
 8009614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	22ff      	movs	r2, #255	@ 0xff
 800961c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d114      	bne.n	8009650 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d01a      	beq.n	8009664 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	3310      	adds	r3, #16
 8009632:	4618      	mov	r0, r3
 8009634:	f001 f94c 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d012      	beq.n	8009664 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800963e:	4b0d      	ldr	r3, [pc, #52]	@ (8009674 <xQueueGenericReset+0xd0>)
 8009640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	f3bf 8f6f 	isb	sy
 800964e:	e009      	b.n	8009664 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	3310      	adds	r3, #16
 8009654:	4618      	mov	r0, r3
 8009656:	f7ff fef1 	bl	800943c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3324      	adds	r3, #36	@ 0x24
 800965e:	4618      	mov	r0, r3
 8009660:	f7ff feec 	bl	800943c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009664:	f001 fd6a 	bl	800b13c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009668:	2301      	movs	r3, #1
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	e000ed04 	.word	0xe000ed04

08009678 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009678:	b580      	push	{r7, lr}
 800967a:	b08e      	sub	sp, #56	@ 0x38
 800967c:	af02      	add	r7, sp, #8
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	60b9      	str	r1, [r7, #8]
 8009682:	607a      	str	r2, [r7, #4]
 8009684:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10b      	bne.n	80096a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800968c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009690:	f383 8811 	msr	BASEPRI, r3
 8009694:	f3bf 8f6f 	isb	sy
 8009698:	f3bf 8f4f 	dsb	sy
 800969c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800969e:	bf00      	nop
 80096a0:	bf00      	nop
 80096a2:	e7fd      	b.n	80096a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10b      	bne.n	80096c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096bc:	bf00      	nop
 80096be:	bf00      	nop
 80096c0:	e7fd      	b.n	80096be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <xQueueGenericCreateStatic+0x56>
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d001      	beq.n	80096d2 <xQueueGenericCreateStatic+0x5a>
 80096ce:	2301      	movs	r3, #1
 80096d0:	e000      	b.n	80096d4 <xQueueGenericCreateStatic+0x5c>
 80096d2:	2300      	movs	r3, #0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d10b      	bne.n	80096f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80096d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096dc:	f383 8811 	msr	BASEPRI, r3
 80096e0:	f3bf 8f6f 	isb	sy
 80096e4:	f3bf 8f4f 	dsb	sy
 80096e8:	623b      	str	r3, [r7, #32]
}
 80096ea:	bf00      	nop
 80096ec:	bf00      	nop
 80096ee:	e7fd      	b.n	80096ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d102      	bne.n	80096fc <xQueueGenericCreateStatic+0x84>
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <xQueueGenericCreateStatic+0x88>
 80096fc:	2301      	movs	r3, #1
 80096fe:	e000      	b.n	8009702 <xQueueGenericCreateStatic+0x8a>
 8009700:	2300      	movs	r3, #0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10b      	bne.n	800971e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	61fb      	str	r3, [r7, #28]
}
 8009718:	bf00      	nop
 800971a:	bf00      	nop
 800971c:	e7fd      	b.n	800971a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800971e:	2348      	movs	r3, #72	@ 0x48
 8009720:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	2b48      	cmp	r3, #72	@ 0x48
 8009726:	d00b      	beq.n	8009740 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972c:	f383 8811 	msr	BASEPRI, r3
 8009730:	f3bf 8f6f 	isb	sy
 8009734:	f3bf 8f4f 	dsb	sy
 8009738:	61bb      	str	r3, [r7, #24]
}
 800973a:	bf00      	nop
 800973c:	bf00      	nop
 800973e:	e7fd      	b.n	800973c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009740:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00d      	beq.n	8009768 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800974c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009754:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975a:	9300      	str	r3, [sp, #0]
 800975c:	4613      	mov	r3, r2
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	68b9      	ldr	r1, [r7, #8]
 8009762:	68f8      	ldr	r0, [r7, #12]
 8009764:	f000 f840 	bl	80097e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800976a:	4618      	mov	r0, r3
 800976c:	3730      	adds	r7, #48	@ 0x30
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009772:	b580      	push	{r7, lr}
 8009774:	b08a      	sub	sp, #40	@ 0x28
 8009776:	af02      	add	r7, sp, #8
 8009778:	60f8      	str	r0, [r7, #12]
 800977a:	60b9      	str	r1, [r7, #8]
 800977c:	4613      	mov	r3, r2
 800977e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10b      	bne.n	800979e <xQueueGenericCreate+0x2c>
	__asm volatile
 8009786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	613b      	str	r3, [r7, #16]
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	e7fd      	b.n	800979a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	fb02 f303 	mul.w	r3, r2, r3
 80097a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097a8:	69fb      	ldr	r3, [r7, #28]
 80097aa:	3348      	adds	r3, #72	@ 0x48
 80097ac:	4618      	mov	r0, r3
 80097ae:	f001 fdb5 	bl	800b31c <pvPortMalloc>
 80097b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d011      	beq.n	80097de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	3348      	adds	r3, #72	@ 0x48
 80097c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80097cc:	79fa      	ldrb	r2, [r7, #7]
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	4613      	mov	r3, r2
 80097d4:	697a      	ldr	r2, [r7, #20]
 80097d6:	68b9      	ldr	r1, [r7, #8]
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 f805 	bl	80097e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80097de:	69bb      	ldr	r3, [r7, #24]
	}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3720      	adds	r7, #32
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b084      	sub	sp, #16
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
 80097f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d103      	bne.n	8009804 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	69ba      	ldr	r2, [r7, #24]
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	e002      	b.n	800980a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	68fa      	ldr	r2, [r7, #12]
 800980e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009816:	2101      	movs	r1, #1
 8009818:	69b8      	ldr	r0, [r7, #24]
 800981a:	f7ff fec3 	bl	80095a4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800981e:	bf00      	nop
 8009820:	3710      	adds	r7, #16
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
	...

08009828 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b08e      	sub	sp, #56	@ 0x38
 800982c:	af00      	add	r7, sp, #0
 800982e:	60f8      	str	r0, [r7, #12]
 8009830:	60b9      	str	r1, [r7, #8]
 8009832:	607a      	str	r2, [r7, #4]
 8009834:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009836:	2300      	movs	r3, #0
 8009838:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800983e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10b      	bne.n	800985c <xQueueGenericSend+0x34>
	__asm volatile
 8009844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009848:	f383 8811 	msr	BASEPRI, r3
 800984c:	f3bf 8f6f 	isb	sy
 8009850:	f3bf 8f4f 	dsb	sy
 8009854:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009856:	bf00      	nop
 8009858:	bf00      	nop
 800985a:	e7fd      	b.n	8009858 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d103      	bne.n	800986a <xQueueGenericSend+0x42>
 8009862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009866:	2b00      	cmp	r3, #0
 8009868:	d101      	bne.n	800986e <xQueueGenericSend+0x46>
 800986a:	2301      	movs	r3, #1
 800986c:	e000      	b.n	8009870 <xQueueGenericSend+0x48>
 800986e:	2300      	movs	r3, #0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d10b      	bne.n	800988c <xQueueGenericSend+0x64>
	__asm volatile
 8009874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009878:	f383 8811 	msr	BASEPRI, r3
 800987c:	f3bf 8f6f 	isb	sy
 8009880:	f3bf 8f4f 	dsb	sy
 8009884:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009886:	bf00      	nop
 8009888:	bf00      	nop
 800988a:	e7fd      	b.n	8009888 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	2b02      	cmp	r3, #2
 8009890:	d103      	bne.n	800989a <xQueueGenericSend+0x72>
 8009892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009896:	2b01      	cmp	r3, #1
 8009898:	d101      	bne.n	800989e <xQueueGenericSend+0x76>
 800989a:	2301      	movs	r3, #1
 800989c:	e000      	b.n	80098a0 <xQueueGenericSend+0x78>
 800989e:	2300      	movs	r3, #0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10b      	bne.n	80098bc <xQueueGenericSend+0x94>
	__asm volatile
 80098a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a8:	f383 8811 	msr	BASEPRI, r3
 80098ac:	f3bf 8f6f 	isb	sy
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	623b      	str	r3, [r7, #32]
}
 80098b6:	bf00      	nop
 80098b8:	bf00      	nop
 80098ba:	e7fd      	b.n	80098b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098bc:	f001 f9ce 	bl	800ac5c <xTaskGetSchedulerState>
 80098c0:	4603      	mov	r3, r0
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d102      	bne.n	80098cc <xQueueGenericSend+0xa4>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d101      	bne.n	80098d0 <xQueueGenericSend+0xa8>
 80098cc:	2301      	movs	r3, #1
 80098ce:	e000      	b.n	80098d2 <xQueueGenericSend+0xaa>
 80098d0:	2300      	movs	r3, #0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d10b      	bne.n	80098ee <xQueueGenericSend+0xc6>
	__asm volatile
 80098d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098da:	f383 8811 	msr	BASEPRI, r3
 80098de:	f3bf 8f6f 	isb	sy
 80098e2:	f3bf 8f4f 	dsb	sy
 80098e6:	61fb      	str	r3, [r7, #28]
}
 80098e8:	bf00      	nop
 80098ea:	bf00      	nop
 80098ec:	e7fd      	b.n	80098ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80098ee:	f001 fbf3 	bl	800b0d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80098f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d302      	bcc.n	8009904 <xQueueGenericSend+0xdc>
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2b02      	cmp	r3, #2
 8009902:	d129      	bne.n	8009958 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009904:	683a      	ldr	r2, [r7, #0]
 8009906:	68b9      	ldr	r1, [r7, #8]
 8009908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800990a:	f000 fa91 	bl	8009e30 <prvCopyDataToQueue>
 800990e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009914:	2b00      	cmp	r3, #0
 8009916:	d010      	beq.n	800993a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991a:	3324      	adds	r3, #36	@ 0x24
 800991c:	4618      	mov	r0, r3
 800991e:	f000 ffd7 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d013      	beq.n	8009950 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009928:	4b3f      	ldr	r3, [pc, #252]	@ (8009a28 <xQueueGenericSend+0x200>)
 800992a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800992e:	601a      	str	r2, [r3, #0]
 8009930:	f3bf 8f4f 	dsb	sy
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	e00a      	b.n	8009950 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800993a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993c:	2b00      	cmp	r3, #0
 800993e:	d007      	beq.n	8009950 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009940:	4b39      	ldr	r3, [pc, #228]	@ (8009a28 <xQueueGenericSend+0x200>)
 8009942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009950:	f001 fbf4 	bl	800b13c <vPortExitCritical>
				return pdPASS;
 8009954:	2301      	movs	r3, #1
 8009956:	e063      	b.n	8009a20 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d103      	bne.n	8009966 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800995e:	f001 fbed 	bl	800b13c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009962:	2300      	movs	r3, #0
 8009964:	e05c      	b.n	8009a20 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009968:	2b00      	cmp	r3, #0
 800996a:	d106      	bne.n	800997a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800996c:	f107 0314 	add.w	r3, r7, #20
 8009970:	4618      	mov	r0, r3
 8009972:	f001 f811 	bl	800a998 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009976:	2301      	movs	r3, #1
 8009978:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800997a:	f001 fbdf 	bl	800b13c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800997e:	f000 fdb7 	bl	800a4f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009982:	f001 fba9 	bl	800b0d8 <vPortEnterCritical>
 8009986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009988:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800998c:	b25b      	sxtb	r3, r3
 800998e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009992:	d103      	bne.n	800999c <xQueueGenericSend+0x174>
 8009994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009996:	2200      	movs	r2, #0
 8009998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800999c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800999e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80099a2:	b25b      	sxtb	r3, r3
 80099a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a8:	d103      	bne.n	80099b2 <xQueueGenericSend+0x18a>
 80099aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ac:	2200      	movs	r2, #0
 80099ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099b2:	f001 fbc3 	bl	800b13c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80099b6:	1d3a      	adds	r2, r7, #4
 80099b8:	f107 0314 	add.w	r3, r7, #20
 80099bc:	4611      	mov	r1, r2
 80099be:	4618      	mov	r0, r3
 80099c0:	f001 f800 	bl	800a9c4 <xTaskCheckForTimeOut>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d124      	bne.n	8009a14 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80099ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80099cc:	f000 fb28 	bl	800a020 <prvIsQueueFull>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d018      	beq.n	8009a08 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80099d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d8:	3310      	adds	r3, #16
 80099da:	687a      	ldr	r2, [r7, #4]
 80099dc:	4611      	mov	r1, r2
 80099de:	4618      	mov	r0, r3
 80099e0:	f000 ff50 	bl	800a884 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80099e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80099e6:	f000 fab3 	bl	8009f50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80099ea:	f000 fd8f 	bl	800a50c <xTaskResumeAll>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f47f af7c 	bne.w	80098ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80099f6:	4b0c      	ldr	r3, [pc, #48]	@ (8009a28 <xQueueGenericSend+0x200>)
 80099f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099fc:	601a      	str	r2, [r3, #0]
 80099fe:	f3bf 8f4f 	dsb	sy
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	e772      	b.n	80098ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009a08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009a0a:	f000 faa1 	bl	8009f50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009a0e:	f000 fd7d 	bl	800a50c <xTaskResumeAll>
 8009a12:	e76c      	b.n	80098ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009a14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009a16:	f000 fa9b 	bl	8009f50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a1a:	f000 fd77 	bl	800a50c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009a1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3738      	adds	r7, #56	@ 0x38
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	e000ed04 	.word	0xe000ed04

08009a2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b090      	sub	sp, #64	@ 0x40
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
 8009a38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d10b      	bne.n	8009a5c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009a56:	bf00      	nop
 8009a58:	bf00      	nop
 8009a5a:	e7fd      	b.n	8009a58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d103      	bne.n	8009a6a <xQueueGenericSendFromISR+0x3e>
 8009a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <xQueueGenericSendFromISR+0x42>
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e000      	b.n	8009a70 <xQueueGenericSendFromISR+0x44>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d10b      	bne.n	8009a8c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a78:	f383 8811 	msr	BASEPRI, r3
 8009a7c:	f3bf 8f6f 	isb	sy
 8009a80:	f3bf 8f4f 	dsb	sy
 8009a84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009a86:	bf00      	nop
 8009a88:	bf00      	nop
 8009a8a:	e7fd      	b.n	8009a88 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	2b02      	cmp	r3, #2
 8009a90:	d103      	bne.n	8009a9a <xQueueGenericSendFromISR+0x6e>
 8009a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d101      	bne.n	8009a9e <xQueueGenericSendFromISR+0x72>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e000      	b.n	8009aa0 <xQueueGenericSendFromISR+0x74>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10b      	bne.n	8009abc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	623b      	str	r3, [r7, #32]
}
 8009ab6:	bf00      	nop
 8009ab8:	bf00      	nop
 8009aba:	e7fd      	b.n	8009ab8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009abc:	f001 fbec 	bl	800b298 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009ac0:	f3ef 8211 	mrs	r2, BASEPRI
 8009ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac8:	f383 8811 	msr	BASEPRI, r3
 8009acc:	f3bf 8f6f 	isb	sy
 8009ad0:	f3bf 8f4f 	dsb	sy
 8009ad4:	61fa      	str	r2, [r7, #28]
 8009ad6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009ad8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ada:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ade:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d302      	bcc.n	8009aee <xQueueGenericSendFromISR+0xc2>
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	2b02      	cmp	r3, #2
 8009aec:	d12f      	bne.n	8009b4e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009af0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009af4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009afe:	683a      	ldr	r2, [r7, #0]
 8009b00:	68b9      	ldr	r1, [r7, #8]
 8009b02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009b04:	f000 f994 	bl	8009e30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b08:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b10:	d112      	bne.n	8009b38 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d016      	beq.n	8009b48 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b1c:	3324      	adds	r3, #36	@ 0x24
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f000 fed6 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00e      	beq.n	8009b48 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d00b      	beq.n	8009b48 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	601a      	str	r2, [r3, #0]
 8009b36:	e007      	b.n	8009b48 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009b3c:	3301      	adds	r3, #1
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	b25a      	sxtb	r2, r3
 8009b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009b48:	2301      	movs	r3, #1
 8009b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009b4c:	e001      	b.n	8009b52 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b54:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009b5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3740      	adds	r7, #64	@ 0x40
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b08c      	sub	sp, #48	@ 0x30
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b74:	2300      	movs	r3, #0
 8009b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10b      	bne.n	8009b9a <xQueueReceive+0x32>
	__asm volatile
 8009b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b86:	f383 8811 	msr	BASEPRI, r3
 8009b8a:	f3bf 8f6f 	isb	sy
 8009b8e:	f3bf 8f4f 	dsb	sy
 8009b92:	623b      	str	r3, [r7, #32]
}
 8009b94:	bf00      	nop
 8009b96:	bf00      	nop
 8009b98:	e7fd      	b.n	8009b96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d103      	bne.n	8009ba8 <xQueueReceive+0x40>
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d101      	bne.n	8009bac <xQueueReceive+0x44>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e000      	b.n	8009bae <xQueueReceive+0x46>
 8009bac:	2300      	movs	r3, #0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d10b      	bne.n	8009bca <xQueueReceive+0x62>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb6:	f383 8811 	msr	BASEPRI, r3
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	61fb      	str	r3, [r7, #28]
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop
 8009bc8:	e7fd      	b.n	8009bc6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009bca:	f001 f847 	bl	800ac5c <xTaskGetSchedulerState>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d102      	bne.n	8009bda <xQueueReceive+0x72>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <xQueueReceive+0x76>
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e000      	b.n	8009be0 <xQueueReceive+0x78>
 8009bde:	2300      	movs	r3, #0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10b      	bne.n	8009bfc <xQueueReceive+0x94>
	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
 8009bf4:	61bb      	str	r3, [r7, #24]
}
 8009bf6:	bf00      	nop
 8009bf8:	bf00      	nop
 8009bfa:	e7fd      	b.n	8009bf8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009bfc:	f001 fa6c 	bl	800b0d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c04:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d01f      	beq.n	8009c4c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c0c:	68b9      	ldr	r1, [r7, #8]
 8009c0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c10:	f000 f978 	bl	8009f04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	1e5a      	subs	r2, r3, #1
 8009c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1e:	691b      	ldr	r3, [r3, #16]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d00f      	beq.n	8009c44 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c26:	3310      	adds	r3, #16
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f000 fe51 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d007      	beq.n	8009c44 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c34:	4b3c      	ldr	r3, [pc, #240]	@ (8009d28 <xQueueReceive+0x1c0>)
 8009c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c3a:	601a      	str	r2, [r3, #0]
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c44:	f001 fa7a 	bl	800b13c <vPortExitCritical>
				return pdPASS;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e069      	b.n	8009d20 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d103      	bne.n	8009c5a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009c52:	f001 fa73 	bl	800b13c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c56:	2300      	movs	r3, #0
 8009c58:	e062      	b.n	8009d20 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d106      	bne.n	8009c6e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c60:	f107 0310 	add.w	r3, r7, #16
 8009c64:	4618      	mov	r0, r3
 8009c66:	f000 fe97 	bl	800a998 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c6e:	f001 fa65 	bl	800b13c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c72:	f000 fc3d 	bl	800a4f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c76:	f001 fa2f 	bl	800b0d8 <vPortEnterCritical>
 8009c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c80:	b25b      	sxtb	r3, r3
 8009c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c86:	d103      	bne.n	8009c90 <xQueueReceive+0x128>
 8009c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c96:	b25b      	sxtb	r3, r3
 8009c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c9c:	d103      	bne.n	8009ca6 <xQueueReceive+0x13e>
 8009c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ca6:	f001 fa49 	bl	800b13c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009caa:	1d3a      	adds	r2, r7, #4
 8009cac:	f107 0310 	add.w	r3, r7, #16
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f000 fe86 	bl	800a9c4 <xTaskCheckForTimeOut>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d123      	bne.n	8009d06 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009cbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cc0:	f000 f998 	bl	8009ff4 <prvIsQueueEmpty>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d017      	beq.n	8009cfa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ccc:	3324      	adds	r3, #36	@ 0x24
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	4611      	mov	r1, r2
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f000 fdd6 	bl	800a884 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cda:	f000 f939 	bl	8009f50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009cde:	f000 fc15 	bl	800a50c <xTaskResumeAll>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d189      	bne.n	8009bfc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8009d28 <xQueueReceive+0x1c0>)
 8009cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cee:	601a      	str	r2, [r3, #0]
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	f3bf 8f6f 	isb	sy
 8009cf8:	e780      	b.n	8009bfc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cfc:	f000 f928 	bl	8009f50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d00:	f000 fc04 	bl	800a50c <xTaskResumeAll>
 8009d04:	e77a      	b.n	8009bfc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d08:	f000 f922 	bl	8009f50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d0c:	f000 fbfe 	bl	800a50c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d12:	f000 f96f 	bl	8009ff4 <prvIsQueueEmpty>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f43f af6f 	beq.w	8009bfc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d1e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3730      	adds	r7, #48	@ 0x30
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}
 8009d28:	e000ed04 	.word	0xe000ed04

08009d2c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b08e      	sub	sp, #56	@ 0x38
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d10b      	bne.n	8009d5a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d46:	f383 8811 	msr	BASEPRI, r3
 8009d4a:	f3bf 8f6f 	isb	sy
 8009d4e:	f3bf 8f4f 	dsb	sy
 8009d52:	623b      	str	r3, [r7, #32]
}
 8009d54:	bf00      	nop
 8009d56:	bf00      	nop
 8009d58:	e7fd      	b.n	8009d56 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d103      	bne.n	8009d68 <xQueueReceiveFromISR+0x3c>
 8009d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d101      	bne.n	8009d6c <xQueueReceiveFromISR+0x40>
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e000      	b.n	8009d6e <xQueueReceiveFromISR+0x42>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d10b      	bne.n	8009d8a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d76:	f383 8811 	msr	BASEPRI, r3
 8009d7a:	f3bf 8f6f 	isb	sy
 8009d7e:	f3bf 8f4f 	dsb	sy
 8009d82:	61fb      	str	r3, [r7, #28]
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop
 8009d88:	e7fd      	b.n	8009d86 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009d8a:	f001 fa85 	bl	800b298 <vPortValidateInterruptPriority>
	__asm volatile
 8009d8e:	f3ef 8211 	mrs	r2, BASEPRI
 8009d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	61ba      	str	r2, [r7, #24]
 8009da4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009da6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dae:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d02f      	beq.n	8009e16 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009dbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009dc0:	68b9      	ldr	r1, [r7, #8]
 8009dc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dc4:	f000 f89e 	bl	8009f04 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dca:	1e5a      	subs	r2, r3, #1
 8009dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dce:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009dd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd8:	d112      	bne.n	8009e00 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d016      	beq.n	8009e10 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de4:	3310      	adds	r3, #16
 8009de6:	4618      	mov	r0, r3
 8009de8:	f000 fd72 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d00e      	beq.n	8009e10 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00b      	beq.n	8009e10 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	601a      	str	r2, [r3, #0]
 8009dfe:	e007      	b.n	8009e10 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009e00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e04:	3301      	adds	r3, #1
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	b25a      	sxtb	r2, r3
 8009e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009e10:	2301      	movs	r3, #1
 8009e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e14:	e001      	b.n	8009e1a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009e16:	2300      	movs	r3, #0
 8009e18:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e1c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	f383 8811 	msr	BASEPRI, r3
}
 8009e24:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3738      	adds	r7, #56	@ 0x38
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b086      	sub	sp, #24
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d10d      	bne.n	8009e6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d14d      	bne.n	8009ef2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f000 ff1c 	bl	800ac98 <xTaskPriorityDisinherit>
 8009e60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2200      	movs	r2, #0
 8009e66:	609a      	str	r2, [r3, #8]
 8009e68:	e043      	b.n	8009ef2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d119      	bne.n	8009ea4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	6858      	ldr	r0, [r3, #4]
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e78:	461a      	mov	r2, r3
 8009e7a:	68b9      	ldr	r1, [r7, #8]
 8009e7c:	f002 fdbd 	bl	800c9fa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	685a      	ldr	r2, [r3, #4]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e88:	441a      	add	r2, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	685a      	ldr	r2, [r3, #4]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d32b      	bcc.n	8009ef2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681a      	ldr	r2, [r3, #0]
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	605a      	str	r2, [r3, #4]
 8009ea2:	e026      	b.n	8009ef2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	68d8      	ldr	r0, [r3, #12]
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eac:	461a      	mov	r2, r3
 8009eae:	68b9      	ldr	r1, [r7, #8]
 8009eb0:	f002 fda3 	bl	800c9fa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	68da      	ldr	r2, [r3, #12]
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ebc:	425b      	negs	r3, r3
 8009ebe:	441a      	add	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	68da      	ldr	r2, [r3, #12]
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d207      	bcs.n	8009ee0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	689a      	ldr	r2, [r3, #8]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ed8:	425b      	negs	r3, r3
 8009eda:	441a      	add	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d105      	bne.n	8009ef2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	1c5a      	adds	r2, r3, #1
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009efa:	697b      	ldr	r3, [r7, #20]
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3718      	adds	r7, #24
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bd80      	pop	{r7, pc}

08009f04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d018      	beq.n	8009f48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	68da      	ldr	r2, [r3, #12]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f1e:	441a      	add	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	68da      	ldr	r2, [r3, #12]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d303      	bcc.n	8009f38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	68d9      	ldr	r1, [r3, #12]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f40:	461a      	mov	r2, r3
 8009f42:	6838      	ldr	r0, [r7, #0]
 8009f44:	f002 fd59 	bl	800c9fa <memcpy>
	}
}
 8009f48:	bf00      	nop
 8009f4a:	3708      	adds	r7, #8
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009f58:	f001 f8be 	bl	800b0d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f64:	e011      	b.n	8009f8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d012      	beq.n	8009f94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	3324      	adds	r3, #36	@ 0x24
 8009f72:	4618      	mov	r0, r3
 8009f74:	f000 fcac 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d001      	beq.n	8009f82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009f7e:	f000 fd85 	bl	800aa8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009f82:	7bfb      	ldrb	r3, [r7, #15]
 8009f84:	3b01      	subs	r3, #1
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dce9      	bgt.n	8009f66 <prvUnlockQueue+0x16>
 8009f92:	e000      	b.n	8009f96 <prvUnlockQueue+0x46>
					break;
 8009f94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	22ff      	movs	r2, #255	@ 0xff
 8009f9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009f9e:	f001 f8cd 	bl	800b13c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009fa2:	f001 f899 	bl	800b0d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009fac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fae:	e011      	b.n	8009fd4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d012      	beq.n	8009fde <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	3310      	adds	r3, #16
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f000 fc87 	bl	800a8d0 <xTaskRemoveFromEventList>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009fc8:	f000 fd60 	bl	800aa8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009fcc:	7bbb      	ldrb	r3, [r7, #14]
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	dce9      	bgt.n	8009fb0 <prvUnlockQueue+0x60>
 8009fdc:	e000      	b.n	8009fe0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009fde:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	22ff      	movs	r2, #255	@ 0xff
 8009fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009fe8:	f001 f8a8 	bl	800b13c <vPortExitCritical>
}
 8009fec:	bf00      	nop
 8009fee:	3710      	adds	r7, #16
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ffc:	f001 f86c 	bl	800b0d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a004:	2b00      	cmp	r3, #0
 800a006:	d102      	bne.n	800a00e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a008:	2301      	movs	r3, #1
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	e001      	b.n	800a012 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a00e:	2300      	movs	r3, #0
 800a010:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a012:	f001 f893 	bl	800b13c <vPortExitCritical>

	return xReturn;
 800a016:	68fb      	ldr	r3, [r7, #12]
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a028:	f001 f856 	bl	800b0d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a034:	429a      	cmp	r2, r3
 800a036:	d102      	bne.n	800a03e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a038:	2301      	movs	r3, #1
 800a03a:	60fb      	str	r3, [r7, #12]
 800a03c:	e001      	b.n	800a042 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a03e:	2300      	movs	r3, #0
 800a040:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a042:	f001 f87b 	bl	800b13c <vPortExitCritical>

	return xReturn;
 800a046:	68fb      	ldr	r3, [r7, #12]
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08e      	sub	sp, #56	@ 0x38
 800a054:	af04      	add	r7, sp, #16
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]
 800a05c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a060:	2b00      	cmp	r3, #0
 800a062:	d10b      	bne.n	800a07c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a068:	f383 8811 	msr	BASEPRI, r3
 800a06c:	f3bf 8f6f 	isb	sy
 800a070:	f3bf 8f4f 	dsb	sy
 800a074:	623b      	str	r3, [r7, #32]
}
 800a076:	bf00      	nop
 800a078:	bf00      	nop
 800a07a:	e7fd      	b.n	800a078 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d10b      	bne.n	800a09a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a086:	f383 8811 	msr	BASEPRI, r3
 800a08a:	f3bf 8f6f 	isb	sy
 800a08e:	f3bf 8f4f 	dsb	sy
 800a092:	61fb      	str	r3, [r7, #28]
}
 800a094:	bf00      	nop
 800a096:	bf00      	nop
 800a098:	e7fd      	b.n	800a096 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a09a:	23a0      	movs	r3, #160	@ 0xa0
 800a09c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	2ba0      	cmp	r3, #160	@ 0xa0
 800a0a2:	d00b      	beq.n	800a0bc <xTaskCreateStatic+0x6c>
	__asm volatile
 800a0a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0a8:	f383 8811 	msr	BASEPRI, r3
 800a0ac:	f3bf 8f6f 	isb	sy
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	61bb      	str	r3, [r7, #24]
}
 800a0b6:	bf00      	nop
 800a0b8:	bf00      	nop
 800a0ba:	e7fd      	b.n	800a0b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a0bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a0be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d01e      	beq.n	800a102 <xTaskCreateStatic+0xb2>
 800a0c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d01b      	beq.n	800a102 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a0d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d6:	2202      	movs	r2, #2
 800a0d8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a0dc:	2300      	movs	r3, #0
 800a0de:	9303      	str	r3, [sp, #12]
 800a0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e2:	9302      	str	r3, [sp, #8]
 800a0e4:	f107 0314 	add.w	r3, r7, #20
 800a0e8:	9301      	str	r3, [sp, #4]
 800a0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ec:	9300      	str	r3, [sp, #0]
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	68b9      	ldr	r1, [r7, #8]
 800a0f4:	68f8      	ldr	r0, [r7, #12]
 800a0f6:	f000 f851 	bl	800a19c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a0fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0fc:	f000 f8ee 	bl	800a2dc <prvAddNewTaskToReadyList>
 800a100:	e001      	b.n	800a106 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a102:	2300      	movs	r3, #0
 800a104:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a106:	697b      	ldr	r3, [r7, #20]
	}
 800a108:	4618      	mov	r0, r3
 800a10a:	3728      	adds	r7, #40	@ 0x28
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a110:	b580      	push	{r7, lr}
 800a112:	b08c      	sub	sp, #48	@ 0x30
 800a114:	af04      	add	r7, sp, #16
 800a116:	60f8      	str	r0, [r7, #12]
 800a118:	60b9      	str	r1, [r7, #8]
 800a11a:	603b      	str	r3, [r7, #0]
 800a11c:	4613      	mov	r3, r2
 800a11e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a120:	88fb      	ldrh	r3, [r7, #6]
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4618      	mov	r0, r3
 800a126:	f001 f8f9 	bl	800b31c <pvPortMalloc>
 800a12a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d00e      	beq.n	800a150 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a132:	20a0      	movs	r0, #160	@ 0xa0
 800a134:	f001 f8f2 	bl	800b31c <pvPortMalloc>
 800a138:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d003      	beq.n	800a148 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	697a      	ldr	r2, [r7, #20]
 800a144:	631a      	str	r2, [r3, #48]	@ 0x30
 800a146:	e005      	b.n	800a154 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a148:	6978      	ldr	r0, [r7, #20]
 800a14a:	f001 f9b5 	bl	800b4b8 <vPortFree>
 800a14e:	e001      	b.n	800a154 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a150:	2300      	movs	r3, #0
 800a152:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a154:	69fb      	ldr	r3, [r7, #28]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d017      	beq.n	800a18a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a15a:	69fb      	ldr	r3, [r7, #28]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a162:	88fa      	ldrh	r2, [r7, #6]
 800a164:	2300      	movs	r3, #0
 800a166:	9303      	str	r3, [sp, #12]
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	9302      	str	r3, [sp, #8]
 800a16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	68b9      	ldr	r1, [r7, #8]
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f000 f80f 	bl	800a19c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a17e:	69f8      	ldr	r0, [r7, #28]
 800a180:	f000 f8ac 	bl	800a2dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a184:	2301      	movs	r3, #1
 800a186:	61bb      	str	r3, [r7, #24]
 800a188:	e002      	b.n	800a190 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a18a:	f04f 33ff 	mov.w	r3, #4294967295
 800a18e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a190:	69bb      	ldr	r3, [r7, #24]
	}
 800a192:	4618      	mov	r0, r3
 800a194:	3720      	adds	r7, #32
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
	...

0800a19c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b088      	sub	sp, #32
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	607a      	str	r2, [r7, #4]
 800a1a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	4413      	add	r3, r2
 800a1ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a1bc:	69bb      	ldr	r3, [r7, #24]
 800a1be:	f023 0307 	bic.w	r3, r3, #7
 800a1c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	f003 0307 	and.w	r3, r3, #7
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00b      	beq.n	800a1e6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d2:	f383 8811 	msr	BASEPRI, r3
 800a1d6:	f3bf 8f6f 	isb	sy
 800a1da:	f3bf 8f4f 	dsb	sy
 800a1de:	617b      	str	r3, [r7, #20]
}
 800a1e0:	bf00      	nop
 800a1e2:	bf00      	nop
 800a1e4:	e7fd      	b.n	800a1e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d01f      	beq.n	800a22c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	61fb      	str	r3, [r7, #28]
 800a1f0:	e012      	b.n	800a218 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a1f2:	68ba      	ldr	r2, [r7, #8]
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	4413      	add	r3, r2
 800a1f8:	7819      	ldrb	r1, [r3, #0]
 800a1fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1fc:	69fb      	ldr	r3, [r7, #28]
 800a1fe:	4413      	add	r3, r2
 800a200:	3334      	adds	r3, #52	@ 0x34
 800a202:	460a      	mov	r2, r1
 800a204:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	4413      	add	r3, r2
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d006      	beq.n	800a220 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a212:	69fb      	ldr	r3, [r7, #28]
 800a214:	3301      	adds	r3, #1
 800a216:	61fb      	str	r3, [r7, #28]
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	2b0f      	cmp	r3, #15
 800a21c:	d9e9      	bls.n	800a1f2 <prvInitialiseNewTask+0x56>
 800a21e:	e000      	b.n	800a222 <prvInitialiseNewTask+0x86>
			{
				break;
 800a220:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a224:	2200      	movs	r2, #0
 800a226:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a22a:	e003      	b.n	800a234 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a22c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a22e:	2200      	movs	r2, #0
 800a230:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a236:	2b06      	cmp	r3, #6
 800a238:	d901      	bls.n	800a23e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a23a:	2306      	movs	r3, #6
 800a23c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a23e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a240:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a242:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a248:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24c:	2200      	movs	r2, #0
 800a24e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a252:	3304      	adds	r3, #4
 800a254:	4618      	mov	r0, r3
 800a256:	f7ff f911 	bl	800947c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a25c:	3318      	adds	r3, #24
 800a25e:	4618      	mov	r0, r3
 800a260:	f7ff f90c 	bl	800947c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a268:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a26a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a26c:	f1c3 0207 	rsb	r2, r3, #7
 800a270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a272:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a276:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a278:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	2200      	movs	r2, #0
 800a27e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a284:	2200      	movs	r2, #0
 800a286:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a28a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28c:	334c      	adds	r3, #76	@ 0x4c
 800a28e:	224c      	movs	r2, #76	@ 0x4c
 800a290:	2100      	movs	r1, #0
 800a292:	4618      	mov	r0, r3
 800a294:	f002 fabe 	bl	800c814 <memset>
 800a298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a29a:	4a0d      	ldr	r2, [pc, #52]	@ (800a2d0 <prvInitialiseNewTask+0x134>)
 800a29c:	651a      	str	r2, [r3, #80]	@ 0x50
 800a29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a0:	4a0c      	ldr	r2, [pc, #48]	@ (800a2d4 <prvInitialiseNewTask+0x138>)
 800a2a2:	655a      	str	r2, [r3, #84]	@ 0x54
 800a2a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a6:	4a0c      	ldr	r2, [pc, #48]	@ (800a2d8 <prvInitialiseNewTask+0x13c>)
 800a2a8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a2aa:	683a      	ldr	r2, [r7, #0]
 800a2ac:	68f9      	ldr	r1, [r7, #12]
 800a2ae:	69b8      	ldr	r0, [r7, #24]
 800a2b0:	f000 fde0 	bl	800ae74 <pxPortInitialiseStack>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d002      	beq.n	800a2c6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a2c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2c6:	bf00      	nop
 800a2c8:	3720      	adds	r7, #32
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	20005110 	.word	0x20005110
 800a2d4:	20005178 	.word	0x20005178
 800a2d8:	200051e0 	.word	0x200051e0

0800a2dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a2e4:	f000 fef8 	bl	800b0d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a2e8:	4b2a      	ldr	r3, [pc, #168]	@ (800a394 <prvAddNewTaskToReadyList+0xb8>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	4a29      	ldr	r2, [pc, #164]	@ (800a394 <prvAddNewTaskToReadyList+0xb8>)
 800a2f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a2f2:	4b29      	ldr	r3, [pc, #164]	@ (800a398 <prvAddNewTaskToReadyList+0xbc>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d109      	bne.n	800a30e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a2fa:	4a27      	ldr	r2, [pc, #156]	@ (800a398 <prvAddNewTaskToReadyList+0xbc>)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a300:	4b24      	ldr	r3, [pc, #144]	@ (800a394 <prvAddNewTaskToReadyList+0xb8>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b01      	cmp	r3, #1
 800a306:	d110      	bne.n	800a32a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a308:	f000 fbe4 	bl	800aad4 <prvInitialiseTaskLists>
 800a30c:	e00d      	b.n	800a32a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a30e:	4b23      	ldr	r3, [pc, #140]	@ (800a39c <prvAddNewTaskToReadyList+0xc0>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d109      	bne.n	800a32a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a316:	4b20      	ldr	r3, [pc, #128]	@ (800a398 <prvAddNewTaskToReadyList+0xbc>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a320:	429a      	cmp	r2, r3
 800a322:	d802      	bhi.n	800a32a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a324:	4a1c      	ldr	r2, [pc, #112]	@ (800a398 <prvAddNewTaskToReadyList+0xbc>)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a32a:	4b1d      	ldr	r3, [pc, #116]	@ (800a3a0 <prvAddNewTaskToReadyList+0xc4>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	3301      	adds	r3, #1
 800a330:	4a1b      	ldr	r2, [pc, #108]	@ (800a3a0 <prvAddNewTaskToReadyList+0xc4>)
 800a332:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a338:	2201      	movs	r2, #1
 800a33a:	409a      	lsls	r2, r3
 800a33c:	4b19      	ldr	r3, [pc, #100]	@ (800a3a4 <prvAddNewTaskToReadyList+0xc8>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4313      	orrs	r3, r2
 800a342:	4a18      	ldr	r2, [pc, #96]	@ (800a3a4 <prvAddNewTaskToReadyList+0xc8>)
 800a344:	6013      	str	r3, [r2, #0]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a34a:	4613      	mov	r3, r2
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4413      	add	r3, r2
 800a350:	009b      	lsls	r3, r3, #2
 800a352:	4a15      	ldr	r2, [pc, #84]	@ (800a3a8 <prvAddNewTaskToReadyList+0xcc>)
 800a354:	441a      	add	r2, r3
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	3304      	adds	r3, #4
 800a35a:	4619      	mov	r1, r3
 800a35c:	4610      	mov	r0, r2
 800a35e:	f7ff f89a 	bl	8009496 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a362:	f000 feeb 	bl	800b13c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a366:	4b0d      	ldr	r3, [pc, #52]	@ (800a39c <prvAddNewTaskToReadyList+0xc0>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00e      	beq.n	800a38c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a36e:	4b0a      	ldr	r3, [pc, #40]	@ (800a398 <prvAddNewTaskToReadyList+0xbc>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a378:	429a      	cmp	r2, r3
 800a37a:	d207      	bcs.n	800a38c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a37c:	4b0b      	ldr	r3, [pc, #44]	@ (800a3ac <prvAddNewTaskToReadyList+0xd0>)
 800a37e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	f3bf 8f4f 	dsb	sy
 800a388:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a38c:	bf00      	nop
 800a38e:	3708      	adds	r7, #8
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	200014b4 	.word	0x200014b4
 800a398:	200013b4 	.word	0x200013b4
 800a39c:	200014c0 	.word	0x200014c0
 800a3a0:	200014d0 	.word	0x200014d0
 800a3a4:	200014bc 	.word	0x200014bc
 800a3a8:	200013b8 	.word	0x200013b8
 800a3ac:	e000ed04 	.word	0xe000ed04

0800a3b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d018      	beq.n	800a3f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a3c2:	4b14      	ldr	r3, [pc, #80]	@ (800a414 <vTaskDelay+0x64>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00b      	beq.n	800a3e2 <vTaskDelay+0x32>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	60bb      	str	r3, [r7, #8]
}
 800a3dc:	bf00      	nop
 800a3de:	bf00      	nop
 800a3e0:	e7fd      	b.n	800a3de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a3e2:	f000 f885 	bl	800a4f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a3e6:	2100      	movs	r1, #0
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f000 fcdd 	bl	800ada8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a3ee:	f000 f88d 	bl	800a50c <xTaskResumeAll>
 800a3f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d107      	bne.n	800a40a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a3fa:	4b07      	ldr	r3, [pc, #28]	@ (800a418 <vTaskDelay+0x68>)
 800a3fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a400:	601a      	str	r2, [r3, #0]
 800a402:	f3bf 8f4f 	dsb	sy
 800a406:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a40a:	bf00      	nop
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	200014dc 	.word	0x200014dc
 800a418:	e000ed04 	.word	0xe000ed04

0800a41c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b08a      	sub	sp, #40	@ 0x28
 800a420:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a422:	2300      	movs	r3, #0
 800a424:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a426:	2300      	movs	r3, #0
 800a428:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a42a:	463a      	mov	r2, r7
 800a42c:	1d39      	adds	r1, r7, #4
 800a42e:	f107 0308 	add.w	r3, r7, #8
 800a432:	4618      	mov	r0, r3
 800a434:	f7f9 fb48 	bl	8003ac8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a438:	6839      	ldr	r1, [r7, #0]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	9202      	str	r2, [sp, #8]
 800a440:	9301      	str	r3, [sp, #4]
 800a442:	2300      	movs	r3, #0
 800a444:	9300      	str	r3, [sp, #0]
 800a446:	2300      	movs	r3, #0
 800a448:	460a      	mov	r2, r1
 800a44a:	4921      	ldr	r1, [pc, #132]	@ (800a4d0 <vTaskStartScheduler+0xb4>)
 800a44c:	4821      	ldr	r0, [pc, #132]	@ (800a4d4 <vTaskStartScheduler+0xb8>)
 800a44e:	f7ff fdff 	bl	800a050 <xTaskCreateStatic>
 800a452:	4603      	mov	r3, r0
 800a454:	4a20      	ldr	r2, [pc, #128]	@ (800a4d8 <vTaskStartScheduler+0xbc>)
 800a456:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a458:	4b1f      	ldr	r3, [pc, #124]	@ (800a4d8 <vTaskStartScheduler+0xbc>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d002      	beq.n	800a466 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a460:	2301      	movs	r3, #1
 800a462:	617b      	str	r3, [r7, #20]
 800a464:	e001      	b.n	800a46a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a466:	2300      	movs	r3, #0
 800a468:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d11b      	bne.n	800a4a8 <vTaskStartScheduler+0x8c>
	__asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	613b      	str	r3, [r7, #16]
}
 800a482:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a484:	4b15      	ldr	r3, [pc, #84]	@ (800a4dc <vTaskStartScheduler+0xc0>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	334c      	adds	r3, #76	@ 0x4c
 800a48a:	4a15      	ldr	r2, [pc, #84]	@ (800a4e0 <vTaskStartScheduler+0xc4>)
 800a48c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a48e:	4b15      	ldr	r3, [pc, #84]	@ (800a4e4 <vTaskStartScheduler+0xc8>)
 800a490:	f04f 32ff 	mov.w	r2, #4294967295
 800a494:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a496:	4b14      	ldr	r3, [pc, #80]	@ (800a4e8 <vTaskStartScheduler+0xcc>)
 800a498:	2201      	movs	r2, #1
 800a49a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a49c:	4b13      	ldr	r3, [pc, #76]	@ (800a4ec <vTaskStartScheduler+0xd0>)
 800a49e:	2200      	movs	r2, #0
 800a4a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a4a2:	f000 fd75 	bl	800af90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a4a6:	e00f      	b.n	800a4c8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ae:	d10b      	bne.n	800a4c8 <vTaskStartScheduler+0xac>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	60fb      	str	r3, [r7, #12]
}
 800a4c2:	bf00      	nop
 800a4c4:	bf00      	nop
 800a4c6:	e7fd      	b.n	800a4c4 <vTaskStartScheduler+0xa8>
}
 800a4c8:	bf00      	nop
 800a4ca:	3718      	adds	r7, #24
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	0800f2fc 	.word	0x0800f2fc
 800a4d4:	0800aaa5 	.word	0x0800aaa5
 800a4d8:	200014d8 	.word	0x200014d8
 800a4dc:	200013b4 	.word	0x200013b4
 800a4e0:	20000198 	.word	0x20000198
 800a4e4:	200014d4 	.word	0x200014d4
 800a4e8:	200014c0 	.word	0x200014c0
 800a4ec:	200014b8 	.word	0x200014b8

0800a4f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a4f4:	4b04      	ldr	r3, [pc, #16]	@ (800a508 <vTaskSuspendAll+0x18>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	4a03      	ldr	r2, [pc, #12]	@ (800a508 <vTaskSuspendAll+0x18>)
 800a4fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a4fe:	bf00      	nop
 800a500:	46bd      	mov	sp, r7
 800a502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a506:	4770      	bx	lr
 800a508:	200014dc 	.word	0x200014dc

0800a50c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a512:	2300      	movs	r3, #0
 800a514:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a516:	2300      	movs	r3, #0
 800a518:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a51a:	4b42      	ldr	r3, [pc, #264]	@ (800a624 <xTaskResumeAll+0x118>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <xTaskResumeAll+0x2e>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	603b      	str	r3, [r7, #0]
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop
 800a538:	e7fd      	b.n	800a536 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a53a:	f000 fdcd 	bl	800b0d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a53e:	4b39      	ldr	r3, [pc, #228]	@ (800a624 <xTaskResumeAll+0x118>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	3b01      	subs	r3, #1
 800a544:	4a37      	ldr	r2, [pc, #220]	@ (800a624 <xTaskResumeAll+0x118>)
 800a546:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a548:	4b36      	ldr	r3, [pc, #216]	@ (800a624 <xTaskResumeAll+0x118>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d161      	bne.n	800a614 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a550:	4b35      	ldr	r3, [pc, #212]	@ (800a628 <xTaskResumeAll+0x11c>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d05d      	beq.n	800a614 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a558:	e02e      	b.n	800a5b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a55a:	4b34      	ldr	r3, [pc, #208]	@ (800a62c <xTaskResumeAll+0x120>)
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	3318      	adds	r3, #24
 800a566:	4618      	mov	r0, r3
 800a568:	f7fe fff2 	bl	8009550 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	3304      	adds	r3, #4
 800a570:	4618      	mov	r0, r3
 800a572:	f7fe ffed 	bl	8009550 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a57a:	2201      	movs	r2, #1
 800a57c:	409a      	lsls	r2, r3
 800a57e:	4b2c      	ldr	r3, [pc, #176]	@ (800a630 <xTaskResumeAll+0x124>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	4313      	orrs	r3, r2
 800a584:	4a2a      	ldr	r2, [pc, #168]	@ (800a630 <xTaskResumeAll+0x124>)
 800a586:	6013      	str	r3, [r2, #0]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a58c:	4613      	mov	r3, r2
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4413      	add	r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	4a27      	ldr	r2, [pc, #156]	@ (800a634 <xTaskResumeAll+0x128>)
 800a596:	441a      	add	r2, r3
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	3304      	adds	r3, #4
 800a59c:	4619      	mov	r1, r3
 800a59e:	4610      	mov	r0, r2
 800a5a0:	f7fe ff79 	bl	8009496 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5a8:	4b23      	ldr	r3, [pc, #140]	@ (800a638 <xTaskResumeAll+0x12c>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d302      	bcc.n	800a5b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a5b2:	4b22      	ldr	r3, [pc, #136]	@ (800a63c <xTaskResumeAll+0x130>)
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a5b8:	4b1c      	ldr	r3, [pc, #112]	@ (800a62c <xTaskResumeAll+0x120>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d1cc      	bne.n	800a55a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a5c6:	f000 fb29 	bl	800ac1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a5ca:	4b1d      	ldr	r3, [pc, #116]	@ (800a640 <xTaskResumeAll+0x134>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d010      	beq.n	800a5f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a5d6:	f000 f837 	bl	800a648 <xTaskIncrementTick>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d002      	beq.n	800a5e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a5e0:	4b16      	ldr	r3, [pc, #88]	@ (800a63c <xTaskResumeAll+0x130>)
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	3b01      	subs	r3, #1
 800a5ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d1f1      	bne.n	800a5d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a5f2:	4b13      	ldr	r3, [pc, #76]	@ (800a640 <xTaskResumeAll+0x134>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a5f8:	4b10      	ldr	r3, [pc, #64]	@ (800a63c <xTaskResumeAll+0x130>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d009      	beq.n	800a614 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a600:	2301      	movs	r3, #1
 800a602:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a604:	4b0f      	ldr	r3, [pc, #60]	@ (800a644 <xTaskResumeAll+0x138>)
 800a606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a60a:	601a      	str	r2, [r3, #0]
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a614:	f000 fd92 	bl	800b13c <vPortExitCritical>

	return xAlreadyYielded;
 800a618:	68bb      	ldr	r3, [r7, #8]
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3710      	adds	r7, #16
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	200014dc 	.word	0x200014dc
 800a628:	200014b4 	.word	0x200014b4
 800a62c:	20001474 	.word	0x20001474
 800a630:	200014bc 	.word	0x200014bc
 800a634:	200013b8 	.word	0x200013b8
 800a638:	200013b4 	.word	0x200013b4
 800a63c:	200014c8 	.word	0x200014c8
 800a640:	200014c4 	.word	0x200014c4
 800a644:	e000ed04 	.word	0xe000ed04

0800a648 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b086      	sub	sp, #24
 800a64c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a64e:	2300      	movs	r3, #0
 800a650:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a652:	4b4f      	ldr	r3, [pc, #316]	@ (800a790 <xTaskIncrementTick+0x148>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	f040 808f 	bne.w	800a77a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a65c:	4b4d      	ldr	r3, [pc, #308]	@ (800a794 <xTaskIncrementTick+0x14c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	3301      	adds	r3, #1
 800a662:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a664:	4a4b      	ldr	r2, [pc, #300]	@ (800a794 <xTaskIncrementTick+0x14c>)
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d121      	bne.n	800a6b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a670:	4b49      	ldr	r3, [pc, #292]	@ (800a798 <xTaskIncrementTick+0x150>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00b      	beq.n	800a692 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a67a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a67e:	f383 8811 	msr	BASEPRI, r3
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	f3bf 8f4f 	dsb	sy
 800a68a:	603b      	str	r3, [r7, #0]
}
 800a68c:	bf00      	nop
 800a68e:	bf00      	nop
 800a690:	e7fd      	b.n	800a68e <xTaskIncrementTick+0x46>
 800a692:	4b41      	ldr	r3, [pc, #260]	@ (800a798 <xTaskIncrementTick+0x150>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	60fb      	str	r3, [r7, #12]
 800a698:	4b40      	ldr	r3, [pc, #256]	@ (800a79c <xTaskIncrementTick+0x154>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a3e      	ldr	r2, [pc, #248]	@ (800a798 <xTaskIncrementTick+0x150>)
 800a69e:	6013      	str	r3, [r2, #0]
 800a6a0:	4a3e      	ldr	r2, [pc, #248]	@ (800a79c <xTaskIncrementTick+0x154>)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	4b3e      	ldr	r3, [pc, #248]	@ (800a7a0 <xTaskIncrementTick+0x158>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	4a3c      	ldr	r2, [pc, #240]	@ (800a7a0 <xTaskIncrementTick+0x158>)
 800a6ae:	6013      	str	r3, [r2, #0]
 800a6b0:	f000 fab4 	bl	800ac1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a6b4:	4b3b      	ldr	r3, [pc, #236]	@ (800a7a4 <xTaskIncrementTick+0x15c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	693a      	ldr	r2, [r7, #16]
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d348      	bcc.n	800a750 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6be:	4b36      	ldr	r3, [pc, #216]	@ (800a798 <xTaskIncrementTick+0x150>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d104      	bne.n	800a6d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6c8:	4b36      	ldr	r3, [pc, #216]	@ (800a7a4 <xTaskIncrementTick+0x15c>)
 800a6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a6ce:	601a      	str	r2, [r3, #0]
					break;
 800a6d0:	e03e      	b.n	800a750 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6d2:	4b31      	ldr	r3, [pc, #196]	@ (800a798 <xTaskIncrementTick+0x150>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	68db      	ldr	r3, [r3, #12]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a6e2:	693a      	ldr	r2, [r7, #16]
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d203      	bcs.n	800a6f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a6ea:	4a2e      	ldr	r2, [pc, #184]	@ (800a7a4 <xTaskIncrementTick+0x15c>)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a6f0:	e02e      	b.n	800a750 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe ff2a 	bl	8009550 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a700:	2b00      	cmp	r3, #0
 800a702:	d004      	beq.n	800a70e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	3318      	adds	r3, #24
 800a708:	4618      	mov	r0, r3
 800a70a:	f7fe ff21 	bl	8009550 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a712:	2201      	movs	r2, #1
 800a714:	409a      	lsls	r2, r3
 800a716:	4b24      	ldr	r3, [pc, #144]	@ (800a7a8 <xTaskIncrementTick+0x160>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	4a22      	ldr	r2, [pc, #136]	@ (800a7a8 <xTaskIncrementTick+0x160>)
 800a71e:	6013      	str	r3, [r2, #0]
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a724:	4613      	mov	r3, r2
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	4413      	add	r3, r2
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4a1f      	ldr	r2, [pc, #124]	@ (800a7ac <xTaskIncrementTick+0x164>)
 800a72e:	441a      	add	r2, r3
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	3304      	adds	r3, #4
 800a734:	4619      	mov	r1, r3
 800a736:	4610      	mov	r0, r2
 800a738:	f7fe fead 	bl	8009496 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a740:	4b1b      	ldr	r3, [pc, #108]	@ (800a7b0 <xTaskIncrementTick+0x168>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a746:	429a      	cmp	r2, r3
 800a748:	d3b9      	bcc.n	800a6be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a74a:	2301      	movs	r3, #1
 800a74c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a74e:	e7b6      	b.n	800a6be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a750:	4b17      	ldr	r3, [pc, #92]	@ (800a7b0 <xTaskIncrementTick+0x168>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a756:	4915      	ldr	r1, [pc, #84]	@ (800a7ac <xTaskIncrementTick+0x164>)
 800a758:	4613      	mov	r3, r2
 800a75a:	009b      	lsls	r3, r3, #2
 800a75c:	4413      	add	r3, r2
 800a75e:	009b      	lsls	r3, r3, #2
 800a760:	440b      	add	r3, r1
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	2b01      	cmp	r3, #1
 800a766:	d901      	bls.n	800a76c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a768:	2301      	movs	r3, #1
 800a76a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a76c:	4b11      	ldr	r3, [pc, #68]	@ (800a7b4 <xTaskIncrementTick+0x16c>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d007      	beq.n	800a784 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a774:	2301      	movs	r3, #1
 800a776:	617b      	str	r3, [r7, #20]
 800a778:	e004      	b.n	800a784 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a77a:	4b0f      	ldr	r3, [pc, #60]	@ (800a7b8 <xTaskIncrementTick+0x170>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	3301      	adds	r3, #1
 800a780:	4a0d      	ldr	r2, [pc, #52]	@ (800a7b8 <xTaskIncrementTick+0x170>)
 800a782:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a784:	697b      	ldr	r3, [r7, #20]
}
 800a786:	4618      	mov	r0, r3
 800a788:	3718      	adds	r7, #24
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	200014dc 	.word	0x200014dc
 800a794:	200014b8 	.word	0x200014b8
 800a798:	2000146c 	.word	0x2000146c
 800a79c:	20001470 	.word	0x20001470
 800a7a0:	200014cc 	.word	0x200014cc
 800a7a4:	200014d4 	.word	0x200014d4
 800a7a8:	200014bc 	.word	0x200014bc
 800a7ac:	200013b8 	.word	0x200013b8
 800a7b0:	200013b4 	.word	0x200013b4
 800a7b4:	200014c8 	.word	0x200014c8
 800a7b8:	200014c4 	.word	0x200014c4

0800a7bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b087      	sub	sp, #28
 800a7c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a7c2:	4b2a      	ldr	r3, [pc, #168]	@ (800a86c <vTaskSwitchContext+0xb0>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d003      	beq.n	800a7d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a7ca:	4b29      	ldr	r3, [pc, #164]	@ (800a870 <vTaskSwitchContext+0xb4>)
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a7d0:	e045      	b.n	800a85e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a7d2:	4b27      	ldr	r3, [pc, #156]	@ (800a870 <vTaskSwitchContext+0xb4>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7d8:	4b26      	ldr	r3, [pc, #152]	@ (800a874 <vTaskSwitchContext+0xb8>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	fab3 f383 	clz	r3, r3
 800a7e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a7e6:	7afb      	ldrb	r3, [r7, #11]
 800a7e8:	f1c3 031f 	rsb	r3, r3, #31
 800a7ec:	617b      	str	r3, [r7, #20]
 800a7ee:	4922      	ldr	r1, [pc, #136]	@ (800a878 <vTaskSwitchContext+0xbc>)
 800a7f0:	697a      	ldr	r2, [r7, #20]
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	009b      	lsls	r3, r3, #2
 800a7f6:	4413      	add	r3, r2
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	440b      	add	r3, r1
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d10b      	bne.n	800a81a <vTaskSwitchContext+0x5e>
	__asm volatile
 800a802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a806:	f383 8811 	msr	BASEPRI, r3
 800a80a:	f3bf 8f6f 	isb	sy
 800a80e:	f3bf 8f4f 	dsb	sy
 800a812:	607b      	str	r3, [r7, #4]
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	e7fd      	b.n	800a816 <vTaskSwitchContext+0x5a>
 800a81a:	697a      	ldr	r2, [r7, #20]
 800a81c:	4613      	mov	r3, r2
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	4413      	add	r3, r2
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4a14      	ldr	r2, [pc, #80]	@ (800a878 <vTaskSwitchContext+0xbc>)
 800a826:	4413      	add	r3, r2
 800a828:	613b      	str	r3, [r7, #16]
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	685a      	ldr	r2, [r3, #4]
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	605a      	str	r2, [r3, #4]
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	685a      	ldr	r2, [r3, #4]
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	3308      	adds	r3, #8
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d104      	bne.n	800a84a <vTaskSwitchContext+0x8e>
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	685a      	ldr	r2, [r3, #4]
 800a846:	693b      	ldr	r3, [r7, #16]
 800a848:	605a      	str	r2, [r3, #4]
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	4a0a      	ldr	r2, [pc, #40]	@ (800a87c <vTaskSwitchContext+0xc0>)
 800a852:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a854:	4b09      	ldr	r3, [pc, #36]	@ (800a87c <vTaskSwitchContext+0xc0>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	334c      	adds	r3, #76	@ 0x4c
 800a85a:	4a09      	ldr	r2, [pc, #36]	@ (800a880 <vTaskSwitchContext+0xc4>)
 800a85c:	6013      	str	r3, [r2, #0]
}
 800a85e:	bf00      	nop
 800a860:	371c      	adds	r7, #28
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr
 800a86a:	bf00      	nop
 800a86c:	200014dc 	.word	0x200014dc
 800a870:	200014c8 	.word	0x200014c8
 800a874:	200014bc 	.word	0x200014bc
 800a878:	200013b8 	.word	0x200013b8
 800a87c:	200013b4 	.word	0x200013b4
 800a880:	20000198 	.word	0x20000198

0800a884 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
 800a88c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d10b      	bne.n	800a8ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
 800a8a4:	60fb      	str	r3, [r7, #12]
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	e7fd      	b.n	800a8a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a8ac:	4b07      	ldr	r3, [pc, #28]	@ (800a8cc <vTaskPlaceOnEventList+0x48>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	3318      	adds	r3, #24
 800a8b2:	4619      	mov	r1, r3
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f7fe fe12 	bl	80094de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a8ba:	2101      	movs	r1, #1
 800a8bc:	6838      	ldr	r0, [r7, #0]
 800a8be:	f000 fa73 	bl	800ada8 <prvAddCurrentTaskToDelayedList>
}
 800a8c2:	bf00      	nop
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	200013b4 	.word	0x200013b4

0800a8d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	68db      	ldr	r3, [r3, #12]
 800a8de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d10b      	bne.n	800a8fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a8e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ea:	f383 8811 	msr	BASEPRI, r3
 800a8ee:	f3bf 8f6f 	isb	sy
 800a8f2:	f3bf 8f4f 	dsb	sy
 800a8f6:	60fb      	str	r3, [r7, #12]
}
 800a8f8:	bf00      	nop
 800a8fa:	bf00      	nop
 800a8fc:	e7fd      	b.n	800a8fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	3318      	adds	r3, #24
 800a902:	4618      	mov	r0, r3
 800a904:	f7fe fe24 	bl	8009550 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a908:	4b1d      	ldr	r3, [pc, #116]	@ (800a980 <xTaskRemoveFromEventList+0xb0>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d11c      	bne.n	800a94a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	3304      	adds	r3, #4
 800a914:	4618      	mov	r0, r3
 800a916:	f7fe fe1b 	bl	8009550 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91e:	2201      	movs	r2, #1
 800a920:	409a      	lsls	r2, r3
 800a922:	4b18      	ldr	r3, [pc, #96]	@ (800a984 <xTaskRemoveFromEventList+0xb4>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	4313      	orrs	r3, r2
 800a928:	4a16      	ldr	r2, [pc, #88]	@ (800a984 <xTaskRemoveFromEventList+0xb4>)
 800a92a:	6013      	str	r3, [r2, #0]
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a930:	4613      	mov	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4413      	add	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	4a13      	ldr	r2, [pc, #76]	@ (800a988 <xTaskRemoveFromEventList+0xb8>)
 800a93a:	441a      	add	r2, r3
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	3304      	adds	r3, #4
 800a940:	4619      	mov	r1, r3
 800a942:	4610      	mov	r0, r2
 800a944:	f7fe fda7 	bl	8009496 <vListInsertEnd>
 800a948:	e005      	b.n	800a956 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	3318      	adds	r3, #24
 800a94e:	4619      	mov	r1, r3
 800a950:	480e      	ldr	r0, [pc, #56]	@ (800a98c <xTaskRemoveFromEventList+0xbc>)
 800a952:	f7fe fda0 	bl	8009496 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a95a:	4b0d      	ldr	r3, [pc, #52]	@ (800a990 <xTaskRemoveFromEventList+0xc0>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a960:	429a      	cmp	r2, r3
 800a962:	d905      	bls.n	800a970 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a964:	2301      	movs	r3, #1
 800a966:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a968:	4b0a      	ldr	r3, [pc, #40]	@ (800a994 <xTaskRemoveFromEventList+0xc4>)
 800a96a:	2201      	movs	r2, #1
 800a96c:	601a      	str	r2, [r3, #0]
 800a96e:	e001      	b.n	800a974 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a970:	2300      	movs	r3, #0
 800a972:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a974:	697b      	ldr	r3, [r7, #20]
}
 800a976:	4618      	mov	r0, r3
 800a978:	3718      	adds	r7, #24
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	200014dc 	.word	0x200014dc
 800a984:	200014bc 	.word	0x200014bc
 800a988:	200013b8 	.word	0x200013b8
 800a98c:	20001474 	.word	0x20001474
 800a990:	200013b4 	.word	0x200013b4
 800a994:	200014c8 	.word	0x200014c8

0800a998 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a9a0:	4b06      	ldr	r3, [pc, #24]	@ (800a9bc <vTaskInternalSetTimeOutState+0x24>)
 800a9a2:	681a      	ldr	r2, [r3, #0]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a9a8:	4b05      	ldr	r3, [pc, #20]	@ (800a9c0 <vTaskInternalSetTimeOutState+0x28>)
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	605a      	str	r2, [r3, #4]
}
 800a9b0:	bf00      	nop
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr
 800a9bc:	200014cc 	.word	0x200014cc
 800a9c0:	200014b8 	.word	0x200014b8

0800a9c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b088      	sub	sp, #32
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10b      	bne.n	800a9ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	613b      	str	r3, [r7, #16]
}
 800a9e6:	bf00      	nop
 800a9e8:	bf00      	nop
 800a9ea:	e7fd      	b.n	800a9e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d10b      	bne.n	800aa0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f6:	f383 8811 	msr	BASEPRI, r3
 800a9fa:	f3bf 8f6f 	isb	sy
 800a9fe:	f3bf 8f4f 	dsb	sy
 800aa02:	60fb      	str	r3, [r7, #12]
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	e7fd      	b.n	800aa06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800aa0a:	f000 fb65 	bl	800b0d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aa0e:	4b1d      	ldr	r3, [pc, #116]	@ (800aa84 <xTaskCheckForTimeOut+0xc0>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	685b      	ldr	r3, [r3, #4]
 800aa18:	69ba      	ldr	r2, [r7, #24]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa26:	d102      	bne.n	800aa2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	61fb      	str	r3, [r7, #28]
 800aa2c:	e023      	b.n	800aa76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	4b15      	ldr	r3, [pc, #84]	@ (800aa88 <xTaskCheckForTimeOut+0xc4>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d007      	beq.n	800aa4a <xTaskCheckForTimeOut+0x86>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	69ba      	ldr	r2, [r7, #24]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d302      	bcc.n	800aa4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aa44:	2301      	movs	r3, #1
 800aa46:	61fb      	str	r3, [r7, #28]
 800aa48:	e015      	b.n	800aa76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d20b      	bcs.n	800aa6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	1ad2      	subs	r2, r2, r3
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f7ff ff99 	bl	800a998 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aa66:	2300      	movs	r3, #0
 800aa68:	61fb      	str	r3, [r7, #28]
 800aa6a:	e004      	b.n	800aa76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aa72:	2301      	movs	r3, #1
 800aa74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aa76:	f000 fb61 	bl	800b13c <vPortExitCritical>

	return xReturn;
 800aa7a:	69fb      	ldr	r3, [r7, #28]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3720      	adds	r7, #32
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	200014b8 	.word	0x200014b8
 800aa88:	200014cc 	.word	0x200014cc

0800aa8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aa90:	4b03      	ldr	r3, [pc, #12]	@ (800aaa0 <vTaskMissedYield+0x14>)
 800aa92:	2201      	movs	r2, #1
 800aa94:	601a      	str	r2, [r3, #0]
}
 800aa96:	bf00      	nop
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9e:	4770      	bx	lr
 800aaa0:	200014c8 	.word	0x200014c8

0800aaa4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b082      	sub	sp, #8
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aaac:	f000 f852 	bl	800ab54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aab0:	4b06      	ldr	r3, [pc, #24]	@ (800aacc <prvIdleTask+0x28>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d9f9      	bls.n	800aaac <prvIdleTask+0x8>
			{
				taskYIELD();
 800aab8:	4b05      	ldr	r3, [pc, #20]	@ (800aad0 <prvIdleTask+0x2c>)
 800aaba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aabe:	601a      	str	r2, [r3, #0]
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aac8:	e7f0      	b.n	800aaac <prvIdleTask+0x8>
 800aaca:	bf00      	nop
 800aacc:	200013b8 	.word	0x200013b8
 800aad0:	e000ed04 	.word	0xe000ed04

0800aad4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b082      	sub	sp, #8
 800aad8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aada:	2300      	movs	r3, #0
 800aadc:	607b      	str	r3, [r7, #4]
 800aade:	e00c      	b.n	800aafa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	4613      	mov	r3, r2
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	4413      	add	r3, r2
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	4a12      	ldr	r2, [pc, #72]	@ (800ab34 <prvInitialiseTaskLists+0x60>)
 800aaec:	4413      	add	r3, r2
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7fe fca4 	bl	800943c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	607b      	str	r3, [r7, #4]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2b06      	cmp	r3, #6
 800aafe:	d9ef      	bls.n	800aae0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ab00:	480d      	ldr	r0, [pc, #52]	@ (800ab38 <prvInitialiseTaskLists+0x64>)
 800ab02:	f7fe fc9b 	bl	800943c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ab06:	480d      	ldr	r0, [pc, #52]	@ (800ab3c <prvInitialiseTaskLists+0x68>)
 800ab08:	f7fe fc98 	bl	800943c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ab0c:	480c      	ldr	r0, [pc, #48]	@ (800ab40 <prvInitialiseTaskLists+0x6c>)
 800ab0e:	f7fe fc95 	bl	800943c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ab12:	480c      	ldr	r0, [pc, #48]	@ (800ab44 <prvInitialiseTaskLists+0x70>)
 800ab14:	f7fe fc92 	bl	800943c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ab18:	480b      	ldr	r0, [pc, #44]	@ (800ab48 <prvInitialiseTaskLists+0x74>)
 800ab1a:	f7fe fc8f 	bl	800943c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ab1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab4c <prvInitialiseTaskLists+0x78>)
 800ab20:	4a05      	ldr	r2, [pc, #20]	@ (800ab38 <prvInitialiseTaskLists+0x64>)
 800ab22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ab24:	4b0a      	ldr	r3, [pc, #40]	@ (800ab50 <prvInitialiseTaskLists+0x7c>)
 800ab26:	4a05      	ldr	r2, [pc, #20]	@ (800ab3c <prvInitialiseTaskLists+0x68>)
 800ab28:	601a      	str	r2, [r3, #0]
}
 800ab2a:	bf00      	nop
 800ab2c:	3708      	adds	r7, #8
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	200013b8 	.word	0x200013b8
 800ab38:	20001444 	.word	0x20001444
 800ab3c:	20001458 	.word	0x20001458
 800ab40:	20001474 	.word	0x20001474
 800ab44:	20001488 	.word	0x20001488
 800ab48:	200014a0 	.word	0x200014a0
 800ab4c:	2000146c 	.word	0x2000146c
 800ab50:	20001470 	.word	0x20001470

0800ab54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab5a:	e019      	b.n	800ab90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ab5c:	f000 fabc 	bl	800b0d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab60:	4b10      	ldr	r3, [pc, #64]	@ (800aba4 <prvCheckTasksWaitingTermination+0x50>)
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	3304      	adds	r3, #4
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f7fe fcef 	bl	8009550 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ab72:	4b0d      	ldr	r3, [pc, #52]	@ (800aba8 <prvCheckTasksWaitingTermination+0x54>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	3b01      	subs	r3, #1
 800ab78:	4a0b      	ldr	r2, [pc, #44]	@ (800aba8 <prvCheckTasksWaitingTermination+0x54>)
 800ab7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ab7c:	4b0b      	ldr	r3, [pc, #44]	@ (800abac <prvCheckTasksWaitingTermination+0x58>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	3b01      	subs	r3, #1
 800ab82:	4a0a      	ldr	r2, [pc, #40]	@ (800abac <prvCheckTasksWaitingTermination+0x58>)
 800ab84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ab86:	f000 fad9 	bl	800b13c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f810 	bl	800abb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab90:	4b06      	ldr	r3, [pc, #24]	@ (800abac <prvCheckTasksWaitingTermination+0x58>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d1e1      	bne.n	800ab5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ab98:	bf00      	nop
 800ab9a:	bf00      	nop
 800ab9c:	3708      	adds	r7, #8
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	20001488 	.word	0x20001488
 800aba8:	200014b4 	.word	0x200014b4
 800abac:	2000149c 	.word	0x2000149c

0800abb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	334c      	adds	r3, #76	@ 0x4c
 800abbc:	4618      	mov	r0, r3
 800abbe:	f001 fe53 	bl	800c868 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d108      	bne.n	800abde <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abd0:	4618      	mov	r0, r3
 800abd2:	f000 fc71 	bl	800b4b8 <vPortFree>
				vPortFree( pxTCB );
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f000 fc6e 	bl	800b4b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800abdc:	e019      	b.n	800ac12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d103      	bne.n	800abf0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 fc65 	bl	800b4b8 <vPortFree>
	}
 800abee:	e010      	b.n	800ac12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800abf6:	2b02      	cmp	r3, #2
 800abf8:	d00b      	beq.n	800ac12 <prvDeleteTCB+0x62>
	__asm volatile
 800abfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	60fb      	str	r3, [r7, #12]
}
 800ac0c:	bf00      	nop
 800ac0e:	bf00      	nop
 800ac10:	e7fd      	b.n	800ac0e <prvDeleteTCB+0x5e>
	}
 800ac12:	bf00      	nop
 800ac14:	3710      	adds	r7, #16
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
	...

0800ac1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac22:	4b0c      	ldr	r3, [pc, #48]	@ (800ac54 <prvResetNextTaskUnblockTime+0x38>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d104      	bne.n	800ac36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ac2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ac58 <prvResetNextTaskUnblockTime+0x3c>)
 800ac2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ac34:	e008      	b.n	800ac48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac36:	4b07      	ldr	r3, [pc, #28]	@ (800ac54 <prvResetNextTaskUnblockTime+0x38>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	68db      	ldr	r3, [r3, #12]
 800ac3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	4a04      	ldr	r2, [pc, #16]	@ (800ac58 <prvResetNextTaskUnblockTime+0x3c>)
 800ac46:	6013      	str	r3, [r2, #0]
}
 800ac48:	bf00      	nop
 800ac4a:	370c      	adds	r7, #12
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac52:	4770      	bx	lr
 800ac54:	2000146c 	.word	0x2000146c
 800ac58:	200014d4 	.word	0x200014d4

0800ac5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ac62:	4b0b      	ldr	r3, [pc, #44]	@ (800ac90 <xTaskGetSchedulerState+0x34>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d102      	bne.n	800ac70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	607b      	str	r3, [r7, #4]
 800ac6e:	e008      	b.n	800ac82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac70:	4b08      	ldr	r3, [pc, #32]	@ (800ac94 <xTaskGetSchedulerState+0x38>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d102      	bne.n	800ac7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ac78:	2302      	movs	r3, #2
 800ac7a:	607b      	str	r3, [r7, #4]
 800ac7c:	e001      	b.n	800ac82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ac82:	687b      	ldr	r3, [r7, #4]
	}
 800ac84:	4618      	mov	r0, r3
 800ac86:	370c      	adds	r7, #12
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr
 800ac90:	200014c0 	.word	0x200014c0
 800ac94:	200014dc 	.word	0x200014dc

0800ac98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b086      	sub	sp, #24
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aca4:	2300      	movs	r3, #0
 800aca6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d070      	beq.n	800ad90 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800acae:	4b3b      	ldr	r3, [pc, #236]	@ (800ad9c <xTaskPriorityDisinherit+0x104>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d00b      	beq.n	800acd0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800acb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acbc:	f383 8811 	msr	BASEPRI, r3
 800acc0:	f3bf 8f6f 	isb	sy
 800acc4:	f3bf 8f4f 	dsb	sy
 800acc8:	60fb      	str	r3, [r7, #12]
}
 800acca:	bf00      	nop
 800accc:	bf00      	nop
 800acce:	e7fd      	b.n	800accc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d10b      	bne.n	800acf0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800acd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acdc:	f383 8811 	msr	BASEPRI, r3
 800ace0:	f3bf 8f6f 	isb	sy
 800ace4:	f3bf 8f4f 	dsb	sy
 800ace8:	60bb      	str	r3, [r7, #8]
}
 800acea:	bf00      	nop
 800acec:	bf00      	nop
 800acee:	e7fd      	b.n	800acec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800acf4:	1e5a      	subs	r2, r3, #1
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d044      	beq.n	800ad90 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d140      	bne.n	800ad90 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	3304      	adds	r3, #4
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7fe fc1c 	bl	8009550 <uxListRemove>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d115      	bne.n	800ad4a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad22:	491f      	ldr	r1, [pc, #124]	@ (800ada0 <xTaskPriorityDisinherit+0x108>)
 800ad24:	4613      	mov	r3, r2
 800ad26:	009b      	lsls	r3, r3, #2
 800ad28:	4413      	add	r3, r2
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	440b      	add	r3, r1
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d10a      	bne.n	800ad4a <xTaskPriorityDisinherit+0xb2>
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad38:	2201      	movs	r2, #1
 800ad3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3e:	43da      	mvns	r2, r3
 800ad40:	4b18      	ldr	r3, [pc, #96]	@ (800ada4 <xTaskPriorityDisinherit+0x10c>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4013      	ands	r3, r2
 800ad46:	4a17      	ldr	r2, [pc, #92]	@ (800ada4 <xTaskPriorityDisinherit+0x10c>)
 800ad48:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ad4a:	693b      	ldr	r3, [r7, #16]
 800ad4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad56:	f1c3 0207 	rsb	r2, r3, #7
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad62:	2201      	movs	r2, #1
 800ad64:	409a      	lsls	r2, r3
 800ad66:	4b0f      	ldr	r3, [pc, #60]	@ (800ada4 <xTaskPriorityDisinherit+0x10c>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	4a0d      	ldr	r2, [pc, #52]	@ (800ada4 <xTaskPriorityDisinherit+0x10c>)
 800ad6e:	6013      	str	r3, [r2, #0]
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	4a08      	ldr	r2, [pc, #32]	@ (800ada0 <xTaskPriorityDisinherit+0x108>)
 800ad7e:	441a      	add	r2, r3
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	3304      	adds	r3, #4
 800ad84:	4619      	mov	r1, r3
 800ad86:	4610      	mov	r0, r2
 800ad88:	f7fe fb85 	bl	8009496 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad90:	697b      	ldr	r3, [r7, #20]
	}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3718      	adds	r7, #24
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	bf00      	nop
 800ad9c:	200013b4 	.word	0x200013b4
 800ada0:	200013b8 	.word	0x200013b8
 800ada4:	200014bc 	.word	0x200014bc

0800ada8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b084      	sub	sp, #16
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800adb2:	4b29      	ldr	r3, [pc, #164]	@ (800ae58 <prvAddCurrentTaskToDelayedList+0xb0>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adb8:	4b28      	ldr	r3, [pc, #160]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3304      	adds	r3, #4
 800adbe:	4618      	mov	r0, r3
 800adc0:	f7fe fbc6 	bl	8009550 <uxListRemove>
 800adc4:	4603      	mov	r3, r0
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d10b      	bne.n	800ade2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800adca:	4b24      	ldr	r3, [pc, #144]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add0:	2201      	movs	r2, #1
 800add2:	fa02 f303 	lsl.w	r3, r2, r3
 800add6:	43da      	mvns	r2, r3
 800add8:	4b21      	ldr	r3, [pc, #132]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4013      	ands	r3, r2
 800adde:	4a20      	ldr	r2, [pc, #128]	@ (800ae60 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ade0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ade8:	d10a      	bne.n	800ae00 <prvAddCurrentTaskToDelayedList+0x58>
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d007      	beq.n	800ae00 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800adf0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	3304      	adds	r3, #4
 800adf6:	4619      	mov	r1, r3
 800adf8:	481a      	ldr	r0, [pc, #104]	@ (800ae64 <prvAddCurrentTaskToDelayedList+0xbc>)
 800adfa:	f7fe fb4c 	bl	8009496 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800adfe:	e026      	b.n	800ae4e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4413      	add	r3, r2
 800ae06:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae08:	4b14      	ldr	r3, [pc, #80]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	68ba      	ldr	r2, [r7, #8]
 800ae0e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d209      	bcs.n	800ae2c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae18:	4b13      	ldr	r3, [pc, #76]	@ (800ae68 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	4b0f      	ldr	r3, [pc, #60]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3304      	adds	r3, #4
 800ae22:	4619      	mov	r1, r3
 800ae24:	4610      	mov	r0, r2
 800ae26:	f7fe fb5a 	bl	80094de <vListInsert>
}
 800ae2a:	e010      	b.n	800ae4e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ae6c <prvAddCurrentTaskToDelayedList+0xc4>)
 800ae2e:	681a      	ldr	r2, [r3, #0]
 800ae30:	4b0a      	ldr	r3, [pc, #40]	@ (800ae5c <prvAddCurrentTaskToDelayedList+0xb4>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	3304      	adds	r3, #4
 800ae36:	4619      	mov	r1, r3
 800ae38:	4610      	mov	r0, r2
 800ae3a:	f7fe fb50 	bl	80094de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ae3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ae70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d202      	bcs.n	800ae4e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ae48:	4a09      	ldr	r2, [pc, #36]	@ (800ae70 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	6013      	str	r3, [r2, #0]
}
 800ae4e:	bf00      	nop
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
 800ae56:	bf00      	nop
 800ae58:	200014b8 	.word	0x200014b8
 800ae5c:	200013b4 	.word	0x200013b4
 800ae60:	200014bc 	.word	0x200014bc
 800ae64:	200014a0 	.word	0x200014a0
 800ae68:	20001470 	.word	0x20001470
 800ae6c:	2000146c 	.word	0x2000146c
 800ae70:	200014d4 	.word	0x200014d4

0800ae74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ae74:	b480      	push	{r7}
 800ae76:	b085      	sub	sp, #20
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	3b04      	subs	r3, #4
 800ae84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ae8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	3b04      	subs	r3, #4
 800ae92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	f023 0201 	bic.w	r2, r3, #1
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	3b04      	subs	r3, #4
 800aea2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aea4:	4a0c      	ldr	r2, [pc, #48]	@ (800aed8 <pxPortInitialiseStack+0x64>)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	3b14      	subs	r3, #20
 800aeae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	3b04      	subs	r3, #4
 800aeba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f06f 0202 	mvn.w	r2, #2
 800aec2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	3b20      	subs	r3, #32
 800aec8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aeca:	68fb      	ldr	r3, [r7, #12]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3714      	adds	r7, #20
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr
 800aed8:	0800aedd 	.word	0x0800aedd

0800aedc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aedc:	b480      	push	{r7}
 800aede:	b085      	sub	sp, #20
 800aee0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aee2:	2300      	movs	r3, #0
 800aee4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aee6:	4b13      	ldr	r3, [pc, #76]	@ (800af34 <prvTaskExitError+0x58>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeee:	d00b      	beq.n	800af08 <prvTaskExitError+0x2c>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	60fb      	str	r3, [r7, #12]
}
 800af02:	bf00      	nop
 800af04:	bf00      	nop
 800af06:	e7fd      	b.n	800af04 <prvTaskExitError+0x28>
	__asm volatile
 800af08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af0c:	f383 8811 	msr	BASEPRI, r3
 800af10:	f3bf 8f6f 	isb	sy
 800af14:	f3bf 8f4f 	dsb	sy
 800af18:	60bb      	str	r3, [r7, #8]
}
 800af1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800af1c:	bf00      	nop
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d0fc      	beq.n	800af1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800af24:	bf00      	nop
 800af26:	bf00      	nop
 800af28:	3714      	adds	r7, #20
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr
 800af32:	bf00      	nop
 800af34:	2000001c 	.word	0x2000001c
	...

0800af40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af40:	4b07      	ldr	r3, [pc, #28]	@ (800af60 <pxCurrentTCBConst2>)
 800af42:	6819      	ldr	r1, [r3, #0]
 800af44:	6808      	ldr	r0, [r1, #0]
 800af46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af4a:	f380 8809 	msr	PSP, r0
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f04f 0000 	mov.w	r0, #0
 800af56:	f380 8811 	msr	BASEPRI, r0
 800af5a:	4770      	bx	lr
 800af5c:	f3af 8000 	nop.w

0800af60 <pxCurrentTCBConst2>:
 800af60:	200013b4 	.word	0x200013b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af64:	bf00      	nop
 800af66:	bf00      	nop

0800af68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800af68:	4808      	ldr	r0, [pc, #32]	@ (800af8c <prvPortStartFirstTask+0x24>)
 800af6a:	6800      	ldr	r0, [r0, #0]
 800af6c:	6800      	ldr	r0, [r0, #0]
 800af6e:	f380 8808 	msr	MSP, r0
 800af72:	f04f 0000 	mov.w	r0, #0
 800af76:	f380 8814 	msr	CONTROL, r0
 800af7a:	b662      	cpsie	i
 800af7c:	b661      	cpsie	f
 800af7e:	f3bf 8f4f 	dsb	sy
 800af82:	f3bf 8f6f 	isb	sy
 800af86:	df00      	svc	0
 800af88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800af8a:	bf00      	nop
 800af8c:	e000ed08 	.word	0xe000ed08

0800af90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b086      	sub	sp, #24
 800af94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800af96:	4b47      	ldr	r3, [pc, #284]	@ (800b0b4 <xPortStartScheduler+0x124>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	4a47      	ldr	r2, [pc, #284]	@ (800b0b8 <xPortStartScheduler+0x128>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d10b      	bne.n	800afb8 <xPortStartScheduler+0x28>
	__asm volatile
 800afa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	613b      	str	r3, [r7, #16]
}
 800afb2:	bf00      	nop
 800afb4:	bf00      	nop
 800afb6:	e7fd      	b.n	800afb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800afb8:	4b3e      	ldr	r3, [pc, #248]	@ (800b0b4 <xPortStartScheduler+0x124>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a3f      	ldr	r2, [pc, #252]	@ (800b0bc <xPortStartScheduler+0x12c>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d10b      	bne.n	800afda <xPortStartScheduler+0x4a>
	__asm volatile
 800afc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc6:	f383 8811 	msr	BASEPRI, r3
 800afca:	f3bf 8f6f 	isb	sy
 800afce:	f3bf 8f4f 	dsb	sy
 800afd2:	60fb      	str	r3, [r7, #12]
}
 800afd4:	bf00      	nop
 800afd6:	bf00      	nop
 800afd8:	e7fd      	b.n	800afd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800afda:	4b39      	ldr	r3, [pc, #228]	@ (800b0c0 <xPortStartScheduler+0x130>)
 800afdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	22ff      	movs	r2, #255	@ 0xff
 800afea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	781b      	ldrb	r3, [r3, #0]
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aff4:	78fb      	ldrb	r3, [r7, #3]
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800affc:	b2da      	uxtb	r2, r3
 800affe:	4b31      	ldr	r3, [pc, #196]	@ (800b0c4 <xPortStartScheduler+0x134>)
 800b000:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b002:	4b31      	ldr	r3, [pc, #196]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b004:	2207      	movs	r2, #7
 800b006:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b008:	e009      	b.n	800b01e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b00a:	4b2f      	ldr	r3, [pc, #188]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	3b01      	subs	r3, #1
 800b010:	4a2d      	ldr	r2, [pc, #180]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b012:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b014:	78fb      	ldrb	r3, [r7, #3]
 800b016:	b2db      	uxtb	r3, r3
 800b018:	005b      	lsls	r3, r3, #1
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b01e:	78fb      	ldrb	r3, [r7, #3]
 800b020:	b2db      	uxtb	r3, r3
 800b022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b026:	2b80      	cmp	r3, #128	@ 0x80
 800b028:	d0ef      	beq.n	800b00a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b02a:	4b27      	ldr	r3, [pc, #156]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f1c3 0307 	rsb	r3, r3, #7
 800b032:	2b04      	cmp	r3, #4
 800b034:	d00b      	beq.n	800b04e <xPortStartScheduler+0xbe>
	__asm volatile
 800b036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b03a:	f383 8811 	msr	BASEPRI, r3
 800b03e:	f3bf 8f6f 	isb	sy
 800b042:	f3bf 8f4f 	dsb	sy
 800b046:	60bb      	str	r3, [r7, #8]
}
 800b048:	bf00      	nop
 800b04a:	bf00      	nop
 800b04c:	e7fd      	b.n	800b04a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b04e:	4b1e      	ldr	r3, [pc, #120]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	021b      	lsls	r3, r3, #8
 800b054:	4a1c      	ldr	r2, [pc, #112]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b056:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b058:	4b1b      	ldr	r3, [pc, #108]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b060:	4a19      	ldr	r2, [pc, #100]	@ (800b0c8 <xPortStartScheduler+0x138>)
 800b062:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	b2da      	uxtb	r2, r3
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b06c:	4b17      	ldr	r3, [pc, #92]	@ (800b0cc <xPortStartScheduler+0x13c>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4a16      	ldr	r2, [pc, #88]	@ (800b0cc <xPortStartScheduler+0x13c>)
 800b072:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b076:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b078:	4b14      	ldr	r3, [pc, #80]	@ (800b0cc <xPortStartScheduler+0x13c>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a13      	ldr	r2, [pc, #76]	@ (800b0cc <xPortStartScheduler+0x13c>)
 800b07e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b082:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b084:	f000 f8da 	bl	800b23c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b088:	4b11      	ldr	r3, [pc, #68]	@ (800b0d0 <xPortStartScheduler+0x140>)
 800b08a:	2200      	movs	r2, #0
 800b08c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b08e:	f000 f8f9 	bl	800b284 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b092:	4b10      	ldr	r3, [pc, #64]	@ (800b0d4 <xPortStartScheduler+0x144>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a0f      	ldr	r2, [pc, #60]	@ (800b0d4 <xPortStartScheduler+0x144>)
 800b098:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b09c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b09e:	f7ff ff63 	bl	800af68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b0a2:	f7ff fb8b 	bl	800a7bc <vTaskSwitchContext>
	prvTaskExitError();
 800b0a6:	f7ff ff19 	bl	800aedc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b0aa:	2300      	movs	r3, #0
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	3718      	adds	r7, #24
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	e000ed00 	.word	0xe000ed00
 800b0b8:	410fc271 	.word	0x410fc271
 800b0bc:	410fc270 	.word	0x410fc270
 800b0c0:	e000e400 	.word	0xe000e400
 800b0c4:	200014e0 	.word	0x200014e0
 800b0c8:	200014e4 	.word	0x200014e4
 800b0cc:	e000ed20 	.word	0xe000ed20
 800b0d0:	2000001c 	.word	0x2000001c
 800b0d4:	e000ef34 	.word	0xe000ef34

0800b0d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
	__asm volatile
 800b0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e2:	f383 8811 	msr	BASEPRI, r3
 800b0e6:	f3bf 8f6f 	isb	sy
 800b0ea:	f3bf 8f4f 	dsb	sy
 800b0ee:	607b      	str	r3, [r7, #4]
}
 800b0f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b0f2:	4b10      	ldr	r3, [pc, #64]	@ (800b134 <vPortEnterCritical+0x5c>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b134 <vPortEnterCritical+0x5c>)
 800b0fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b0fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b134 <vPortEnterCritical+0x5c>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	2b01      	cmp	r3, #1
 800b102:	d110      	bne.n	800b126 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b104:	4b0c      	ldr	r3, [pc, #48]	@ (800b138 <vPortEnterCritical+0x60>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d00b      	beq.n	800b126 <vPortEnterCritical+0x4e>
	__asm volatile
 800b10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	603b      	str	r3, [r7, #0]
}
 800b120:	bf00      	nop
 800b122:	bf00      	nop
 800b124:	e7fd      	b.n	800b122 <vPortEnterCritical+0x4a>
	}
}
 800b126:	bf00      	nop
 800b128:	370c      	adds	r7, #12
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	2000001c 	.word	0x2000001c
 800b138:	e000ed04 	.word	0xe000ed04

0800b13c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b142:	4b12      	ldr	r3, [pc, #72]	@ (800b18c <vPortExitCritical+0x50>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d10b      	bne.n	800b162 <vPortExitCritical+0x26>
	__asm volatile
 800b14a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b14e:	f383 8811 	msr	BASEPRI, r3
 800b152:	f3bf 8f6f 	isb	sy
 800b156:	f3bf 8f4f 	dsb	sy
 800b15a:	607b      	str	r3, [r7, #4]
}
 800b15c:	bf00      	nop
 800b15e:	bf00      	nop
 800b160:	e7fd      	b.n	800b15e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b162:	4b0a      	ldr	r3, [pc, #40]	@ (800b18c <vPortExitCritical+0x50>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	3b01      	subs	r3, #1
 800b168:	4a08      	ldr	r2, [pc, #32]	@ (800b18c <vPortExitCritical+0x50>)
 800b16a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b16c:	4b07      	ldr	r3, [pc, #28]	@ (800b18c <vPortExitCritical+0x50>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d105      	bne.n	800b180 <vPortExitCritical+0x44>
 800b174:	2300      	movs	r3, #0
 800b176:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	f383 8811 	msr	BASEPRI, r3
}
 800b17e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b180:	bf00      	nop
 800b182:	370c      	adds	r7, #12
 800b184:	46bd      	mov	sp, r7
 800b186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18a:	4770      	bx	lr
 800b18c:	2000001c 	.word	0x2000001c

0800b190 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b190:	f3ef 8009 	mrs	r0, PSP
 800b194:	f3bf 8f6f 	isb	sy
 800b198:	4b15      	ldr	r3, [pc, #84]	@ (800b1f0 <pxCurrentTCBConst>)
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	f01e 0f10 	tst.w	lr, #16
 800b1a0:	bf08      	it	eq
 800b1a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b1a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1aa:	6010      	str	r0, [r2, #0]
 800b1ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b1b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b1b4:	f380 8811 	msr	BASEPRI, r0
 800b1b8:	f3bf 8f4f 	dsb	sy
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f7ff fafc 	bl	800a7bc <vTaskSwitchContext>
 800b1c4:	f04f 0000 	mov.w	r0, #0
 800b1c8:	f380 8811 	msr	BASEPRI, r0
 800b1cc:	bc09      	pop	{r0, r3}
 800b1ce:	6819      	ldr	r1, [r3, #0]
 800b1d0:	6808      	ldr	r0, [r1, #0]
 800b1d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d6:	f01e 0f10 	tst.w	lr, #16
 800b1da:	bf08      	it	eq
 800b1dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b1e0:	f380 8809 	msr	PSP, r0
 800b1e4:	f3bf 8f6f 	isb	sy
 800b1e8:	4770      	bx	lr
 800b1ea:	bf00      	nop
 800b1ec:	f3af 8000 	nop.w

0800b1f0 <pxCurrentTCBConst>:
 800b1f0:	200013b4 	.word	0x200013b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop

0800b1f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b082      	sub	sp, #8
 800b1fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b202:	f383 8811 	msr	BASEPRI, r3
 800b206:	f3bf 8f6f 	isb	sy
 800b20a:	f3bf 8f4f 	dsb	sy
 800b20e:	607b      	str	r3, [r7, #4]
}
 800b210:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b212:	f7ff fa19 	bl	800a648 <xTaskIncrementTick>
 800b216:	4603      	mov	r3, r0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d003      	beq.n	800b224 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b21c:	4b06      	ldr	r3, [pc, #24]	@ (800b238 <SysTick_Handler+0x40>)
 800b21e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b222:	601a      	str	r2, [r3, #0]
 800b224:	2300      	movs	r3, #0
 800b226:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	f383 8811 	msr	BASEPRI, r3
}
 800b22e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b230:	bf00      	nop
 800b232:	3708      	adds	r7, #8
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}
 800b238:	e000ed04 	.word	0xe000ed04

0800b23c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b23c:	b480      	push	{r7}
 800b23e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b240:	4b0b      	ldr	r3, [pc, #44]	@ (800b270 <vPortSetupTimerInterrupt+0x34>)
 800b242:	2200      	movs	r2, #0
 800b244:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b246:	4b0b      	ldr	r3, [pc, #44]	@ (800b274 <vPortSetupTimerInterrupt+0x38>)
 800b248:	2200      	movs	r2, #0
 800b24a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b24c:	4b0a      	ldr	r3, [pc, #40]	@ (800b278 <vPortSetupTimerInterrupt+0x3c>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a0a      	ldr	r2, [pc, #40]	@ (800b27c <vPortSetupTimerInterrupt+0x40>)
 800b252:	fba2 2303 	umull	r2, r3, r2, r3
 800b256:	099b      	lsrs	r3, r3, #6
 800b258:	4a09      	ldr	r2, [pc, #36]	@ (800b280 <vPortSetupTimerInterrupt+0x44>)
 800b25a:	3b01      	subs	r3, #1
 800b25c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b25e:	4b04      	ldr	r3, [pc, #16]	@ (800b270 <vPortSetupTimerInterrupt+0x34>)
 800b260:	2207      	movs	r2, #7
 800b262:	601a      	str	r2, [r3, #0]
}
 800b264:	bf00      	nop
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	e000e010 	.word	0xe000e010
 800b274:	e000e018 	.word	0xe000e018
 800b278:	20000010 	.word	0x20000010
 800b27c:	10624dd3 	.word	0x10624dd3
 800b280:	e000e014 	.word	0xe000e014

0800b284 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b284:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b294 <vPortEnableVFP+0x10>
 800b288:	6801      	ldr	r1, [r0, #0]
 800b28a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b28e:	6001      	str	r1, [r0, #0]
 800b290:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b292:	bf00      	nop
 800b294:	e000ed88 	.word	0xe000ed88

0800b298 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b298:	b480      	push	{r7}
 800b29a:	b085      	sub	sp, #20
 800b29c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b29e:	f3ef 8305 	mrs	r3, IPSR
 800b2a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2b0f      	cmp	r3, #15
 800b2a8:	d915      	bls.n	800b2d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b2aa:	4a18      	ldr	r2, [pc, #96]	@ (800b30c <vPortValidateInterruptPriority+0x74>)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	4413      	add	r3, r2
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b2b4:	4b16      	ldr	r3, [pc, #88]	@ (800b310 <vPortValidateInterruptPriority+0x78>)
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	7afa      	ldrb	r2, [r7, #11]
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	d20b      	bcs.n	800b2d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c2:	f383 8811 	msr	BASEPRI, r3
 800b2c6:	f3bf 8f6f 	isb	sy
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	607b      	str	r3, [r7, #4]
}
 800b2d0:	bf00      	nop
 800b2d2:	bf00      	nop
 800b2d4:	e7fd      	b.n	800b2d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b2d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b314 <vPortValidateInterruptPriority+0x7c>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b2de:	4b0e      	ldr	r3, [pc, #56]	@ (800b318 <vPortValidateInterruptPriority+0x80>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d90b      	bls.n	800b2fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ea:	f383 8811 	msr	BASEPRI, r3
 800b2ee:	f3bf 8f6f 	isb	sy
 800b2f2:	f3bf 8f4f 	dsb	sy
 800b2f6:	603b      	str	r3, [r7, #0]
}
 800b2f8:	bf00      	nop
 800b2fa:	bf00      	nop
 800b2fc:	e7fd      	b.n	800b2fa <vPortValidateInterruptPriority+0x62>
	}
 800b2fe:	bf00      	nop
 800b300:	3714      	adds	r7, #20
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	e000e3f0 	.word	0xe000e3f0
 800b310:	200014e0 	.word	0x200014e0
 800b314:	e000ed0c 	.word	0xe000ed0c
 800b318:	200014e4 	.word	0x200014e4

0800b31c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b08a      	sub	sp, #40	@ 0x28
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b324:	2300      	movs	r3, #0
 800b326:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b328:	f7ff f8e2 	bl	800a4f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b32c:	4b5c      	ldr	r3, [pc, #368]	@ (800b4a0 <pvPortMalloc+0x184>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b334:	f000 f924 	bl	800b580 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b338:	4b5a      	ldr	r3, [pc, #360]	@ (800b4a4 <pvPortMalloc+0x188>)
 800b33a:	681a      	ldr	r2, [r3, #0]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	4013      	ands	r3, r2
 800b340:	2b00      	cmp	r3, #0
 800b342:	f040 8095 	bne.w	800b470 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d01e      	beq.n	800b38a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b34c:	2208      	movs	r2, #8
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	4413      	add	r3, r2
 800b352:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f003 0307 	and.w	r3, r3, #7
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d015      	beq.n	800b38a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	f023 0307 	bic.w	r3, r3, #7
 800b364:	3308      	adds	r3, #8
 800b366:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f003 0307 	and.w	r3, r3, #7
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00b      	beq.n	800b38a <pvPortMalloc+0x6e>
	__asm volatile
 800b372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	617b      	str	r3, [r7, #20]
}
 800b384:	bf00      	nop
 800b386:	bf00      	nop
 800b388:	e7fd      	b.n	800b386 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d06f      	beq.n	800b470 <pvPortMalloc+0x154>
 800b390:	4b45      	ldr	r3, [pc, #276]	@ (800b4a8 <pvPortMalloc+0x18c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	687a      	ldr	r2, [r7, #4]
 800b396:	429a      	cmp	r2, r3
 800b398:	d86a      	bhi.n	800b470 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b39a:	4b44      	ldr	r3, [pc, #272]	@ (800b4ac <pvPortMalloc+0x190>)
 800b39c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b39e:	4b43      	ldr	r3, [pc, #268]	@ (800b4ac <pvPortMalloc+0x190>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3a4:	e004      	b.n	800b3b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d903      	bls.n	800b3c2 <pvPortMalloc+0xa6>
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f1      	bne.n	800b3a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b3c2:	4b37      	ldr	r3, [pc, #220]	@ (800b4a0 <pvPortMalloc+0x184>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d051      	beq.n	800b470 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b3cc:	6a3b      	ldr	r3, [r7, #32]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	2208      	movs	r2, #8
 800b3d2:	4413      	add	r3, r2
 800b3d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d8:	681a      	ldr	r2, [r3, #0]
 800b3da:	6a3b      	ldr	r3, [r7, #32]
 800b3dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e0:	685a      	ldr	r2, [r3, #4]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	1ad2      	subs	r2, r2, r3
 800b3e6:	2308      	movs	r3, #8
 800b3e8:	005b      	lsls	r3, r3, #1
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	d920      	bls.n	800b430 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b3ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3f6:	69bb      	ldr	r3, [r7, #24]
 800b3f8:	f003 0307 	and.w	r3, r3, #7
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d00b      	beq.n	800b418 <pvPortMalloc+0xfc>
	__asm volatile
 800b400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b404:	f383 8811 	msr	BASEPRI, r3
 800b408:	f3bf 8f6f 	isb	sy
 800b40c:	f3bf 8f4f 	dsb	sy
 800b410:	613b      	str	r3, [r7, #16]
}
 800b412:	bf00      	nop
 800b414:	bf00      	nop
 800b416:	e7fd      	b.n	800b414 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	1ad2      	subs	r2, r2, r3
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b426:	687a      	ldr	r2, [r7, #4]
 800b428:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b42a:	69b8      	ldr	r0, [r7, #24]
 800b42c:	f000 f90a 	bl	800b644 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b430:	4b1d      	ldr	r3, [pc, #116]	@ (800b4a8 <pvPortMalloc+0x18c>)
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	4a1b      	ldr	r2, [pc, #108]	@ (800b4a8 <pvPortMalloc+0x18c>)
 800b43c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b43e:	4b1a      	ldr	r3, [pc, #104]	@ (800b4a8 <pvPortMalloc+0x18c>)
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b1b      	ldr	r3, [pc, #108]	@ (800b4b0 <pvPortMalloc+0x194>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	429a      	cmp	r2, r3
 800b448:	d203      	bcs.n	800b452 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b44a:	4b17      	ldr	r3, [pc, #92]	@ (800b4a8 <pvPortMalloc+0x18c>)
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	4a18      	ldr	r2, [pc, #96]	@ (800b4b0 <pvPortMalloc+0x194>)
 800b450:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b454:	685a      	ldr	r2, [r3, #4]
 800b456:	4b13      	ldr	r3, [pc, #76]	@ (800b4a4 <pvPortMalloc+0x188>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	431a      	orrs	r2, r3
 800b45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b462:	2200      	movs	r2, #0
 800b464:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b466:	4b13      	ldr	r3, [pc, #76]	@ (800b4b4 <pvPortMalloc+0x198>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	3301      	adds	r3, #1
 800b46c:	4a11      	ldr	r2, [pc, #68]	@ (800b4b4 <pvPortMalloc+0x198>)
 800b46e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b470:	f7ff f84c 	bl	800a50c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b474:	69fb      	ldr	r3, [r7, #28]
 800b476:	f003 0307 	and.w	r3, r3, #7
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d00b      	beq.n	800b496 <pvPortMalloc+0x17a>
	__asm volatile
 800b47e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b482:	f383 8811 	msr	BASEPRI, r3
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	f3bf 8f4f 	dsb	sy
 800b48e:	60fb      	str	r3, [r7, #12]
}
 800b490:	bf00      	nop
 800b492:	bf00      	nop
 800b494:	e7fd      	b.n	800b492 <pvPortMalloc+0x176>
	return pvReturn;
 800b496:	69fb      	ldr	r3, [r7, #28]
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3728      	adds	r7, #40	@ 0x28
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}
 800b4a0:	200050f0 	.word	0x200050f0
 800b4a4:	20005104 	.word	0x20005104
 800b4a8:	200050f4 	.word	0x200050f4
 800b4ac:	200050e8 	.word	0x200050e8
 800b4b0:	200050f8 	.word	0x200050f8
 800b4b4:	200050fc 	.word	0x200050fc

0800b4b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b086      	sub	sp, #24
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d04f      	beq.n	800b56a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b4ca:	2308      	movs	r3, #8
 800b4cc:	425b      	negs	r3, r3
 800b4ce:	697a      	ldr	r2, [r7, #20]
 800b4d0:	4413      	add	r3, r2
 800b4d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	685a      	ldr	r2, [r3, #4]
 800b4dc:	4b25      	ldr	r3, [pc, #148]	@ (800b574 <vPortFree+0xbc>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d10b      	bne.n	800b4fe <vPortFree+0x46>
	__asm volatile
 800b4e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ea:	f383 8811 	msr	BASEPRI, r3
 800b4ee:	f3bf 8f6f 	isb	sy
 800b4f2:	f3bf 8f4f 	dsb	sy
 800b4f6:	60fb      	str	r3, [r7, #12]
}
 800b4f8:	bf00      	nop
 800b4fa:	bf00      	nop
 800b4fc:	e7fd      	b.n	800b4fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00b      	beq.n	800b51e <vPortFree+0x66>
	__asm volatile
 800b506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b50a:	f383 8811 	msr	BASEPRI, r3
 800b50e:	f3bf 8f6f 	isb	sy
 800b512:	f3bf 8f4f 	dsb	sy
 800b516:	60bb      	str	r3, [r7, #8]
}
 800b518:	bf00      	nop
 800b51a:	bf00      	nop
 800b51c:	e7fd      	b.n	800b51a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	685a      	ldr	r2, [r3, #4]
 800b522:	4b14      	ldr	r3, [pc, #80]	@ (800b574 <vPortFree+0xbc>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4013      	ands	r3, r2
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d01e      	beq.n	800b56a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d11a      	bne.n	800b56a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	685a      	ldr	r2, [r3, #4]
 800b538:	4b0e      	ldr	r3, [pc, #56]	@ (800b574 <vPortFree+0xbc>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	43db      	mvns	r3, r3
 800b53e:	401a      	ands	r2, r3
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b544:	f7fe ffd4 	bl	800a4f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b548:	693b      	ldr	r3, [r7, #16]
 800b54a:	685a      	ldr	r2, [r3, #4]
 800b54c:	4b0a      	ldr	r3, [pc, #40]	@ (800b578 <vPortFree+0xc0>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	4413      	add	r3, r2
 800b552:	4a09      	ldr	r2, [pc, #36]	@ (800b578 <vPortFree+0xc0>)
 800b554:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b556:	6938      	ldr	r0, [r7, #16]
 800b558:	f000 f874 	bl	800b644 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b55c:	4b07      	ldr	r3, [pc, #28]	@ (800b57c <vPortFree+0xc4>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	3301      	adds	r3, #1
 800b562:	4a06      	ldr	r2, [pc, #24]	@ (800b57c <vPortFree+0xc4>)
 800b564:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b566:	f7fe ffd1 	bl	800a50c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b56a:	bf00      	nop
 800b56c:	3718      	adds	r7, #24
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}
 800b572:	bf00      	nop
 800b574:	20005104 	.word	0x20005104
 800b578:	200050f4 	.word	0x200050f4
 800b57c:	20005100 	.word	0x20005100

0800b580 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b580:	b480      	push	{r7}
 800b582:	b085      	sub	sp, #20
 800b584:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b586:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b58a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b58c:	4b27      	ldr	r3, [pc, #156]	@ (800b62c <prvHeapInit+0xac>)
 800b58e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00c      	beq.n	800b5b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	3307      	adds	r3, #7
 800b59e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f023 0307 	bic.w	r3, r3, #7
 800b5a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b5a8:	68ba      	ldr	r2, [r7, #8]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	1ad3      	subs	r3, r2, r3
 800b5ae:	4a1f      	ldr	r2, [pc, #124]	@ (800b62c <prvHeapInit+0xac>)
 800b5b0:	4413      	add	r3, r2
 800b5b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b5b8:	4a1d      	ldr	r2, [pc, #116]	@ (800b630 <prvHeapInit+0xb0>)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b5be:	4b1c      	ldr	r3, [pc, #112]	@ (800b630 <prvHeapInit+0xb0>)
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	68ba      	ldr	r2, [r7, #8]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b5cc:	2208      	movs	r2, #8
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	1a9b      	subs	r3, r3, r2
 800b5d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	f023 0307 	bic.w	r3, r3, #7
 800b5da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	4a15      	ldr	r2, [pc, #84]	@ (800b634 <prvHeapInit+0xb4>)
 800b5e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b5e2:	4b14      	ldr	r3, [pc, #80]	@ (800b634 <prvHeapInit+0xb4>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b5ea:	4b12      	ldr	r3, [pc, #72]	@ (800b634 <prvHeapInit+0xb4>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	68fa      	ldr	r2, [r7, #12]
 800b5fa:	1ad2      	subs	r2, r2, r3
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b600:	4b0c      	ldr	r3, [pc, #48]	@ (800b634 <prvHeapInit+0xb4>)
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	4a0a      	ldr	r2, [pc, #40]	@ (800b638 <prvHeapInit+0xb8>)
 800b60e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	4a09      	ldr	r2, [pc, #36]	@ (800b63c <prvHeapInit+0xbc>)
 800b616:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b618:	4b09      	ldr	r3, [pc, #36]	@ (800b640 <prvHeapInit+0xc0>)
 800b61a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b61e:	601a      	str	r2, [r3, #0]
}
 800b620:	bf00      	nop
 800b622:	3714      	adds	r7, #20
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	200014e8 	.word	0x200014e8
 800b630:	200050e8 	.word	0x200050e8
 800b634:	200050f0 	.word	0x200050f0
 800b638:	200050f8 	.word	0x200050f8
 800b63c:	200050f4 	.word	0x200050f4
 800b640:	20005104 	.word	0x20005104

0800b644 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b644:	b480      	push	{r7}
 800b646:	b085      	sub	sp, #20
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b64c:	4b28      	ldr	r3, [pc, #160]	@ (800b6f0 <prvInsertBlockIntoFreeList+0xac>)
 800b64e:	60fb      	str	r3, [r7, #12]
 800b650:	e002      	b.n	800b658 <prvInsertBlockIntoFreeList+0x14>
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	60fb      	str	r3, [r7, #12]
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	429a      	cmp	r2, r3
 800b660:	d8f7      	bhi.n	800b652 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	68ba      	ldr	r2, [r7, #8]
 800b66c:	4413      	add	r3, r2
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	429a      	cmp	r2, r3
 800b672:	d108      	bne.n	800b686 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	685a      	ldr	r2, [r3, #4]
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	441a      	add	r2, r3
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	441a      	add	r2, r3
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	429a      	cmp	r2, r3
 800b698:	d118      	bne.n	800b6cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681a      	ldr	r2, [r3, #0]
 800b69e:	4b15      	ldr	r3, [pc, #84]	@ (800b6f4 <prvInsertBlockIntoFreeList+0xb0>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d00d      	beq.n	800b6c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	685a      	ldr	r2, [r3, #4]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	441a      	add	r2, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	681a      	ldr	r2, [r3, #0]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	601a      	str	r2, [r3, #0]
 800b6c0:	e008      	b.n	800b6d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b6c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f4 <prvInsertBlockIntoFreeList+0xb0>)
 800b6c4:	681a      	ldr	r2, [r3, #0]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	601a      	str	r2, [r3, #0]
 800b6ca:	e003      	b.n	800b6d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b6d4:	68fa      	ldr	r2, [r7, #12]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d002      	beq.n	800b6e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6e2:	bf00      	nop
 800b6e4:	3714      	adds	r7, #20
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr
 800b6ee:	bf00      	nop
 800b6f0:	200050e8 	.word	0x200050e8
 800b6f4:	200050f0 	.word	0x200050f0

0800b6f8 <malloc>:
 800b6f8:	4b02      	ldr	r3, [pc, #8]	@ (800b704 <malloc+0xc>)
 800b6fa:	4601      	mov	r1, r0
 800b6fc:	6818      	ldr	r0, [r3, #0]
 800b6fe:	f000 b82d 	b.w	800b75c <_malloc_r>
 800b702:	bf00      	nop
 800b704:	20000198 	.word	0x20000198

0800b708 <free>:
 800b708:	4b02      	ldr	r3, [pc, #8]	@ (800b714 <free+0xc>)
 800b70a:	4601      	mov	r1, r0
 800b70c:	6818      	ldr	r0, [r3, #0]
 800b70e:	f001 b98b 	b.w	800ca28 <_free_r>
 800b712:	bf00      	nop
 800b714:	20000198 	.word	0x20000198

0800b718 <sbrk_aligned>:
 800b718:	b570      	push	{r4, r5, r6, lr}
 800b71a:	4e0f      	ldr	r6, [pc, #60]	@ (800b758 <sbrk_aligned+0x40>)
 800b71c:	460c      	mov	r4, r1
 800b71e:	6831      	ldr	r1, [r6, #0]
 800b720:	4605      	mov	r5, r0
 800b722:	b911      	cbnz	r1, 800b72a <sbrk_aligned+0x12>
 800b724:	f001 f91a 	bl	800c95c <_sbrk_r>
 800b728:	6030      	str	r0, [r6, #0]
 800b72a:	4621      	mov	r1, r4
 800b72c:	4628      	mov	r0, r5
 800b72e:	f001 f915 	bl	800c95c <_sbrk_r>
 800b732:	1c43      	adds	r3, r0, #1
 800b734:	d103      	bne.n	800b73e <sbrk_aligned+0x26>
 800b736:	f04f 34ff 	mov.w	r4, #4294967295
 800b73a:	4620      	mov	r0, r4
 800b73c:	bd70      	pop	{r4, r5, r6, pc}
 800b73e:	1cc4      	adds	r4, r0, #3
 800b740:	f024 0403 	bic.w	r4, r4, #3
 800b744:	42a0      	cmp	r0, r4
 800b746:	d0f8      	beq.n	800b73a <sbrk_aligned+0x22>
 800b748:	1a21      	subs	r1, r4, r0
 800b74a:	4628      	mov	r0, r5
 800b74c:	f001 f906 	bl	800c95c <_sbrk_r>
 800b750:	3001      	adds	r0, #1
 800b752:	d1f2      	bne.n	800b73a <sbrk_aligned+0x22>
 800b754:	e7ef      	b.n	800b736 <sbrk_aligned+0x1e>
 800b756:	bf00      	nop
 800b758:	20005108 	.word	0x20005108

0800b75c <_malloc_r>:
 800b75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b760:	1ccd      	adds	r5, r1, #3
 800b762:	f025 0503 	bic.w	r5, r5, #3
 800b766:	3508      	adds	r5, #8
 800b768:	2d0c      	cmp	r5, #12
 800b76a:	bf38      	it	cc
 800b76c:	250c      	movcc	r5, #12
 800b76e:	2d00      	cmp	r5, #0
 800b770:	4606      	mov	r6, r0
 800b772:	db01      	blt.n	800b778 <_malloc_r+0x1c>
 800b774:	42a9      	cmp	r1, r5
 800b776:	d904      	bls.n	800b782 <_malloc_r+0x26>
 800b778:	230c      	movs	r3, #12
 800b77a:	6033      	str	r3, [r6, #0]
 800b77c:	2000      	movs	r0, #0
 800b77e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b782:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b858 <_malloc_r+0xfc>
 800b786:	f000 f869 	bl	800b85c <__malloc_lock>
 800b78a:	f8d8 3000 	ldr.w	r3, [r8]
 800b78e:	461c      	mov	r4, r3
 800b790:	bb44      	cbnz	r4, 800b7e4 <_malloc_r+0x88>
 800b792:	4629      	mov	r1, r5
 800b794:	4630      	mov	r0, r6
 800b796:	f7ff ffbf 	bl	800b718 <sbrk_aligned>
 800b79a:	1c43      	adds	r3, r0, #1
 800b79c:	4604      	mov	r4, r0
 800b79e:	d158      	bne.n	800b852 <_malloc_r+0xf6>
 800b7a0:	f8d8 4000 	ldr.w	r4, [r8]
 800b7a4:	4627      	mov	r7, r4
 800b7a6:	2f00      	cmp	r7, #0
 800b7a8:	d143      	bne.n	800b832 <_malloc_r+0xd6>
 800b7aa:	2c00      	cmp	r4, #0
 800b7ac:	d04b      	beq.n	800b846 <_malloc_r+0xea>
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	4639      	mov	r1, r7
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	eb04 0903 	add.w	r9, r4, r3
 800b7b8:	f001 f8d0 	bl	800c95c <_sbrk_r>
 800b7bc:	4581      	cmp	r9, r0
 800b7be:	d142      	bne.n	800b846 <_malloc_r+0xea>
 800b7c0:	6821      	ldr	r1, [r4, #0]
 800b7c2:	1a6d      	subs	r5, r5, r1
 800b7c4:	4629      	mov	r1, r5
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	f7ff ffa6 	bl	800b718 <sbrk_aligned>
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	d03a      	beq.n	800b846 <_malloc_r+0xea>
 800b7d0:	6823      	ldr	r3, [r4, #0]
 800b7d2:	442b      	add	r3, r5
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	f8d8 3000 	ldr.w	r3, [r8]
 800b7da:	685a      	ldr	r2, [r3, #4]
 800b7dc:	bb62      	cbnz	r2, 800b838 <_malloc_r+0xdc>
 800b7de:	f8c8 7000 	str.w	r7, [r8]
 800b7e2:	e00f      	b.n	800b804 <_malloc_r+0xa8>
 800b7e4:	6822      	ldr	r2, [r4, #0]
 800b7e6:	1b52      	subs	r2, r2, r5
 800b7e8:	d420      	bmi.n	800b82c <_malloc_r+0xd0>
 800b7ea:	2a0b      	cmp	r2, #11
 800b7ec:	d917      	bls.n	800b81e <_malloc_r+0xc2>
 800b7ee:	1961      	adds	r1, r4, r5
 800b7f0:	42a3      	cmp	r3, r4
 800b7f2:	6025      	str	r5, [r4, #0]
 800b7f4:	bf18      	it	ne
 800b7f6:	6059      	strne	r1, [r3, #4]
 800b7f8:	6863      	ldr	r3, [r4, #4]
 800b7fa:	bf08      	it	eq
 800b7fc:	f8c8 1000 	streq.w	r1, [r8]
 800b800:	5162      	str	r2, [r4, r5]
 800b802:	604b      	str	r3, [r1, #4]
 800b804:	4630      	mov	r0, r6
 800b806:	f000 f82f 	bl	800b868 <__malloc_unlock>
 800b80a:	f104 000b 	add.w	r0, r4, #11
 800b80e:	1d23      	adds	r3, r4, #4
 800b810:	f020 0007 	bic.w	r0, r0, #7
 800b814:	1ac2      	subs	r2, r0, r3
 800b816:	bf1c      	itt	ne
 800b818:	1a1b      	subne	r3, r3, r0
 800b81a:	50a3      	strne	r3, [r4, r2]
 800b81c:	e7af      	b.n	800b77e <_malloc_r+0x22>
 800b81e:	6862      	ldr	r2, [r4, #4]
 800b820:	42a3      	cmp	r3, r4
 800b822:	bf0c      	ite	eq
 800b824:	f8c8 2000 	streq.w	r2, [r8]
 800b828:	605a      	strne	r2, [r3, #4]
 800b82a:	e7eb      	b.n	800b804 <_malloc_r+0xa8>
 800b82c:	4623      	mov	r3, r4
 800b82e:	6864      	ldr	r4, [r4, #4]
 800b830:	e7ae      	b.n	800b790 <_malloc_r+0x34>
 800b832:	463c      	mov	r4, r7
 800b834:	687f      	ldr	r7, [r7, #4]
 800b836:	e7b6      	b.n	800b7a6 <_malloc_r+0x4a>
 800b838:	461a      	mov	r2, r3
 800b83a:	685b      	ldr	r3, [r3, #4]
 800b83c:	42a3      	cmp	r3, r4
 800b83e:	d1fb      	bne.n	800b838 <_malloc_r+0xdc>
 800b840:	2300      	movs	r3, #0
 800b842:	6053      	str	r3, [r2, #4]
 800b844:	e7de      	b.n	800b804 <_malloc_r+0xa8>
 800b846:	230c      	movs	r3, #12
 800b848:	6033      	str	r3, [r6, #0]
 800b84a:	4630      	mov	r0, r6
 800b84c:	f000 f80c 	bl	800b868 <__malloc_unlock>
 800b850:	e794      	b.n	800b77c <_malloc_r+0x20>
 800b852:	6005      	str	r5, [r0, #0]
 800b854:	e7d6      	b.n	800b804 <_malloc_r+0xa8>
 800b856:	bf00      	nop
 800b858:	2000510c 	.word	0x2000510c

0800b85c <__malloc_lock>:
 800b85c:	4801      	ldr	r0, [pc, #4]	@ (800b864 <__malloc_lock+0x8>)
 800b85e:	f001 b8ca 	b.w	800c9f6 <__retarget_lock_acquire_recursive>
 800b862:	bf00      	nop
 800b864:	20005250 	.word	0x20005250

0800b868 <__malloc_unlock>:
 800b868:	4801      	ldr	r0, [pc, #4]	@ (800b870 <__malloc_unlock+0x8>)
 800b86a:	f001 b8c5 	b.w	800c9f8 <__retarget_lock_release_recursive>
 800b86e:	bf00      	nop
 800b870:	20005250 	.word	0x20005250

0800b874 <realloc>:
 800b874:	4b02      	ldr	r3, [pc, #8]	@ (800b880 <realloc+0xc>)
 800b876:	460a      	mov	r2, r1
 800b878:	4601      	mov	r1, r0
 800b87a:	6818      	ldr	r0, [r3, #0]
 800b87c:	f000 b802 	b.w	800b884 <_realloc_r>
 800b880:	20000198 	.word	0x20000198

0800b884 <_realloc_r>:
 800b884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b888:	4680      	mov	r8, r0
 800b88a:	4615      	mov	r5, r2
 800b88c:	460c      	mov	r4, r1
 800b88e:	b921      	cbnz	r1, 800b89a <_realloc_r+0x16>
 800b890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b894:	4611      	mov	r1, r2
 800b896:	f7ff bf61 	b.w	800b75c <_malloc_r>
 800b89a:	b92a      	cbnz	r2, 800b8a8 <_realloc_r+0x24>
 800b89c:	f001 f8c4 	bl	800ca28 <_free_r>
 800b8a0:	2400      	movs	r4, #0
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8a8:	f002 f906 	bl	800dab8 <_malloc_usable_size_r>
 800b8ac:	4285      	cmp	r5, r0
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	d802      	bhi.n	800b8b8 <_realloc_r+0x34>
 800b8b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b8b6:	d8f4      	bhi.n	800b8a2 <_realloc_r+0x1e>
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	4640      	mov	r0, r8
 800b8bc:	f7ff ff4e 	bl	800b75c <_malloc_r>
 800b8c0:	4607      	mov	r7, r0
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d0ec      	beq.n	800b8a0 <_realloc_r+0x1c>
 800b8c6:	42b5      	cmp	r5, r6
 800b8c8:	462a      	mov	r2, r5
 800b8ca:	4621      	mov	r1, r4
 800b8cc:	bf28      	it	cs
 800b8ce:	4632      	movcs	r2, r6
 800b8d0:	f001 f893 	bl	800c9fa <memcpy>
 800b8d4:	4621      	mov	r1, r4
 800b8d6:	4640      	mov	r0, r8
 800b8d8:	f001 f8a6 	bl	800ca28 <_free_r>
 800b8dc:	463c      	mov	r4, r7
 800b8de:	e7e0      	b.n	800b8a2 <_realloc_r+0x1e>

0800b8e0 <sulp>:
 800b8e0:	b570      	push	{r4, r5, r6, lr}
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	460d      	mov	r5, r1
 800b8e6:	ec45 4b10 	vmov	d0, r4, r5
 800b8ea:	4616      	mov	r6, r2
 800b8ec:	f001 ffa6 	bl	800d83c <__ulp>
 800b8f0:	ec51 0b10 	vmov	r0, r1, d0
 800b8f4:	b17e      	cbz	r6, 800b916 <sulp+0x36>
 800b8f6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b8fa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	dd09      	ble.n	800b916 <sulp+0x36>
 800b902:	051b      	lsls	r3, r3, #20
 800b904:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b908:	2400      	movs	r4, #0
 800b90a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b90e:	4622      	mov	r2, r4
 800b910:	462b      	mov	r3, r5
 800b912:	f7f4 fe81 	bl	8000618 <__aeabi_dmul>
 800b916:	ec41 0b10 	vmov	d0, r0, r1
 800b91a:	bd70      	pop	{r4, r5, r6, pc}
 800b91c:	0000      	movs	r0, r0
	...

0800b920 <_strtod_l>:
 800b920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b924:	b09f      	sub	sp, #124	@ 0x7c
 800b926:	460c      	mov	r4, r1
 800b928:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b92a:	2200      	movs	r2, #0
 800b92c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b92e:	9005      	str	r0, [sp, #20]
 800b930:	f04f 0a00 	mov.w	sl, #0
 800b934:	f04f 0b00 	mov.w	fp, #0
 800b938:	460a      	mov	r2, r1
 800b93a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b93c:	7811      	ldrb	r1, [r2, #0]
 800b93e:	292b      	cmp	r1, #43	@ 0x2b
 800b940:	d04a      	beq.n	800b9d8 <_strtod_l+0xb8>
 800b942:	d838      	bhi.n	800b9b6 <_strtod_l+0x96>
 800b944:	290d      	cmp	r1, #13
 800b946:	d832      	bhi.n	800b9ae <_strtod_l+0x8e>
 800b948:	2908      	cmp	r1, #8
 800b94a:	d832      	bhi.n	800b9b2 <_strtod_l+0x92>
 800b94c:	2900      	cmp	r1, #0
 800b94e:	d03b      	beq.n	800b9c8 <_strtod_l+0xa8>
 800b950:	2200      	movs	r2, #0
 800b952:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b954:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b956:	782a      	ldrb	r2, [r5, #0]
 800b958:	2a30      	cmp	r2, #48	@ 0x30
 800b95a:	f040 80b3 	bne.w	800bac4 <_strtod_l+0x1a4>
 800b95e:	786a      	ldrb	r2, [r5, #1]
 800b960:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b964:	2a58      	cmp	r2, #88	@ 0x58
 800b966:	d16e      	bne.n	800ba46 <_strtod_l+0x126>
 800b968:	9302      	str	r3, [sp, #8]
 800b96a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b96c:	9301      	str	r3, [sp, #4]
 800b96e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b970:	9300      	str	r3, [sp, #0]
 800b972:	4a8e      	ldr	r2, [pc, #568]	@ (800bbac <_strtod_l+0x28c>)
 800b974:	9805      	ldr	r0, [sp, #20]
 800b976:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b978:	a919      	add	r1, sp, #100	@ 0x64
 800b97a:	f001 f907 	bl	800cb8c <__gethex>
 800b97e:	f010 060f 	ands.w	r6, r0, #15
 800b982:	4604      	mov	r4, r0
 800b984:	d005      	beq.n	800b992 <_strtod_l+0x72>
 800b986:	2e06      	cmp	r6, #6
 800b988:	d128      	bne.n	800b9dc <_strtod_l+0xbc>
 800b98a:	3501      	adds	r5, #1
 800b98c:	2300      	movs	r3, #0
 800b98e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b990:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b992:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b994:	2b00      	cmp	r3, #0
 800b996:	f040 858e 	bne.w	800c4b6 <_strtod_l+0xb96>
 800b99a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b99c:	b1cb      	cbz	r3, 800b9d2 <_strtod_l+0xb2>
 800b99e:	4652      	mov	r2, sl
 800b9a0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b9a4:	ec43 2b10 	vmov	d0, r2, r3
 800b9a8:	b01f      	add	sp, #124	@ 0x7c
 800b9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ae:	2920      	cmp	r1, #32
 800b9b0:	d1ce      	bne.n	800b950 <_strtod_l+0x30>
 800b9b2:	3201      	adds	r2, #1
 800b9b4:	e7c1      	b.n	800b93a <_strtod_l+0x1a>
 800b9b6:	292d      	cmp	r1, #45	@ 0x2d
 800b9b8:	d1ca      	bne.n	800b950 <_strtod_l+0x30>
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b9be:	1c51      	adds	r1, r2, #1
 800b9c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b9c2:	7852      	ldrb	r2, [r2, #1]
 800b9c4:	2a00      	cmp	r2, #0
 800b9c6:	d1c5      	bne.n	800b954 <_strtod_l+0x34>
 800b9c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b9ca:	9419      	str	r4, [sp, #100]	@ 0x64
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	f040 8570 	bne.w	800c4b2 <_strtod_l+0xb92>
 800b9d2:	4652      	mov	r2, sl
 800b9d4:	465b      	mov	r3, fp
 800b9d6:	e7e5      	b.n	800b9a4 <_strtod_l+0x84>
 800b9d8:	2100      	movs	r1, #0
 800b9da:	e7ef      	b.n	800b9bc <_strtod_l+0x9c>
 800b9dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b9de:	b13a      	cbz	r2, 800b9f0 <_strtod_l+0xd0>
 800b9e0:	2135      	movs	r1, #53	@ 0x35
 800b9e2:	a81c      	add	r0, sp, #112	@ 0x70
 800b9e4:	f002 f824 	bl	800da30 <__copybits>
 800b9e8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b9ea:	9805      	ldr	r0, [sp, #20]
 800b9ec:	f001 fbf2 	bl	800d1d4 <_Bfree>
 800b9f0:	3e01      	subs	r6, #1
 800b9f2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b9f4:	2e04      	cmp	r6, #4
 800b9f6:	d806      	bhi.n	800ba06 <_strtod_l+0xe6>
 800b9f8:	e8df f006 	tbb	[pc, r6]
 800b9fc:	201d0314 	.word	0x201d0314
 800ba00:	14          	.byte	0x14
 800ba01:	00          	.byte	0x00
 800ba02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ba06:	05e1      	lsls	r1, r4, #23
 800ba08:	bf48      	it	mi
 800ba0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ba0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba12:	0d1b      	lsrs	r3, r3, #20
 800ba14:	051b      	lsls	r3, r3, #20
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1bb      	bne.n	800b992 <_strtod_l+0x72>
 800ba1a:	f000 ffc1 	bl	800c9a0 <__errno>
 800ba1e:	2322      	movs	r3, #34	@ 0x22
 800ba20:	6003      	str	r3, [r0, #0]
 800ba22:	e7b6      	b.n	800b992 <_strtod_l+0x72>
 800ba24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ba28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ba2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ba30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ba34:	e7e7      	b.n	800ba06 <_strtod_l+0xe6>
 800ba36:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800bbb4 <_strtod_l+0x294>
 800ba3a:	e7e4      	b.n	800ba06 <_strtod_l+0xe6>
 800ba3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ba40:	f04f 3aff 	mov.w	sl, #4294967295
 800ba44:	e7df      	b.n	800ba06 <_strtod_l+0xe6>
 800ba46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba48:	1c5a      	adds	r2, r3, #1
 800ba4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba4c:	785b      	ldrb	r3, [r3, #1]
 800ba4e:	2b30      	cmp	r3, #48	@ 0x30
 800ba50:	d0f9      	beq.n	800ba46 <_strtod_l+0x126>
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d09d      	beq.n	800b992 <_strtod_l+0x72>
 800ba56:	2301      	movs	r3, #1
 800ba58:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba5e:	2300      	movs	r3, #0
 800ba60:	9308      	str	r3, [sp, #32]
 800ba62:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba64:	461f      	mov	r7, r3
 800ba66:	220a      	movs	r2, #10
 800ba68:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ba6a:	7805      	ldrb	r5, [r0, #0]
 800ba6c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ba70:	b2d9      	uxtb	r1, r3
 800ba72:	2909      	cmp	r1, #9
 800ba74:	d928      	bls.n	800bac8 <_strtod_l+0x1a8>
 800ba76:	494e      	ldr	r1, [pc, #312]	@ (800bbb0 <_strtod_l+0x290>)
 800ba78:	2201      	movs	r2, #1
 800ba7a:	f000 fed3 	bl	800c824 <strncmp>
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	d032      	beq.n	800bae8 <_strtod_l+0x1c8>
 800ba82:	2000      	movs	r0, #0
 800ba84:	462a      	mov	r2, r5
 800ba86:	4681      	mov	r9, r0
 800ba88:	463d      	mov	r5, r7
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	2a65      	cmp	r2, #101	@ 0x65
 800ba8e:	d001      	beq.n	800ba94 <_strtod_l+0x174>
 800ba90:	2a45      	cmp	r2, #69	@ 0x45
 800ba92:	d114      	bne.n	800babe <_strtod_l+0x19e>
 800ba94:	b91d      	cbnz	r5, 800ba9e <_strtod_l+0x17e>
 800ba96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba98:	4302      	orrs	r2, r0
 800ba9a:	d095      	beq.n	800b9c8 <_strtod_l+0xa8>
 800ba9c:	2500      	movs	r5, #0
 800ba9e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800baa0:	1c62      	adds	r2, r4, #1
 800baa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800baa4:	7862      	ldrb	r2, [r4, #1]
 800baa6:	2a2b      	cmp	r2, #43	@ 0x2b
 800baa8:	d077      	beq.n	800bb9a <_strtod_l+0x27a>
 800baaa:	2a2d      	cmp	r2, #45	@ 0x2d
 800baac:	d07b      	beq.n	800bba6 <_strtod_l+0x286>
 800baae:	f04f 0c00 	mov.w	ip, #0
 800bab2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800bab6:	2909      	cmp	r1, #9
 800bab8:	f240 8082 	bls.w	800bbc0 <_strtod_l+0x2a0>
 800babc:	9419      	str	r4, [sp, #100]	@ 0x64
 800babe:	f04f 0800 	mov.w	r8, #0
 800bac2:	e0a2      	b.n	800bc0a <_strtod_l+0x2ea>
 800bac4:	2300      	movs	r3, #0
 800bac6:	e7c7      	b.n	800ba58 <_strtod_l+0x138>
 800bac8:	2f08      	cmp	r7, #8
 800baca:	bfd5      	itete	le
 800bacc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800bace:	9908      	ldrgt	r1, [sp, #32]
 800bad0:	fb02 3301 	mlale	r3, r2, r1, r3
 800bad4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800bad8:	f100 0001 	add.w	r0, r0, #1
 800badc:	bfd4      	ite	le
 800bade:	930a      	strle	r3, [sp, #40]	@ 0x28
 800bae0:	9308      	strgt	r3, [sp, #32]
 800bae2:	3701      	adds	r7, #1
 800bae4:	9019      	str	r0, [sp, #100]	@ 0x64
 800bae6:	e7bf      	b.n	800ba68 <_strtod_l+0x148>
 800bae8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800baea:	1c5a      	adds	r2, r3, #1
 800baec:	9219      	str	r2, [sp, #100]	@ 0x64
 800baee:	785a      	ldrb	r2, [r3, #1]
 800baf0:	b37f      	cbz	r7, 800bb52 <_strtod_l+0x232>
 800baf2:	4681      	mov	r9, r0
 800baf4:	463d      	mov	r5, r7
 800baf6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800bafa:	2b09      	cmp	r3, #9
 800bafc:	d912      	bls.n	800bb24 <_strtod_l+0x204>
 800bafe:	2301      	movs	r3, #1
 800bb00:	e7c4      	b.n	800ba8c <_strtod_l+0x16c>
 800bb02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb04:	1c5a      	adds	r2, r3, #1
 800bb06:	9219      	str	r2, [sp, #100]	@ 0x64
 800bb08:	785a      	ldrb	r2, [r3, #1]
 800bb0a:	3001      	adds	r0, #1
 800bb0c:	2a30      	cmp	r2, #48	@ 0x30
 800bb0e:	d0f8      	beq.n	800bb02 <_strtod_l+0x1e2>
 800bb10:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800bb14:	2b08      	cmp	r3, #8
 800bb16:	f200 84d3 	bhi.w	800c4c0 <_strtod_l+0xba0>
 800bb1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb1c:	930c      	str	r3, [sp, #48]	@ 0x30
 800bb1e:	4681      	mov	r9, r0
 800bb20:	2000      	movs	r0, #0
 800bb22:	4605      	mov	r5, r0
 800bb24:	3a30      	subs	r2, #48	@ 0x30
 800bb26:	f100 0301 	add.w	r3, r0, #1
 800bb2a:	d02a      	beq.n	800bb82 <_strtod_l+0x262>
 800bb2c:	4499      	add	r9, r3
 800bb2e:	eb00 0c05 	add.w	ip, r0, r5
 800bb32:	462b      	mov	r3, r5
 800bb34:	210a      	movs	r1, #10
 800bb36:	4563      	cmp	r3, ip
 800bb38:	d10d      	bne.n	800bb56 <_strtod_l+0x236>
 800bb3a:	1c69      	adds	r1, r5, #1
 800bb3c:	4401      	add	r1, r0
 800bb3e:	4428      	add	r0, r5
 800bb40:	2808      	cmp	r0, #8
 800bb42:	dc16      	bgt.n	800bb72 <_strtod_l+0x252>
 800bb44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bb46:	230a      	movs	r3, #10
 800bb48:	fb03 2300 	mla	r3, r3, r0, r2
 800bb4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb4e:	2300      	movs	r3, #0
 800bb50:	e018      	b.n	800bb84 <_strtod_l+0x264>
 800bb52:	4638      	mov	r0, r7
 800bb54:	e7da      	b.n	800bb0c <_strtod_l+0x1ec>
 800bb56:	2b08      	cmp	r3, #8
 800bb58:	f103 0301 	add.w	r3, r3, #1
 800bb5c:	dc03      	bgt.n	800bb66 <_strtod_l+0x246>
 800bb5e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800bb60:	434e      	muls	r6, r1
 800bb62:	960a      	str	r6, [sp, #40]	@ 0x28
 800bb64:	e7e7      	b.n	800bb36 <_strtod_l+0x216>
 800bb66:	2b10      	cmp	r3, #16
 800bb68:	bfde      	ittt	le
 800bb6a:	9e08      	ldrle	r6, [sp, #32]
 800bb6c:	434e      	mulle	r6, r1
 800bb6e:	9608      	strle	r6, [sp, #32]
 800bb70:	e7e1      	b.n	800bb36 <_strtod_l+0x216>
 800bb72:	280f      	cmp	r0, #15
 800bb74:	dceb      	bgt.n	800bb4e <_strtod_l+0x22e>
 800bb76:	9808      	ldr	r0, [sp, #32]
 800bb78:	230a      	movs	r3, #10
 800bb7a:	fb03 2300 	mla	r3, r3, r0, r2
 800bb7e:	9308      	str	r3, [sp, #32]
 800bb80:	e7e5      	b.n	800bb4e <_strtod_l+0x22e>
 800bb82:	4629      	mov	r1, r5
 800bb84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bb86:	1c50      	adds	r0, r2, #1
 800bb88:	9019      	str	r0, [sp, #100]	@ 0x64
 800bb8a:	7852      	ldrb	r2, [r2, #1]
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	460d      	mov	r5, r1
 800bb90:	e7b1      	b.n	800baf6 <_strtod_l+0x1d6>
 800bb92:	f04f 0900 	mov.w	r9, #0
 800bb96:	2301      	movs	r3, #1
 800bb98:	e77d      	b.n	800ba96 <_strtod_l+0x176>
 800bb9a:	f04f 0c00 	mov.w	ip, #0
 800bb9e:	1ca2      	adds	r2, r4, #2
 800bba0:	9219      	str	r2, [sp, #100]	@ 0x64
 800bba2:	78a2      	ldrb	r2, [r4, #2]
 800bba4:	e785      	b.n	800bab2 <_strtod_l+0x192>
 800bba6:	f04f 0c01 	mov.w	ip, #1
 800bbaa:	e7f8      	b.n	800bb9e <_strtod_l+0x27e>
 800bbac:	0800f358 	.word	0x0800f358
 800bbb0:	0800f334 	.word	0x0800f334
 800bbb4:	7ff00000 	.word	0x7ff00000
 800bbb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bbba:	1c51      	adds	r1, r2, #1
 800bbbc:	9119      	str	r1, [sp, #100]	@ 0x64
 800bbbe:	7852      	ldrb	r2, [r2, #1]
 800bbc0:	2a30      	cmp	r2, #48	@ 0x30
 800bbc2:	d0f9      	beq.n	800bbb8 <_strtod_l+0x298>
 800bbc4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bbc8:	2908      	cmp	r1, #8
 800bbca:	f63f af78 	bhi.w	800babe <_strtod_l+0x19e>
 800bbce:	3a30      	subs	r2, #48	@ 0x30
 800bbd0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bbd2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bbd4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bbd6:	f04f 080a 	mov.w	r8, #10
 800bbda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bbdc:	1c56      	adds	r6, r2, #1
 800bbde:	9619      	str	r6, [sp, #100]	@ 0x64
 800bbe0:	7852      	ldrb	r2, [r2, #1]
 800bbe2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bbe6:	f1be 0f09 	cmp.w	lr, #9
 800bbea:	d939      	bls.n	800bc60 <_strtod_l+0x340>
 800bbec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bbee:	1a76      	subs	r6, r6, r1
 800bbf0:	2e08      	cmp	r6, #8
 800bbf2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bbf6:	dc03      	bgt.n	800bc00 <_strtod_l+0x2e0>
 800bbf8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bbfa:	4588      	cmp	r8, r1
 800bbfc:	bfa8      	it	ge
 800bbfe:	4688      	movge	r8, r1
 800bc00:	f1bc 0f00 	cmp.w	ip, #0
 800bc04:	d001      	beq.n	800bc0a <_strtod_l+0x2ea>
 800bc06:	f1c8 0800 	rsb	r8, r8, #0
 800bc0a:	2d00      	cmp	r5, #0
 800bc0c:	d14e      	bne.n	800bcac <_strtod_l+0x38c>
 800bc0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc10:	4308      	orrs	r0, r1
 800bc12:	f47f aebe 	bne.w	800b992 <_strtod_l+0x72>
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	f47f aed6 	bne.w	800b9c8 <_strtod_l+0xa8>
 800bc1c:	2a69      	cmp	r2, #105	@ 0x69
 800bc1e:	d028      	beq.n	800bc72 <_strtod_l+0x352>
 800bc20:	dc25      	bgt.n	800bc6e <_strtod_l+0x34e>
 800bc22:	2a49      	cmp	r2, #73	@ 0x49
 800bc24:	d025      	beq.n	800bc72 <_strtod_l+0x352>
 800bc26:	2a4e      	cmp	r2, #78	@ 0x4e
 800bc28:	f47f aece 	bne.w	800b9c8 <_strtod_l+0xa8>
 800bc2c:	499b      	ldr	r1, [pc, #620]	@ (800be9c <_strtod_l+0x57c>)
 800bc2e:	a819      	add	r0, sp, #100	@ 0x64
 800bc30:	f001 f9ce 	bl	800cfd0 <__match>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	f43f aec7 	beq.w	800b9c8 <_strtod_l+0xa8>
 800bc3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc3c:	781b      	ldrb	r3, [r3, #0]
 800bc3e:	2b28      	cmp	r3, #40	@ 0x28
 800bc40:	d12e      	bne.n	800bca0 <_strtod_l+0x380>
 800bc42:	4997      	ldr	r1, [pc, #604]	@ (800bea0 <_strtod_l+0x580>)
 800bc44:	aa1c      	add	r2, sp, #112	@ 0x70
 800bc46:	a819      	add	r0, sp, #100	@ 0x64
 800bc48:	f001 f9d6 	bl	800cff8 <__hexnan>
 800bc4c:	2805      	cmp	r0, #5
 800bc4e:	d127      	bne.n	800bca0 <_strtod_l+0x380>
 800bc50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bc52:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bc56:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bc5a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bc5e:	e698      	b.n	800b992 <_strtod_l+0x72>
 800bc60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bc62:	fb08 2101 	mla	r1, r8, r1, r2
 800bc66:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bc6a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bc6c:	e7b5      	b.n	800bbda <_strtod_l+0x2ba>
 800bc6e:	2a6e      	cmp	r2, #110	@ 0x6e
 800bc70:	e7da      	b.n	800bc28 <_strtod_l+0x308>
 800bc72:	498c      	ldr	r1, [pc, #560]	@ (800bea4 <_strtod_l+0x584>)
 800bc74:	a819      	add	r0, sp, #100	@ 0x64
 800bc76:	f001 f9ab 	bl	800cfd0 <__match>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f43f aea4 	beq.w	800b9c8 <_strtod_l+0xa8>
 800bc80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc82:	4989      	ldr	r1, [pc, #548]	@ (800bea8 <_strtod_l+0x588>)
 800bc84:	3b01      	subs	r3, #1
 800bc86:	a819      	add	r0, sp, #100	@ 0x64
 800bc88:	9319      	str	r3, [sp, #100]	@ 0x64
 800bc8a:	f001 f9a1 	bl	800cfd0 <__match>
 800bc8e:	b910      	cbnz	r0, 800bc96 <_strtod_l+0x376>
 800bc90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc92:	3301      	adds	r3, #1
 800bc94:	9319      	str	r3, [sp, #100]	@ 0x64
 800bc96:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800beb8 <_strtod_l+0x598>
 800bc9a:	f04f 0a00 	mov.w	sl, #0
 800bc9e:	e678      	b.n	800b992 <_strtod_l+0x72>
 800bca0:	4882      	ldr	r0, [pc, #520]	@ (800beac <_strtod_l+0x58c>)
 800bca2:	f000 feb9 	bl	800ca18 <nan>
 800bca6:	ec5b ab10 	vmov	sl, fp, d0
 800bcaa:	e672      	b.n	800b992 <_strtod_l+0x72>
 800bcac:	eba8 0309 	sub.w	r3, r8, r9
 800bcb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bcb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcb4:	2f00      	cmp	r7, #0
 800bcb6:	bf08      	it	eq
 800bcb8:	462f      	moveq	r7, r5
 800bcba:	2d10      	cmp	r5, #16
 800bcbc:	462c      	mov	r4, r5
 800bcbe:	bfa8      	it	ge
 800bcc0:	2410      	movge	r4, #16
 800bcc2:	f7f4 fc2f 	bl	8000524 <__aeabi_ui2d>
 800bcc6:	2d09      	cmp	r5, #9
 800bcc8:	4682      	mov	sl, r0
 800bcca:	468b      	mov	fp, r1
 800bccc:	dc13      	bgt.n	800bcf6 <_strtod_l+0x3d6>
 800bcce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	f43f ae5e 	beq.w	800b992 <_strtod_l+0x72>
 800bcd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcd8:	dd78      	ble.n	800bdcc <_strtod_l+0x4ac>
 800bcda:	2b16      	cmp	r3, #22
 800bcdc:	dc5f      	bgt.n	800bd9e <_strtod_l+0x47e>
 800bcde:	4974      	ldr	r1, [pc, #464]	@ (800beb0 <_strtod_l+0x590>)
 800bce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bce4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bce8:	4652      	mov	r2, sl
 800bcea:	465b      	mov	r3, fp
 800bcec:	f7f4 fc94 	bl	8000618 <__aeabi_dmul>
 800bcf0:	4682      	mov	sl, r0
 800bcf2:	468b      	mov	fp, r1
 800bcf4:	e64d      	b.n	800b992 <_strtod_l+0x72>
 800bcf6:	4b6e      	ldr	r3, [pc, #440]	@ (800beb0 <_strtod_l+0x590>)
 800bcf8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bcfc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bd00:	f7f4 fc8a 	bl	8000618 <__aeabi_dmul>
 800bd04:	4682      	mov	sl, r0
 800bd06:	9808      	ldr	r0, [sp, #32]
 800bd08:	468b      	mov	fp, r1
 800bd0a:	f7f4 fc0b 	bl	8000524 <__aeabi_ui2d>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	460b      	mov	r3, r1
 800bd12:	4650      	mov	r0, sl
 800bd14:	4659      	mov	r1, fp
 800bd16:	f7f4 fac9 	bl	80002ac <__adddf3>
 800bd1a:	2d0f      	cmp	r5, #15
 800bd1c:	4682      	mov	sl, r0
 800bd1e:	468b      	mov	fp, r1
 800bd20:	ddd5      	ble.n	800bcce <_strtod_l+0x3ae>
 800bd22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd24:	1b2c      	subs	r4, r5, r4
 800bd26:	441c      	add	r4, r3
 800bd28:	2c00      	cmp	r4, #0
 800bd2a:	f340 8096 	ble.w	800be5a <_strtod_l+0x53a>
 800bd2e:	f014 030f 	ands.w	r3, r4, #15
 800bd32:	d00a      	beq.n	800bd4a <_strtod_l+0x42a>
 800bd34:	495e      	ldr	r1, [pc, #376]	@ (800beb0 <_strtod_l+0x590>)
 800bd36:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bd3a:	4652      	mov	r2, sl
 800bd3c:	465b      	mov	r3, fp
 800bd3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd42:	f7f4 fc69 	bl	8000618 <__aeabi_dmul>
 800bd46:	4682      	mov	sl, r0
 800bd48:	468b      	mov	fp, r1
 800bd4a:	f034 040f 	bics.w	r4, r4, #15
 800bd4e:	d073      	beq.n	800be38 <_strtod_l+0x518>
 800bd50:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bd54:	dd48      	ble.n	800bde8 <_strtod_l+0x4c8>
 800bd56:	2400      	movs	r4, #0
 800bd58:	46a0      	mov	r8, r4
 800bd5a:	940a      	str	r4, [sp, #40]	@ 0x28
 800bd5c:	46a1      	mov	r9, r4
 800bd5e:	9a05      	ldr	r2, [sp, #20]
 800bd60:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800beb8 <_strtod_l+0x598>
 800bd64:	2322      	movs	r3, #34	@ 0x22
 800bd66:	6013      	str	r3, [r2, #0]
 800bd68:	f04f 0a00 	mov.w	sl, #0
 800bd6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f43f ae0f 	beq.w	800b992 <_strtod_l+0x72>
 800bd74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd76:	9805      	ldr	r0, [sp, #20]
 800bd78:	f001 fa2c 	bl	800d1d4 <_Bfree>
 800bd7c:	9805      	ldr	r0, [sp, #20]
 800bd7e:	4649      	mov	r1, r9
 800bd80:	f001 fa28 	bl	800d1d4 <_Bfree>
 800bd84:	9805      	ldr	r0, [sp, #20]
 800bd86:	4641      	mov	r1, r8
 800bd88:	f001 fa24 	bl	800d1d4 <_Bfree>
 800bd8c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bd8e:	9805      	ldr	r0, [sp, #20]
 800bd90:	f001 fa20 	bl	800d1d4 <_Bfree>
 800bd94:	9805      	ldr	r0, [sp, #20]
 800bd96:	4621      	mov	r1, r4
 800bd98:	f001 fa1c 	bl	800d1d4 <_Bfree>
 800bd9c:	e5f9      	b.n	800b992 <_strtod_l+0x72>
 800bd9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bda0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bda4:	4293      	cmp	r3, r2
 800bda6:	dbbc      	blt.n	800bd22 <_strtod_l+0x402>
 800bda8:	4c41      	ldr	r4, [pc, #260]	@ (800beb0 <_strtod_l+0x590>)
 800bdaa:	f1c5 050f 	rsb	r5, r5, #15
 800bdae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bdb2:	4652      	mov	r2, sl
 800bdb4:	465b      	mov	r3, fp
 800bdb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdba:	f7f4 fc2d 	bl	8000618 <__aeabi_dmul>
 800bdbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdc0:	1b5d      	subs	r5, r3, r5
 800bdc2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bdc6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bdca:	e78f      	b.n	800bcec <_strtod_l+0x3cc>
 800bdcc:	3316      	adds	r3, #22
 800bdce:	dba8      	blt.n	800bd22 <_strtod_l+0x402>
 800bdd0:	4b37      	ldr	r3, [pc, #220]	@ (800beb0 <_strtod_l+0x590>)
 800bdd2:	eba9 0808 	sub.w	r8, r9, r8
 800bdd6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bdda:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bdde:	4650      	mov	r0, sl
 800bde0:	4659      	mov	r1, fp
 800bde2:	f7f4 fd43 	bl	800086c <__aeabi_ddiv>
 800bde6:	e783      	b.n	800bcf0 <_strtod_l+0x3d0>
 800bde8:	4b32      	ldr	r3, [pc, #200]	@ (800beb4 <_strtod_l+0x594>)
 800bdea:	9308      	str	r3, [sp, #32]
 800bdec:	2300      	movs	r3, #0
 800bdee:	1124      	asrs	r4, r4, #4
 800bdf0:	4650      	mov	r0, sl
 800bdf2:	4659      	mov	r1, fp
 800bdf4:	461e      	mov	r6, r3
 800bdf6:	2c01      	cmp	r4, #1
 800bdf8:	dc21      	bgt.n	800be3e <_strtod_l+0x51e>
 800bdfa:	b10b      	cbz	r3, 800be00 <_strtod_l+0x4e0>
 800bdfc:	4682      	mov	sl, r0
 800bdfe:	468b      	mov	fp, r1
 800be00:	492c      	ldr	r1, [pc, #176]	@ (800beb4 <_strtod_l+0x594>)
 800be02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800be06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800be0a:	4652      	mov	r2, sl
 800be0c:	465b      	mov	r3, fp
 800be0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be12:	f7f4 fc01 	bl	8000618 <__aeabi_dmul>
 800be16:	4b28      	ldr	r3, [pc, #160]	@ (800beb8 <_strtod_l+0x598>)
 800be18:	460a      	mov	r2, r1
 800be1a:	400b      	ands	r3, r1
 800be1c:	4927      	ldr	r1, [pc, #156]	@ (800bebc <_strtod_l+0x59c>)
 800be1e:	428b      	cmp	r3, r1
 800be20:	4682      	mov	sl, r0
 800be22:	d898      	bhi.n	800bd56 <_strtod_l+0x436>
 800be24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800be28:	428b      	cmp	r3, r1
 800be2a:	bf86      	itte	hi
 800be2c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bec0 <_strtod_l+0x5a0>
 800be30:	f04f 3aff 	movhi.w	sl, #4294967295
 800be34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800be38:	2300      	movs	r3, #0
 800be3a:	9308      	str	r3, [sp, #32]
 800be3c:	e07a      	b.n	800bf34 <_strtod_l+0x614>
 800be3e:	07e2      	lsls	r2, r4, #31
 800be40:	d505      	bpl.n	800be4e <_strtod_l+0x52e>
 800be42:	9b08      	ldr	r3, [sp, #32]
 800be44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be48:	f7f4 fbe6 	bl	8000618 <__aeabi_dmul>
 800be4c:	2301      	movs	r3, #1
 800be4e:	9a08      	ldr	r2, [sp, #32]
 800be50:	3208      	adds	r2, #8
 800be52:	3601      	adds	r6, #1
 800be54:	1064      	asrs	r4, r4, #1
 800be56:	9208      	str	r2, [sp, #32]
 800be58:	e7cd      	b.n	800bdf6 <_strtod_l+0x4d6>
 800be5a:	d0ed      	beq.n	800be38 <_strtod_l+0x518>
 800be5c:	4264      	negs	r4, r4
 800be5e:	f014 020f 	ands.w	r2, r4, #15
 800be62:	d00a      	beq.n	800be7a <_strtod_l+0x55a>
 800be64:	4b12      	ldr	r3, [pc, #72]	@ (800beb0 <_strtod_l+0x590>)
 800be66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be6a:	4650      	mov	r0, sl
 800be6c:	4659      	mov	r1, fp
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f7f4 fcfb 	bl	800086c <__aeabi_ddiv>
 800be76:	4682      	mov	sl, r0
 800be78:	468b      	mov	fp, r1
 800be7a:	1124      	asrs	r4, r4, #4
 800be7c:	d0dc      	beq.n	800be38 <_strtod_l+0x518>
 800be7e:	2c1f      	cmp	r4, #31
 800be80:	dd20      	ble.n	800bec4 <_strtod_l+0x5a4>
 800be82:	2400      	movs	r4, #0
 800be84:	46a0      	mov	r8, r4
 800be86:	940a      	str	r4, [sp, #40]	@ 0x28
 800be88:	46a1      	mov	r9, r4
 800be8a:	9a05      	ldr	r2, [sp, #20]
 800be8c:	2322      	movs	r3, #34	@ 0x22
 800be8e:	f04f 0a00 	mov.w	sl, #0
 800be92:	f04f 0b00 	mov.w	fp, #0
 800be96:	6013      	str	r3, [r2, #0]
 800be98:	e768      	b.n	800bd6c <_strtod_l+0x44c>
 800be9a:	bf00      	nop
 800be9c:	0800f33f 	.word	0x0800f33f
 800bea0:	0800f344 	.word	0x0800f344
 800bea4:	0800f336 	.word	0x0800f336
 800bea8:	0800f339 	.word	0x0800f339
 800beac:	0800f709 	.word	0x0800f709
 800beb0:	0800f5b8 	.word	0x0800f5b8
 800beb4:	0800f590 	.word	0x0800f590
 800beb8:	7ff00000 	.word	0x7ff00000
 800bebc:	7ca00000 	.word	0x7ca00000
 800bec0:	7fefffff 	.word	0x7fefffff
 800bec4:	f014 0310 	ands.w	r3, r4, #16
 800bec8:	bf18      	it	ne
 800beca:	236a      	movne	r3, #106	@ 0x6a
 800becc:	4ea9      	ldr	r6, [pc, #676]	@ (800c174 <_strtod_l+0x854>)
 800bece:	9308      	str	r3, [sp, #32]
 800bed0:	4650      	mov	r0, sl
 800bed2:	4659      	mov	r1, fp
 800bed4:	2300      	movs	r3, #0
 800bed6:	07e2      	lsls	r2, r4, #31
 800bed8:	d504      	bpl.n	800bee4 <_strtod_l+0x5c4>
 800beda:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bede:	f7f4 fb9b 	bl	8000618 <__aeabi_dmul>
 800bee2:	2301      	movs	r3, #1
 800bee4:	1064      	asrs	r4, r4, #1
 800bee6:	f106 0608 	add.w	r6, r6, #8
 800beea:	d1f4      	bne.n	800bed6 <_strtod_l+0x5b6>
 800beec:	b10b      	cbz	r3, 800bef2 <_strtod_l+0x5d2>
 800beee:	4682      	mov	sl, r0
 800bef0:	468b      	mov	fp, r1
 800bef2:	9b08      	ldr	r3, [sp, #32]
 800bef4:	b1b3      	cbz	r3, 800bf24 <_strtod_l+0x604>
 800bef6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800befa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800befe:	2b00      	cmp	r3, #0
 800bf00:	4659      	mov	r1, fp
 800bf02:	dd0f      	ble.n	800bf24 <_strtod_l+0x604>
 800bf04:	2b1f      	cmp	r3, #31
 800bf06:	dd55      	ble.n	800bfb4 <_strtod_l+0x694>
 800bf08:	2b34      	cmp	r3, #52	@ 0x34
 800bf0a:	bfde      	ittt	le
 800bf0c:	f04f 33ff 	movle.w	r3, #4294967295
 800bf10:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bf14:	4093      	lslle	r3, r2
 800bf16:	f04f 0a00 	mov.w	sl, #0
 800bf1a:	bfcc      	ite	gt
 800bf1c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bf20:	ea03 0b01 	andle.w	fp, r3, r1
 800bf24:	2200      	movs	r2, #0
 800bf26:	2300      	movs	r3, #0
 800bf28:	4650      	mov	r0, sl
 800bf2a:	4659      	mov	r1, fp
 800bf2c:	f7f4 fddc 	bl	8000ae8 <__aeabi_dcmpeq>
 800bf30:	2800      	cmp	r0, #0
 800bf32:	d1a6      	bne.n	800be82 <_strtod_l+0x562>
 800bf34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf36:	9300      	str	r3, [sp, #0]
 800bf38:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bf3a:	9805      	ldr	r0, [sp, #20]
 800bf3c:	462b      	mov	r3, r5
 800bf3e:	463a      	mov	r2, r7
 800bf40:	f001 f9b0 	bl	800d2a4 <__s2b>
 800bf44:	900a      	str	r0, [sp, #40]	@ 0x28
 800bf46:	2800      	cmp	r0, #0
 800bf48:	f43f af05 	beq.w	800bd56 <_strtod_l+0x436>
 800bf4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf4e:	2a00      	cmp	r2, #0
 800bf50:	eba9 0308 	sub.w	r3, r9, r8
 800bf54:	bfa8      	it	ge
 800bf56:	2300      	movge	r3, #0
 800bf58:	9312      	str	r3, [sp, #72]	@ 0x48
 800bf5a:	2400      	movs	r4, #0
 800bf5c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bf60:	9316      	str	r3, [sp, #88]	@ 0x58
 800bf62:	46a0      	mov	r8, r4
 800bf64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf66:	9805      	ldr	r0, [sp, #20]
 800bf68:	6859      	ldr	r1, [r3, #4]
 800bf6a:	f001 f8f3 	bl	800d154 <_Balloc>
 800bf6e:	4681      	mov	r9, r0
 800bf70:	2800      	cmp	r0, #0
 800bf72:	f43f aef4 	beq.w	800bd5e <_strtod_l+0x43e>
 800bf76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf78:	691a      	ldr	r2, [r3, #16]
 800bf7a:	3202      	adds	r2, #2
 800bf7c:	f103 010c 	add.w	r1, r3, #12
 800bf80:	0092      	lsls	r2, r2, #2
 800bf82:	300c      	adds	r0, #12
 800bf84:	f000 fd39 	bl	800c9fa <memcpy>
 800bf88:	ec4b ab10 	vmov	d0, sl, fp
 800bf8c:	9805      	ldr	r0, [sp, #20]
 800bf8e:	aa1c      	add	r2, sp, #112	@ 0x70
 800bf90:	a91b      	add	r1, sp, #108	@ 0x6c
 800bf92:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bf96:	f001 fcc1 	bl	800d91c <__d2b>
 800bf9a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	f43f aede 	beq.w	800bd5e <_strtod_l+0x43e>
 800bfa2:	9805      	ldr	r0, [sp, #20]
 800bfa4:	2101      	movs	r1, #1
 800bfa6:	f001 fa13 	bl	800d3d0 <__i2b>
 800bfaa:	4680      	mov	r8, r0
 800bfac:	b948      	cbnz	r0, 800bfc2 <_strtod_l+0x6a2>
 800bfae:	f04f 0800 	mov.w	r8, #0
 800bfb2:	e6d4      	b.n	800bd5e <_strtod_l+0x43e>
 800bfb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bfb8:	fa02 f303 	lsl.w	r3, r2, r3
 800bfbc:	ea03 0a0a 	and.w	sl, r3, sl
 800bfc0:	e7b0      	b.n	800bf24 <_strtod_l+0x604>
 800bfc2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bfc4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bfc6:	2d00      	cmp	r5, #0
 800bfc8:	bfab      	itete	ge
 800bfca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bfcc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bfce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bfd0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bfd2:	bfac      	ite	ge
 800bfd4:	18ef      	addge	r7, r5, r3
 800bfd6:	1b5e      	sublt	r6, r3, r5
 800bfd8:	9b08      	ldr	r3, [sp, #32]
 800bfda:	1aed      	subs	r5, r5, r3
 800bfdc:	4415      	add	r5, r2
 800bfde:	4b66      	ldr	r3, [pc, #408]	@ (800c178 <_strtod_l+0x858>)
 800bfe0:	3d01      	subs	r5, #1
 800bfe2:	429d      	cmp	r5, r3
 800bfe4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bfe8:	da50      	bge.n	800c08c <_strtod_l+0x76c>
 800bfea:	1b5b      	subs	r3, r3, r5
 800bfec:	2b1f      	cmp	r3, #31
 800bfee:	eba2 0203 	sub.w	r2, r2, r3
 800bff2:	f04f 0101 	mov.w	r1, #1
 800bff6:	dc3d      	bgt.n	800c074 <_strtod_l+0x754>
 800bff8:	fa01 f303 	lsl.w	r3, r1, r3
 800bffc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bffe:	2300      	movs	r3, #0
 800c000:	9310      	str	r3, [sp, #64]	@ 0x40
 800c002:	18bd      	adds	r5, r7, r2
 800c004:	9b08      	ldr	r3, [sp, #32]
 800c006:	42af      	cmp	r7, r5
 800c008:	4416      	add	r6, r2
 800c00a:	441e      	add	r6, r3
 800c00c:	463b      	mov	r3, r7
 800c00e:	bfa8      	it	ge
 800c010:	462b      	movge	r3, r5
 800c012:	42b3      	cmp	r3, r6
 800c014:	bfa8      	it	ge
 800c016:	4633      	movge	r3, r6
 800c018:	2b00      	cmp	r3, #0
 800c01a:	bfc2      	ittt	gt
 800c01c:	1aed      	subgt	r5, r5, r3
 800c01e:	1af6      	subgt	r6, r6, r3
 800c020:	1aff      	subgt	r7, r7, r3
 800c022:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c024:	2b00      	cmp	r3, #0
 800c026:	dd16      	ble.n	800c056 <_strtod_l+0x736>
 800c028:	4641      	mov	r1, r8
 800c02a:	9805      	ldr	r0, [sp, #20]
 800c02c:	461a      	mov	r2, r3
 800c02e:	f001 fa8f 	bl	800d550 <__pow5mult>
 800c032:	4680      	mov	r8, r0
 800c034:	2800      	cmp	r0, #0
 800c036:	d0ba      	beq.n	800bfae <_strtod_l+0x68e>
 800c038:	4601      	mov	r1, r0
 800c03a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c03c:	9805      	ldr	r0, [sp, #20]
 800c03e:	f001 f9dd 	bl	800d3fc <__multiply>
 800c042:	900e      	str	r0, [sp, #56]	@ 0x38
 800c044:	2800      	cmp	r0, #0
 800c046:	f43f ae8a 	beq.w	800bd5e <_strtod_l+0x43e>
 800c04a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c04c:	9805      	ldr	r0, [sp, #20]
 800c04e:	f001 f8c1 	bl	800d1d4 <_Bfree>
 800c052:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c054:	931a      	str	r3, [sp, #104]	@ 0x68
 800c056:	2d00      	cmp	r5, #0
 800c058:	dc1d      	bgt.n	800c096 <_strtod_l+0x776>
 800c05a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	dd23      	ble.n	800c0a8 <_strtod_l+0x788>
 800c060:	4649      	mov	r1, r9
 800c062:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c064:	9805      	ldr	r0, [sp, #20]
 800c066:	f001 fa73 	bl	800d550 <__pow5mult>
 800c06a:	4681      	mov	r9, r0
 800c06c:	b9e0      	cbnz	r0, 800c0a8 <_strtod_l+0x788>
 800c06e:	f04f 0900 	mov.w	r9, #0
 800c072:	e674      	b.n	800bd5e <_strtod_l+0x43e>
 800c074:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c078:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c07c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c080:	35e2      	adds	r5, #226	@ 0xe2
 800c082:	fa01 f305 	lsl.w	r3, r1, r5
 800c086:	9310      	str	r3, [sp, #64]	@ 0x40
 800c088:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c08a:	e7ba      	b.n	800c002 <_strtod_l+0x6e2>
 800c08c:	2300      	movs	r3, #0
 800c08e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c090:	2301      	movs	r3, #1
 800c092:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c094:	e7b5      	b.n	800c002 <_strtod_l+0x6e2>
 800c096:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c098:	9805      	ldr	r0, [sp, #20]
 800c09a:	462a      	mov	r2, r5
 800c09c:	f001 fab2 	bl	800d604 <__lshift>
 800c0a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800c0a2:	2800      	cmp	r0, #0
 800c0a4:	d1d9      	bne.n	800c05a <_strtod_l+0x73a>
 800c0a6:	e65a      	b.n	800bd5e <_strtod_l+0x43e>
 800c0a8:	2e00      	cmp	r6, #0
 800c0aa:	dd07      	ble.n	800c0bc <_strtod_l+0x79c>
 800c0ac:	4649      	mov	r1, r9
 800c0ae:	9805      	ldr	r0, [sp, #20]
 800c0b0:	4632      	mov	r2, r6
 800c0b2:	f001 faa7 	bl	800d604 <__lshift>
 800c0b6:	4681      	mov	r9, r0
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	d0d8      	beq.n	800c06e <_strtod_l+0x74e>
 800c0bc:	2f00      	cmp	r7, #0
 800c0be:	dd08      	ble.n	800c0d2 <_strtod_l+0x7b2>
 800c0c0:	4641      	mov	r1, r8
 800c0c2:	9805      	ldr	r0, [sp, #20]
 800c0c4:	463a      	mov	r2, r7
 800c0c6:	f001 fa9d 	bl	800d604 <__lshift>
 800c0ca:	4680      	mov	r8, r0
 800c0cc:	2800      	cmp	r0, #0
 800c0ce:	f43f ae46 	beq.w	800bd5e <_strtod_l+0x43e>
 800c0d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c0d4:	9805      	ldr	r0, [sp, #20]
 800c0d6:	464a      	mov	r2, r9
 800c0d8:	f001 fb1c 	bl	800d714 <__mdiff>
 800c0dc:	4604      	mov	r4, r0
 800c0de:	2800      	cmp	r0, #0
 800c0e0:	f43f ae3d 	beq.w	800bd5e <_strtod_l+0x43e>
 800c0e4:	68c3      	ldr	r3, [r0, #12]
 800c0e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	60c3      	str	r3, [r0, #12]
 800c0ec:	4641      	mov	r1, r8
 800c0ee:	f001 faf5 	bl	800d6dc <__mcmp>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	da46      	bge.n	800c184 <_strtod_l+0x864>
 800c0f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0f8:	ea53 030a 	orrs.w	r3, r3, sl
 800c0fc:	d16c      	bne.n	800c1d8 <_strtod_l+0x8b8>
 800c0fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c102:	2b00      	cmp	r3, #0
 800c104:	d168      	bne.n	800c1d8 <_strtod_l+0x8b8>
 800c106:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c10a:	0d1b      	lsrs	r3, r3, #20
 800c10c:	051b      	lsls	r3, r3, #20
 800c10e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c112:	d961      	bls.n	800c1d8 <_strtod_l+0x8b8>
 800c114:	6963      	ldr	r3, [r4, #20]
 800c116:	b913      	cbnz	r3, 800c11e <_strtod_l+0x7fe>
 800c118:	6923      	ldr	r3, [r4, #16]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	dd5c      	ble.n	800c1d8 <_strtod_l+0x8b8>
 800c11e:	4621      	mov	r1, r4
 800c120:	2201      	movs	r2, #1
 800c122:	9805      	ldr	r0, [sp, #20]
 800c124:	f001 fa6e 	bl	800d604 <__lshift>
 800c128:	4641      	mov	r1, r8
 800c12a:	4604      	mov	r4, r0
 800c12c:	f001 fad6 	bl	800d6dc <__mcmp>
 800c130:	2800      	cmp	r0, #0
 800c132:	dd51      	ble.n	800c1d8 <_strtod_l+0x8b8>
 800c134:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c138:	9a08      	ldr	r2, [sp, #32]
 800c13a:	0d1b      	lsrs	r3, r3, #20
 800c13c:	051b      	lsls	r3, r3, #20
 800c13e:	2a00      	cmp	r2, #0
 800c140:	d06b      	beq.n	800c21a <_strtod_l+0x8fa>
 800c142:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c146:	d868      	bhi.n	800c21a <_strtod_l+0x8fa>
 800c148:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c14c:	f67f ae9d 	bls.w	800be8a <_strtod_l+0x56a>
 800c150:	4b0a      	ldr	r3, [pc, #40]	@ (800c17c <_strtod_l+0x85c>)
 800c152:	4650      	mov	r0, sl
 800c154:	4659      	mov	r1, fp
 800c156:	2200      	movs	r2, #0
 800c158:	f7f4 fa5e 	bl	8000618 <__aeabi_dmul>
 800c15c:	4b08      	ldr	r3, [pc, #32]	@ (800c180 <_strtod_l+0x860>)
 800c15e:	400b      	ands	r3, r1
 800c160:	4682      	mov	sl, r0
 800c162:	468b      	mov	fp, r1
 800c164:	2b00      	cmp	r3, #0
 800c166:	f47f ae05 	bne.w	800bd74 <_strtod_l+0x454>
 800c16a:	9a05      	ldr	r2, [sp, #20]
 800c16c:	2322      	movs	r3, #34	@ 0x22
 800c16e:	6013      	str	r3, [r2, #0]
 800c170:	e600      	b.n	800bd74 <_strtod_l+0x454>
 800c172:	bf00      	nop
 800c174:	0800f370 	.word	0x0800f370
 800c178:	fffffc02 	.word	0xfffffc02
 800c17c:	39500000 	.word	0x39500000
 800c180:	7ff00000 	.word	0x7ff00000
 800c184:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c188:	d165      	bne.n	800c256 <_strtod_l+0x936>
 800c18a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c18c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c190:	b35a      	cbz	r2, 800c1ea <_strtod_l+0x8ca>
 800c192:	4a9f      	ldr	r2, [pc, #636]	@ (800c410 <_strtod_l+0xaf0>)
 800c194:	4293      	cmp	r3, r2
 800c196:	d12b      	bne.n	800c1f0 <_strtod_l+0x8d0>
 800c198:	9b08      	ldr	r3, [sp, #32]
 800c19a:	4651      	mov	r1, sl
 800c19c:	b303      	cbz	r3, 800c1e0 <_strtod_l+0x8c0>
 800c19e:	4b9d      	ldr	r3, [pc, #628]	@ (800c414 <_strtod_l+0xaf4>)
 800c1a0:	465a      	mov	r2, fp
 800c1a2:	4013      	ands	r3, r2
 800c1a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c1a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ac:	d81b      	bhi.n	800c1e6 <_strtod_l+0x8c6>
 800c1ae:	0d1b      	lsrs	r3, r3, #20
 800c1b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c1b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c1b8:	4299      	cmp	r1, r3
 800c1ba:	d119      	bne.n	800c1f0 <_strtod_l+0x8d0>
 800c1bc:	4b96      	ldr	r3, [pc, #600]	@ (800c418 <_strtod_l+0xaf8>)
 800c1be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d102      	bne.n	800c1ca <_strtod_l+0x8aa>
 800c1c4:	3101      	adds	r1, #1
 800c1c6:	f43f adca 	beq.w	800bd5e <_strtod_l+0x43e>
 800c1ca:	4b92      	ldr	r3, [pc, #584]	@ (800c414 <_strtod_l+0xaf4>)
 800c1cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1ce:	401a      	ands	r2, r3
 800c1d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c1d4:	f04f 0a00 	mov.w	sl, #0
 800c1d8:	9b08      	ldr	r3, [sp, #32]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d1b8      	bne.n	800c150 <_strtod_l+0x830>
 800c1de:	e5c9      	b.n	800bd74 <_strtod_l+0x454>
 800c1e0:	f04f 33ff 	mov.w	r3, #4294967295
 800c1e4:	e7e8      	b.n	800c1b8 <_strtod_l+0x898>
 800c1e6:	4613      	mov	r3, r2
 800c1e8:	e7e6      	b.n	800c1b8 <_strtod_l+0x898>
 800c1ea:	ea53 030a 	orrs.w	r3, r3, sl
 800c1ee:	d0a1      	beq.n	800c134 <_strtod_l+0x814>
 800c1f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c1f2:	b1db      	cbz	r3, 800c22c <_strtod_l+0x90c>
 800c1f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1f6:	4213      	tst	r3, r2
 800c1f8:	d0ee      	beq.n	800c1d8 <_strtod_l+0x8b8>
 800c1fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1fc:	9a08      	ldr	r2, [sp, #32]
 800c1fe:	4650      	mov	r0, sl
 800c200:	4659      	mov	r1, fp
 800c202:	b1bb      	cbz	r3, 800c234 <_strtod_l+0x914>
 800c204:	f7ff fb6c 	bl	800b8e0 <sulp>
 800c208:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c20c:	ec53 2b10 	vmov	r2, r3, d0
 800c210:	f7f4 f84c 	bl	80002ac <__adddf3>
 800c214:	4682      	mov	sl, r0
 800c216:	468b      	mov	fp, r1
 800c218:	e7de      	b.n	800c1d8 <_strtod_l+0x8b8>
 800c21a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c21e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c222:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c226:	f04f 3aff 	mov.w	sl, #4294967295
 800c22a:	e7d5      	b.n	800c1d8 <_strtod_l+0x8b8>
 800c22c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c22e:	ea13 0f0a 	tst.w	r3, sl
 800c232:	e7e1      	b.n	800c1f8 <_strtod_l+0x8d8>
 800c234:	f7ff fb54 	bl	800b8e0 <sulp>
 800c238:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c23c:	ec53 2b10 	vmov	r2, r3, d0
 800c240:	f7f4 f832 	bl	80002a8 <__aeabi_dsub>
 800c244:	2200      	movs	r2, #0
 800c246:	2300      	movs	r3, #0
 800c248:	4682      	mov	sl, r0
 800c24a:	468b      	mov	fp, r1
 800c24c:	f7f4 fc4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c250:	2800      	cmp	r0, #0
 800c252:	d0c1      	beq.n	800c1d8 <_strtod_l+0x8b8>
 800c254:	e619      	b.n	800be8a <_strtod_l+0x56a>
 800c256:	4641      	mov	r1, r8
 800c258:	4620      	mov	r0, r4
 800c25a:	f001 fbb7 	bl	800d9cc <__ratio>
 800c25e:	ec57 6b10 	vmov	r6, r7, d0
 800c262:	2200      	movs	r2, #0
 800c264:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c268:	4630      	mov	r0, r6
 800c26a:	4639      	mov	r1, r7
 800c26c:	f7f4 fc50 	bl	8000b10 <__aeabi_dcmple>
 800c270:	2800      	cmp	r0, #0
 800c272:	d06f      	beq.n	800c354 <_strtod_l+0xa34>
 800c274:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c276:	2b00      	cmp	r3, #0
 800c278:	d17a      	bne.n	800c370 <_strtod_l+0xa50>
 800c27a:	f1ba 0f00 	cmp.w	sl, #0
 800c27e:	d158      	bne.n	800c332 <_strtod_l+0xa12>
 800c280:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c286:	2b00      	cmp	r3, #0
 800c288:	d15a      	bne.n	800c340 <_strtod_l+0xa20>
 800c28a:	4b64      	ldr	r3, [pc, #400]	@ (800c41c <_strtod_l+0xafc>)
 800c28c:	2200      	movs	r2, #0
 800c28e:	4630      	mov	r0, r6
 800c290:	4639      	mov	r1, r7
 800c292:	f7f4 fc33 	bl	8000afc <__aeabi_dcmplt>
 800c296:	2800      	cmp	r0, #0
 800c298:	d159      	bne.n	800c34e <_strtod_l+0xa2e>
 800c29a:	4630      	mov	r0, r6
 800c29c:	4639      	mov	r1, r7
 800c29e:	4b60      	ldr	r3, [pc, #384]	@ (800c420 <_strtod_l+0xb00>)
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	f7f4 f9b9 	bl	8000618 <__aeabi_dmul>
 800c2a6:	4606      	mov	r6, r0
 800c2a8:	460f      	mov	r7, r1
 800c2aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c2ae:	9606      	str	r6, [sp, #24]
 800c2b0:	9307      	str	r3, [sp, #28]
 800c2b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c2b6:	4d57      	ldr	r5, [pc, #348]	@ (800c414 <_strtod_l+0xaf4>)
 800c2b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c2bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2be:	401d      	ands	r5, r3
 800c2c0:	4b58      	ldr	r3, [pc, #352]	@ (800c424 <_strtod_l+0xb04>)
 800c2c2:	429d      	cmp	r5, r3
 800c2c4:	f040 80b2 	bne.w	800c42c <_strtod_l+0xb0c>
 800c2c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c2ce:	ec4b ab10 	vmov	d0, sl, fp
 800c2d2:	f001 fab3 	bl	800d83c <__ulp>
 800c2d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c2da:	ec51 0b10 	vmov	r0, r1, d0
 800c2de:	f7f4 f99b 	bl	8000618 <__aeabi_dmul>
 800c2e2:	4652      	mov	r2, sl
 800c2e4:	465b      	mov	r3, fp
 800c2e6:	f7f3 ffe1 	bl	80002ac <__adddf3>
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	4949      	ldr	r1, [pc, #292]	@ (800c414 <_strtod_l+0xaf4>)
 800c2ee:	4a4e      	ldr	r2, [pc, #312]	@ (800c428 <_strtod_l+0xb08>)
 800c2f0:	4019      	ands	r1, r3
 800c2f2:	4291      	cmp	r1, r2
 800c2f4:	4682      	mov	sl, r0
 800c2f6:	d942      	bls.n	800c37e <_strtod_l+0xa5e>
 800c2f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c2fa:	4b47      	ldr	r3, [pc, #284]	@ (800c418 <_strtod_l+0xaf8>)
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d103      	bne.n	800c308 <_strtod_l+0x9e8>
 800c300:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c302:	3301      	adds	r3, #1
 800c304:	f43f ad2b 	beq.w	800bd5e <_strtod_l+0x43e>
 800c308:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c418 <_strtod_l+0xaf8>
 800c30c:	f04f 3aff 	mov.w	sl, #4294967295
 800c310:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c312:	9805      	ldr	r0, [sp, #20]
 800c314:	f000 ff5e 	bl	800d1d4 <_Bfree>
 800c318:	9805      	ldr	r0, [sp, #20]
 800c31a:	4649      	mov	r1, r9
 800c31c:	f000 ff5a 	bl	800d1d4 <_Bfree>
 800c320:	9805      	ldr	r0, [sp, #20]
 800c322:	4641      	mov	r1, r8
 800c324:	f000 ff56 	bl	800d1d4 <_Bfree>
 800c328:	9805      	ldr	r0, [sp, #20]
 800c32a:	4621      	mov	r1, r4
 800c32c:	f000 ff52 	bl	800d1d4 <_Bfree>
 800c330:	e618      	b.n	800bf64 <_strtod_l+0x644>
 800c332:	f1ba 0f01 	cmp.w	sl, #1
 800c336:	d103      	bne.n	800c340 <_strtod_l+0xa20>
 800c338:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	f43f ada5 	beq.w	800be8a <_strtod_l+0x56a>
 800c340:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c3f0 <_strtod_l+0xad0>
 800c344:	4f35      	ldr	r7, [pc, #212]	@ (800c41c <_strtod_l+0xafc>)
 800c346:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c34a:	2600      	movs	r6, #0
 800c34c:	e7b1      	b.n	800c2b2 <_strtod_l+0x992>
 800c34e:	4f34      	ldr	r7, [pc, #208]	@ (800c420 <_strtod_l+0xb00>)
 800c350:	2600      	movs	r6, #0
 800c352:	e7aa      	b.n	800c2aa <_strtod_l+0x98a>
 800c354:	4b32      	ldr	r3, [pc, #200]	@ (800c420 <_strtod_l+0xb00>)
 800c356:	4630      	mov	r0, r6
 800c358:	4639      	mov	r1, r7
 800c35a:	2200      	movs	r2, #0
 800c35c:	f7f4 f95c 	bl	8000618 <__aeabi_dmul>
 800c360:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c362:	4606      	mov	r6, r0
 800c364:	460f      	mov	r7, r1
 800c366:	2b00      	cmp	r3, #0
 800c368:	d09f      	beq.n	800c2aa <_strtod_l+0x98a>
 800c36a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c36e:	e7a0      	b.n	800c2b2 <_strtod_l+0x992>
 800c370:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c3f8 <_strtod_l+0xad8>
 800c374:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c378:	ec57 6b17 	vmov	r6, r7, d7
 800c37c:	e799      	b.n	800c2b2 <_strtod_l+0x992>
 800c37e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c382:	9b08      	ldr	r3, [sp, #32]
 800c384:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d1c1      	bne.n	800c310 <_strtod_l+0x9f0>
 800c38c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c390:	0d1b      	lsrs	r3, r3, #20
 800c392:	051b      	lsls	r3, r3, #20
 800c394:	429d      	cmp	r5, r3
 800c396:	d1bb      	bne.n	800c310 <_strtod_l+0x9f0>
 800c398:	4630      	mov	r0, r6
 800c39a:	4639      	mov	r1, r7
 800c39c:	f7f4 fc9c 	bl	8000cd8 <__aeabi_d2lz>
 800c3a0:	f7f4 f90c 	bl	80005bc <__aeabi_l2d>
 800c3a4:	4602      	mov	r2, r0
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	4630      	mov	r0, r6
 800c3aa:	4639      	mov	r1, r7
 800c3ac:	f7f3 ff7c 	bl	80002a8 <__aeabi_dsub>
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	4602      	mov	r2, r0
 800c3b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c3b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3be:	ea46 060a 	orr.w	r6, r6, sl
 800c3c2:	431e      	orrs	r6, r3
 800c3c4:	d06f      	beq.n	800c4a6 <_strtod_l+0xb86>
 800c3c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c400 <_strtod_l+0xae0>)
 800c3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3cc:	f7f4 fb96 	bl	8000afc <__aeabi_dcmplt>
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	f47f accf 	bne.w	800bd74 <_strtod_l+0x454>
 800c3d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c408 <_strtod_l+0xae8>)
 800c3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c3e0:	f7f4 fbaa 	bl	8000b38 <__aeabi_dcmpgt>
 800c3e4:	2800      	cmp	r0, #0
 800c3e6:	d093      	beq.n	800c310 <_strtod_l+0x9f0>
 800c3e8:	e4c4      	b.n	800bd74 <_strtod_l+0x454>
 800c3ea:	bf00      	nop
 800c3ec:	f3af 8000 	nop.w
 800c3f0:	00000000 	.word	0x00000000
 800c3f4:	bff00000 	.word	0xbff00000
 800c3f8:	00000000 	.word	0x00000000
 800c3fc:	3ff00000 	.word	0x3ff00000
 800c400:	94a03595 	.word	0x94a03595
 800c404:	3fdfffff 	.word	0x3fdfffff
 800c408:	35afe535 	.word	0x35afe535
 800c40c:	3fe00000 	.word	0x3fe00000
 800c410:	000fffff 	.word	0x000fffff
 800c414:	7ff00000 	.word	0x7ff00000
 800c418:	7fefffff 	.word	0x7fefffff
 800c41c:	3ff00000 	.word	0x3ff00000
 800c420:	3fe00000 	.word	0x3fe00000
 800c424:	7fe00000 	.word	0x7fe00000
 800c428:	7c9fffff 	.word	0x7c9fffff
 800c42c:	9b08      	ldr	r3, [sp, #32]
 800c42e:	b323      	cbz	r3, 800c47a <_strtod_l+0xb5a>
 800c430:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c434:	d821      	bhi.n	800c47a <_strtod_l+0xb5a>
 800c436:	a328      	add	r3, pc, #160	@ (adr r3, 800c4d8 <_strtod_l+0xbb8>)
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	4630      	mov	r0, r6
 800c43e:	4639      	mov	r1, r7
 800c440:	f7f4 fb66 	bl	8000b10 <__aeabi_dcmple>
 800c444:	b1a0      	cbz	r0, 800c470 <_strtod_l+0xb50>
 800c446:	4639      	mov	r1, r7
 800c448:	4630      	mov	r0, r6
 800c44a:	f7f4 fbbd 	bl	8000bc8 <__aeabi_d2uiz>
 800c44e:	2801      	cmp	r0, #1
 800c450:	bf38      	it	cc
 800c452:	2001      	movcc	r0, #1
 800c454:	f7f4 f866 	bl	8000524 <__aeabi_ui2d>
 800c458:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c45a:	4606      	mov	r6, r0
 800c45c:	460f      	mov	r7, r1
 800c45e:	b9fb      	cbnz	r3, 800c4a0 <_strtod_l+0xb80>
 800c460:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c464:	9014      	str	r0, [sp, #80]	@ 0x50
 800c466:	9315      	str	r3, [sp, #84]	@ 0x54
 800c468:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c46c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c470:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c472:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c476:	1b5b      	subs	r3, r3, r5
 800c478:	9311      	str	r3, [sp, #68]	@ 0x44
 800c47a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c47e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c482:	f001 f9db 	bl	800d83c <__ulp>
 800c486:	4650      	mov	r0, sl
 800c488:	ec53 2b10 	vmov	r2, r3, d0
 800c48c:	4659      	mov	r1, fp
 800c48e:	f7f4 f8c3 	bl	8000618 <__aeabi_dmul>
 800c492:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c496:	f7f3 ff09 	bl	80002ac <__adddf3>
 800c49a:	4682      	mov	sl, r0
 800c49c:	468b      	mov	fp, r1
 800c49e:	e770      	b.n	800c382 <_strtod_l+0xa62>
 800c4a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c4a4:	e7e0      	b.n	800c468 <_strtod_l+0xb48>
 800c4a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c4e0 <_strtod_l+0xbc0>)
 800c4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ac:	f7f4 fb26 	bl	8000afc <__aeabi_dcmplt>
 800c4b0:	e798      	b.n	800c3e4 <_strtod_l+0xac4>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c4b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c4b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4ba:	6013      	str	r3, [r2, #0]
 800c4bc:	f7ff ba6d 	b.w	800b99a <_strtod_l+0x7a>
 800c4c0:	2a65      	cmp	r2, #101	@ 0x65
 800c4c2:	f43f ab66 	beq.w	800bb92 <_strtod_l+0x272>
 800c4c6:	2a45      	cmp	r2, #69	@ 0x45
 800c4c8:	f43f ab63 	beq.w	800bb92 <_strtod_l+0x272>
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	f7ff bb9e 	b.w	800bc0e <_strtod_l+0x2ee>
 800c4d2:	bf00      	nop
 800c4d4:	f3af 8000 	nop.w
 800c4d8:	ffc00000 	.word	0xffc00000
 800c4dc:	41dfffff 	.word	0x41dfffff
 800c4e0:	94a03595 	.word	0x94a03595
 800c4e4:	3fcfffff 	.word	0x3fcfffff

0800c4e8 <strtod>:
 800c4e8:	460a      	mov	r2, r1
 800c4ea:	4601      	mov	r1, r0
 800c4ec:	4802      	ldr	r0, [pc, #8]	@ (800c4f8 <strtod+0x10>)
 800c4ee:	4b03      	ldr	r3, [pc, #12]	@ (800c4fc <strtod+0x14>)
 800c4f0:	6800      	ldr	r0, [r0, #0]
 800c4f2:	f7ff ba15 	b.w	800b920 <_strtod_l>
 800c4f6:	bf00      	nop
 800c4f8:	20000198 	.word	0x20000198
 800c4fc:	2000002c 	.word	0x2000002c

0800c500 <std>:
 800c500:	2300      	movs	r3, #0
 800c502:	b510      	push	{r4, lr}
 800c504:	4604      	mov	r4, r0
 800c506:	e9c0 3300 	strd	r3, r3, [r0]
 800c50a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c50e:	6083      	str	r3, [r0, #8]
 800c510:	8181      	strh	r1, [r0, #12]
 800c512:	6643      	str	r3, [r0, #100]	@ 0x64
 800c514:	81c2      	strh	r2, [r0, #14]
 800c516:	6183      	str	r3, [r0, #24]
 800c518:	4619      	mov	r1, r3
 800c51a:	2208      	movs	r2, #8
 800c51c:	305c      	adds	r0, #92	@ 0x5c
 800c51e:	f000 f979 	bl	800c814 <memset>
 800c522:	4b0d      	ldr	r3, [pc, #52]	@ (800c558 <std+0x58>)
 800c524:	6263      	str	r3, [r4, #36]	@ 0x24
 800c526:	4b0d      	ldr	r3, [pc, #52]	@ (800c55c <std+0x5c>)
 800c528:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c52a:	4b0d      	ldr	r3, [pc, #52]	@ (800c560 <std+0x60>)
 800c52c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c52e:	4b0d      	ldr	r3, [pc, #52]	@ (800c564 <std+0x64>)
 800c530:	6323      	str	r3, [r4, #48]	@ 0x30
 800c532:	4b0d      	ldr	r3, [pc, #52]	@ (800c568 <std+0x68>)
 800c534:	6224      	str	r4, [r4, #32]
 800c536:	429c      	cmp	r4, r3
 800c538:	d006      	beq.n	800c548 <std+0x48>
 800c53a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c53e:	4294      	cmp	r4, r2
 800c540:	d002      	beq.n	800c548 <std+0x48>
 800c542:	33d0      	adds	r3, #208	@ 0xd0
 800c544:	429c      	cmp	r4, r3
 800c546:	d105      	bne.n	800c554 <std+0x54>
 800c548:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c54c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c550:	f000 ba50 	b.w	800c9f4 <__retarget_lock_init_recursive>
 800c554:	bd10      	pop	{r4, pc}
 800c556:	bf00      	nop
 800c558:	0800c719 	.word	0x0800c719
 800c55c:	0800c73f 	.word	0x0800c73f
 800c560:	0800c777 	.word	0x0800c777
 800c564:	0800c79b 	.word	0x0800c79b
 800c568:	20005110 	.word	0x20005110

0800c56c <stdio_exit_handler>:
 800c56c:	4a02      	ldr	r2, [pc, #8]	@ (800c578 <stdio_exit_handler+0xc>)
 800c56e:	4903      	ldr	r1, [pc, #12]	@ (800c57c <stdio_exit_handler+0x10>)
 800c570:	4803      	ldr	r0, [pc, #12]	@ (800c580 <stdio_exit_handler+0x14>)
 800c572:	f000 b869 	b.w	800c648 <_fwalk_sglue>
 800c576:	bf00      	nop
 800c578:	20000020 	.word	0x20000020
 800c57c:	0800e7e9 	.word	0x0800e7e9
 800c580:	2000019c 	.word	0x2000019c

0800c584 <cleanup_stdio>:
 800c584:	6841      	ldr	r1, [r0, #4]
 800c586:	4b0c      	ldr	r3, [pc, #48]	@ (800c5b8 <cleanup_stdio+0x34>)
 800c588:	4299      	cmp	r1, r3
 800c58a:	b510      	push	{r4, lr}
 800c58c:	4604      	mov	r4, r0
 800c58e:	d001      	beq.n	800c594 <cleanup_stdio+0x10>
 800c590:	f002 f92a 	bl	800e7e8 <_fflush_r>
 800c594:	68a1      	ldr	r1, [r4, #8]
 800c596:	4b09      	ldr	r3, [pc, #36]	@ (800c5bc <cleanup_stdio+0x38>)
 800c598:	4299      	cmp	r1, r3
 800c59a:	d002      	beq.n	800c5a2 <cleanup_stdio+0x1e>
 800c59c:	4620      	mov	r0, r4
 800c59e:	f002 f923 	bl	800e7e8 <_fflush_r>
 800c5a2:	68e1      	ldr	r1, [r4, #12]
 800c5a4:	4b06      	ldr	r3, [pc, #24]	@ (800c5c0 <cleanup_stdio+0x3c>)
 800c5a6:	4299      	cmp	r1, r3
 800c5a8:	d004      	beq.n	800c5b4 <cleanup_stdio+0x30>
 800c5aa:	4620      	mov	r0, r4
 800c5ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5b0:	f002 b91a 	b.w	800e7e8 <_fflush_r>
 800c5b4:	bd10      	pop	{r4, pc}
 800c5b6:	bf00      	nop
 800c5b8:	20005110 	.word	0x20005110
 800c5bc:	20005178 	.word	0x20005178
 800c5c0:	200051e0 	.word	0x200051e0

0800c5c4 <global_stdio_init.part.0>:
 800c5c4:	b510      	push	{r4, lr}
 800c5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800c5f4 <global_stdio_init.part.0+0x30>)
 800c5c8:	4c0b      	ldr	r4, [pc, #44]	@ (800c5f8 <global_stdio_init.part.0+0x34>)
 800c5ca:	4a0c      	ldr	r2, [pc, #48]	@ (800c5fc <global_stdio_init.part.0+0x38>)
 800c5cc:	601a      	str	r2, [r3, #0]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	2104      	movs	r1, #4
 800c5d4:	f7ff ff94 	bl	800c500 <std>
 800c5d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c5dc:	2201      	movs	r2, #1
 800c5de:	2109      	movs	r1, #9
 800c5e0:	f7ff ff8e 	bl	800c500 <std>
 800c5e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c5e8:	2202      	movs	r2, #2
 800c5ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c5ee:	2112      	movs	r1, #18
 800c5f0:	f7ff bf86 	b.w	800c500 <std>
 800c5f4:	20005248 	.word	0x20005248
 800c5f8:	20005110 	.word	0x20005110
 800c5fc:	0800c56d 	.word	0x0800c56d

0800c600 <__sfp_lock_acquire>:
 800c600:	4801      	ldr	r0, [pc, #4]	@ (800c608 <__sfp_lock_acquire+0x8>)
 800c602:	f000 b9f8 	b.w	800c9f6 <__retarget_lock_acquire_recursive>
 800c606:	bf00      	nop
 800c608:	20005251 	.word	0x20005251

0800c60c <__sfp_lock_release>:
 800c60c:	4801      	ldr	r0, [pc, #4]	@ (800c614 <__sfp_lock_release+0x8>)
 800c60e:	f000 b9f3 	b.w	800c9f8 <__retarget_lock_release_recursive>
 800c612:	bf00      	nop
 800c614:	20005251 	.word	0x20005251

0800c618 <__sinit>:
 800c618:	b510      	push	{r4, lr}
 800c61a:	4604      	mov	r4, r0
 800c61c:	f7ff fff0 	bl	800c600 <__sfp_lock_acquire>
 800c620:	6a23      	ldr	r3, [r4, #32]
 800c622:	b11b      	cbz	r3, 800c62c <__sinit+0x14>
 800c624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c628:	f7ff bff0 	b.w	800c60c <__sfp_lock_release>
 800c62c:	4b04      	ldr	r3, [pc, #16]	@ (800c640 <__sinit+0x28>)
 800c62e:	6223      	str	r3, [r4, #32]
 800c630:	4b04      	ldr	r3, [pc, #16]	@ (800c644 <__sinit+0x2c>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d1f5      	bne.n	800c624 <__sinit+0xc>
 800c638:	f7ff ffc4 	bl	800c5c4 <global_stdio_init.part.0>
 800c63c:	e7f2      	b.n	800c624 <__sinit+0xc>
 800c63e:	bf00      	nop
 800c640:	0800c585 	.word	0x0800c585
 800c644:	20005248 	.word	0x20005248

0800c648 <_fwalk_sglue>:
 800c648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c64c:	4607      	mov	r7, r0
 800c64e:	4688      	mov	r8, r1
 800c650:	4614      	mov	r4, r2
 800c652:	2600      	movs	r6, #0
 800c654:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c658:	f1b9 0901 	subs.w	r9, r9, #1
 800c65c:	d505      	bpl.n	800c66a <_fwalk_sglue+0x22>
 800c65e:	6824      	ldr	r4, [r4, #0]
 800c660:	2c00      	cmp	r4, #0
 800c662:	d1f7      	bne.n	800c654 <_fwalk_sglue+0xc>
 800c664:	4630      	mov	r0, r6
 800c666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c66a:	89ab      	ldrh	r3, [r5, #12]
 800c66c:	2b01      	cmp	r3, #1
 800c66e:	d907      	bls.n	800c680 <_fwalk_sglue+0x38>
 800c670:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c674:	3301      	adds	r3, #1
 800c676:	d003      	beq.n	800c680 <_fwalk_sglue+0x38>
 800c678:	4629      	mov	r1, r5
 800c67a:	4638      	mov	r0, r7
 800c67c:	47c0      	blx	r8
 800c67e:	4306      	orrs	r6, r0
 800c680:	3568      	adds	r5, #104	@ 0x68
 800c682:	e7e9      	b.n	800c658 <_fwalk_sglue+0x10>

0800c684 <siprintf>:
 800c684:	b40e      	push	{r1, r2, r3}
 800c686:	b500      	push	{lr}
 800c688:	b09c      	sub	sp, #112	@ 0x70
 800c68a:	ab1d      	add	r3, sp, #116	@ 0x74
 800c68c:	9002      	str	r0, [sp, #8]
 800c68e:	9006      	str	r0, [sp, #24]
 800c690:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c694:	4809      	ldr	r0, [pc, #36]	@ (800c6bc <siprintf+0x38>)
 800c696:	9107      	str	r1, [sp, #28]
 800c698:	9104      	str	r1, [sp, #16]
 800c69a:	4909      	ldr	r1, [pc, #36]	@ (800c6c0 <siprintf+0x3c>)
 800c69c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6a0:	9105      	str	r1, [sp, #20]
 800c6a2:	6800      	ldr	r0, [r0, #0]
 800c6a4:	9301      	str	r3, [sp, #4]
 800c6a6:	a902      	add	r1, sp, #8
 800c6a8:	f001 fa76 	bl	800db98 <_svfiprintf_r>
 800c6ac:	9b02      	ldr	r3, [sp, #8]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	701a      	strb	r2, [r3, #0]
 800c6b2:	b01c      	add	sp, #112	@ 0x70
 800c6b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c6b8:	b003      	add	sp, #12
 800c6ba:	4770      	bx	lr
 800c6bc:	20000198 	.word	0x20000198
 800c6c0:	ffff0208 	.word	0xffff0208

0800c6c4 <siscanf>:
 800c6c4:	b40e      	push	{r1, r2, r3}
 800c6c6:	b530      	push	{r4, r5, lr}
 800c6c8:	b09c      	sub	sp, #112	@ 0x70
 800c6ca:	ac1f      	add	r4, sp, #124	@ 0x7c
 800c6cc:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800c6d0:	f854 5b04 	ldr.w	r5, [r4], #4
 800c6d4:	f8ad 2014 	strh.w	r2, [sp, #20]
 800c6d8:	9002      	str	r0, [sp, #8]
 800c6da:	9006      	str	r0, [sp, #24]
 800c6dc:	f7f3 fd82 	bl	80001e4 <strlen>
 800c6e0:	4b0b      	ldr	r3, [pc, #44]	@ (800c710 <siscanf+0x4c>)
 800c6e2:	9003      	str	r0, [sp, #12]
 800c6e4:	9007      	str	r0, [sp, #28]
 800c6e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6e8:	480a      	ldr	r0, [pc, #40]	@ (800c714 <siscanf+0x50>)
 800c6ea:	9401      	str	r4, [sp, #4]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c6f0:	9314      	str	r3, [sp, #80]	@ 0x50
 800c6f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c6f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c6fa:	462a      	mov	r2, r5
 800c6fc:	4623      	mov	r3, r4
 800c6fe:	a902      	add	r1, sp, #8
 800c700:	6800      	ldr	r0, [r0, #0]
 800c702:	f001 fb9d 	bl	800de40 <__ssvfiscanf_r>
 800c706:	b01c      	add	sp, #112	@ 0x70
 800c708:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c70c:	b003      	add	sp, #12
 800c70e:	4770      	bx	lr
 800c710:	0800c73b 	.word	0x0800c73b
 800c714:	20000198 	.word	0x20000198

0800c718 <__sread>:
 800c718:	b510      	push	{r4, lr}
 800c71a:	460c      	mov	r4, r1
 800c71c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c720:	f000 f90a 	bl	800c938 <_read_r>
 800c724:	2800      	cmp	r0, #0
 800c726:	bfab      	itete	ge
 800c728:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c72a:	89a3      	ldrhlt	r3, [r4, #12]
 800c72c:	181b      	addge	r3, r3, r0
 800c72e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c732:	bfac      	ite	ge
 800c734:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c736:	81a3      	strhlt	r3, [r4, #12]
 800c738:	bd10      	pop	{r4, pc}

0800c73a <__seofread>:
 800c73a:	2000      	movs	r0, #0
 800c73c:	4770      	bx	lr

0800c73e <__swrite>:
 800c73e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c742:	461f      	mov	r7, r3
 800c744:	898b      	ldrh	r3, [r1, #12]
 800c746:	05db      	lsls	r3, r3, #23
 800c748:	4605      	mov	r5, r0
 800c74a:	460c      	mov	r4, r1
 800c74c:	4616      	mov	r6, r2
 800c74e:	d505      	bpl.n	800c75c <__swrite+0x1e>
 800c750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c754:	2302      	movs	r3, #2
 800c756:	2200      	movs	r2, #0
 800c758:	f000 f8dc 	bl	800c914 <_lseek_r>
 800c75c:	89a3      	ldrh	r3, [r4, #12]
 800c75e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c762:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c766:	81a3      	strh	r3, [r4, #12]
 800c768:	4632      	mov	r2, r6
 800c76a:	463b      	mov	r3, r7
 800c76c:	4628      	mov	r0, r5
 800c76e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c772:	f000 b903 	b.w	800c97c <_write_r>

0800c776 <__sseek>:
 800c776:	b510      	push	{r4, lr}
 800c778:	460c      	mov	r4, r1
 800c77a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c77e:	f000 f8c9 	bl	800c914 <_lseek_r>
 800c782:	1c43      	adds	r3, r0, #1
 800c784:	89a3      	ldrh	r3, [r4, #12]
 800c786:	bf15      	itete	ne
 800c788:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c78a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c78e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c792:	81a3      	strheq	r3, [r4, #12]
 800c794:	bf18      	it	ne
 800c796:	81a3      	strhne	r3, [r4, #12]
 800c798:	bd10      	pop	{r4, pc}

0800c79a <__sclose>:
 800c79a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c79e:	f000 b853 	b.w	800c848 <_close_r>

0800c7a2 <_vsniprintf_r>:
 800c7a2:	b530      	push	{r4, r5, lr}
 800c7a4:	4614      	mov	r4, r2
 800c7a6:	2c00      	cmp	r4, #0
 800c7a8:	b09b      	sub	sp, #108	@ 0x6c
 800c7aa:	4605      	mov	r5, r0
 800c7ac:	461a      	mov	r2, r3
 800c7ae:	da05      	bge.n	800c7bc <_vsniprintf_r+0x1a>
 800c7b0:	238b      	movs	r3, #139	@ 0x8b
 800c7b2:	6003      	str	r3, [r0, #0]
 800c7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7b8:	b01b      	add	sp, #108	@ 0x6c
 800c7ba:	bd30      	pop	{r4, r5, pc}
 800c7bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c7c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c7c4:	bf14      	ite	ne
 800c7c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c7ca:	4623      	moveq	r3, r4
 800c7cc:	9302      	str	r3, [sp, #8]
 800c7ce:	9305      	str	r3, [sp, #20]
 800c7d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c7d4:	9100      	str	r1, [sp, #0]
 800c7d6:	9104      	str	r1, [sp, #16]
 800c7d8:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c7dc:	4669      	mov	r1, sp
 800c7de:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800c7e0:	f001 f9da 	bl	800db98 <_svfiprintf_r>
 800c7e4:	1c43      	adds	r3, r0, #1
 800c7e6:	bfbc      	itt	lt
 800c7e8:	238b      	movlt	r3, #139	@ 0x8b
 800c7ea:	602b      	strlt	r3, [r5, #0]
 800c7ec:	2c00      	cmp	r4, #0
 800c7ee:	d0e3      	beq.n	800c7b8 <_vsniprintf_r+0x16>
 800c7f0:	9b00      	ldr	r3, [sp, #0]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	701a      	strb	r2, [r3, #0]
 800c7f6:	e7df      	b.n	800c7b8 <_vsniprintf_r+0x16>

0800c7f8 <vsniprintf>:
 800c7f8:	b507      	push	{r0, r1, r2, lr}
 800c7fa:	9300      	str	r3, [sp, #0]
 800c7fc:	4613      	mov	r3, r2
 800c7fe:	460a      	mov	r2, r1
 800c800:	4601      	mov	r1, r0
 800c802:	4803      	ldr	r0, [pc, #12]	@ (800c810 <vsniprintf+0x18>)
 800c804:	6800      	ldr	r0, [r0, #0]
 800c806:	f7ff ffcc 	bl	800c7a2 <_vsniprintf_r>
 800c80a:	b003      	add	sp, #12
 800c80c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c810:	20000198 	.word	0x20000198

0800c814 <memset>:
 800c814:	4402      	add	r2, r0
 800c816:	4603      	mov	r3, r0
 800c818:	4293      	cmp	r3, r2
 800c81a:	d100      	bne.n	800c81e <memset+0xa>
 800c81c:	4770      	bx	lr
 800c81e:	f803 1b01 	strb.w	r1, [r3], #1
 800c822:	e7f9      	b.n	800c818 <memset+0x4>

0800c824 <strncmp>:
 800c824:	b510      	push	{r4, lr}
 800c826:	b16a      	cbz	r2, 800c844 <strncmp+0x20>
 800c828:	3901      	subs	r1, #1
 800c82a:	1884      	adds	r4, r0, r2
 800c82c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c830:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c834:	429a      	cmp	r2, r3
 800c836:	d103      	bne.n	800c840 <strncmp+0x1c>
 800c838:	42a0      	cmp	r0, r4
 800c83a:	d001      	beq.n	800c840 <strncmp+0x1c>
 800c83c:	2a00      	cmp	r2, #0
 800c83e:	d1f5      	bne.n	800c82c <strncmp+0x8>
 800c840:	1ad0      	subs	r0, r2, r3
 800c842:	bd10      	pop	{r4, pc}
 800c844:	4610      	mov	r0, r2
 800c846:	e7fc      	b.n	800c842 <strncmp+0x1e>

0800c848 <_close_r>:
 800c848:	b538      	push	{r3, r4, r5, lr}
 800c84a:	4d06      	ldr	r5, [pc, #24]	@ (800c864 <_close_r+0x1c>)
 800c84c:	2300      	movs	r3, #0
 800c84e:	4604      	mov	r4, r0
 800c850:	4608      	mov	r0, r1
 800c852:	602b      	str	r3, [r5, #0]
 800c854:	f7f8 f96a 	bl	8004b2c <_close>
 800c858:	1c43      	adds	r3, r0, #1
 800c85a:	d102      	bne.n	800c862 <_close_r+0x1a>
 800c85c:	682b      	ldr	r3, [r5, #0]
 800c85e:	b103      	cbz	r3, 800c862 <_close_r+0x1a>
 800c860:	6023      	str	r3, [r4, #0]
 800c862:	bd38      	pop	{r3, r4, r5, pc}
 800c864:	2000524c 	.word	0x2000524c

0800c868 <_reclaim_reent>:
 800c868:	4b29      	ldr	r3, [pc, #164]	@ (800c910 <_reclaim_reent+0xa8>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	4283      	cmp	r3, r0
 800c86e:	b570      	push	{r4, r5, r6, lr}
 800c870:	4604      	mov	r4, r0
 800c872:	d04b      	beq.n	800c90c <_reclaim_reent+0xa4>
 800c874:	69c3      	ldr	r3, [r0, #28]
 800c876:	b1ab      	cbz	r3, 800c8a4 <_reclaim_reent+0x3c>
 800c878:	68db      	ldr	r3, [r3, #12]
 800c87a:	b16b      	cbz	r3, 800c898 <_reclaim_reent+0x30>
 800c87c:	2500      	movs	r5, #0
 800c87e:	69e3      	ldr	r3, [r4, #28]
 800c880:	68db      	ldr	r3, [r3, #12]
 800c882:	5959      	ldr	r1, [r3, r5]
 800c884:	2900      	cmp	r1, #0
 800c886:	d13b      	bne.n	800c900 <_reclaim_reent+0x98>
 800c888:	3504      	adds	r5, #4
 800c88a:	2d80      	cmp	r5, #128	@ 0x80
 800c88c:	d1f7      	bne.n	800c87e <_reclaim_reent+0x16>
 800c88e:	69e3      	ldr	r3, [r4, #28]
 800c890:	4620      	mov	r0, r4
 800c892:	68d9      	ldr	r1, [r3, #12]
 800c894:	f000 f8c8 	bl	800ca28 <_free_r>
 800c898:	69e3      	ldr	r3, [r4, #28]
 800c89a:	6819      	ldr	r1, [r3, #0]
 800c89c:	b111      	cbz	r1, 800c8a4 <_reclaim_reent+0x3c>
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f000 f8c2 	bl	800ca28 <_free_r>
 800c8a4:	6961      	ldr	r1, [r4, #20]
 800c8a6:	b111      	cbz	r1, 800c8ae <_reclaim_reent+0x46>
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f000 f8bd 	bl	800ca28 <_free_r>
 800c8ae:	69e1      	ldr	r1, [r4, #28]
 800c8b0:	b111      	cbz	r1, 800c8b8 <_reclaim_reent+0x50>
 800c8b2:	4620      	mov	r0, r4
 800c8b4:	f000 f8b8 	bl	800ca28 <_free_r>
 800c8b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c8ba:	b111      	cbz	r1, 800c8c2 <_reclaim_reent+0x5a>
 800c8bc:	4620      	mov	r0, r4
 800c8be:	f000 f8b3 	bl	800ca28 <_free_r>
 800c8c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8c4:	b111      	cbz	r1, 800c8cc <_reclaim_reent+0x64>
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f000 f8ae 	bl	800ca28 <_free_r>
 800c8cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c8ce:	b111      	cbz	r1, 800c8d6 <_reclaim_reent+0x6e>
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	f000 f8a9 	bl	800ca28 <_free_r>
 800c8d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c8d8:	b111      	cbz	r1, 800c8e0 <_reclaim_reent+0x78>
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 f8a4 	bl	800ca28 <_free_r>
 800c8e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c8e2:	b111      	cbz	r1, 800c8ea <_reclaim_reent+0x82>
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f000 f89f 	bl	800ca28 <_free_r>
 800c8ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c8ec:	b111      	cbz	r1, 800c8f4 <_reclaim_reent+0x8c>
 800c8ee:	4620      	mov	r0, r4
 800c8f0:	f000 f89a 	bl	800ca28 <_free_r>
 800c8f4:	6a23      	ldr	r3, [r4, #32]
 800c8f6:	b14b      	cbz	r3, 800c90c <_reclaim_reent+0xa4>
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c8fe:	4718      	bx	r3
 800c900:	680e      	ldr	r6, [r1, #0]
 800c902:	4620      	mov	r0, r4
 800c904:	f000 f890 	bl	800ca28 <_free_r>
 800c908:	4631      	mov	r1, r6
 800c90a:	e7bb      	b.n	800c884 <_reclaim_reent+0x1c>
 800c90c:	bd70      	pop	{r4, r5, r6, pc}
 800c90e:	bf00      	nop
 800c910:	20000198 	.word	0x20000198

0800c914 <_lseek_r>:
 800c914:	b538      	push	{r3, r4, r5, lr}
 800c916:	4d07      	ldr	r5, [pc, #28]	@ (800c934 <_lseek_r+0x20>)
 800c918:	4604      	mov	r4, r0
 800c91a:	4608      	mov	r0, r1
 800c91c:	4611      	mov	r1, r2
 800c91e:	2200      	movs	r2, #0
 800c920:	602a      	str	r2, [r5, #0]
 800c922:	461a      	mov	r2, r3
 800c924:	f7f8 f929 	bl	8004b7a <_lseek>
 800c928:	1c43      	adds	r3, r0, #1
 800c92a:	d102      	bne.n	800c932 <_lseek_r+0x1e>
 800c92c:	682b      	ldr	r3, [r5, #0]
 800c92e:	b103      	cbz	r3, 800c932 <_lseek_r+0x1e>
 800c930:	6023      	str	r3, [r4, #0]
 800c932:	bd38      	pop	{r3, r4, r5, pc}
 800c934:	2000524c 	.word	0x2000524c

0800c938 <_read_r>:
 800c938:	b538      	push	{r3, r4, r5, lr}
 800c93a:	4d07      	ldr	r5, [pc, #28]	@ (800c958 <_read_r+0x20>)
 800c93c:	4604      	mov	r4, r0
 800c93e:	4608      	mov	r0, r1
 800c940:	4611      	mov	r1, r2
 800c942:	2200      	movs	r2, #0
 800c944:	602a      	str	r2, [r5, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	f7f8 f8b7 	bl	8004aba <_read>
 800c94c:	1c43      	adds	r3, r0, #1
 800c94e:	d102      	bne.n	800c956 <_read_r+0x1e>
 800c950:	682b      	ldr	r3, [r5, #0]
 800c952:	b103      	cbz	r3, 800c956 <_read_r+0x1e>
 800c954:	6023      	str	r3, [r4, #0]
 800c956:	bd38      	pop	{r3, r4, r5, pc}
 800c958:	2000524c 	.word	0x2000524c

0800c95c <_sbrk_r>:
 800c95c:	b538      	push	{r3, r4, r5, lr}
 800c95e:	4d06      	ldr	r5, [pc, #24]	@ (800c978 <_sbrk_r+0x1c>)
 800c960:	2300      	movs	r3, #0
 800c962:	4604      	mov	r4, r0
 800c964:	4608      	mov	r0, r1
 800c966:	602b      	str	r3, [r5, #0]
 800c968:	f7f8 f914 	bl	8004b94 <_sbrk>
 800c96c:	1c43      	adds	r3, r0, #1
 800c96e:	d102      	bne.n	800c976 <_sbrk_r+0x1a>
 800c970:	682b      	ldr	r3, [r5, #0]
 800c972:	b103      	cbz	r3, 800c976 <_sbrk_r+0x1a>
 800c974:	6023      	str	r3, [r4, #0]
 800c976:	bd38      	pop	{r3, r4, r5, pc}
 800c978:	2000524c 	.word	0x2000524c

0800c97c <_write_r>:
 800c97c:	b538      	push	{r3, r4, r5, lr}
 800c97e:	4d07      	ldr	r5, [pc, #28]	@ (800c99c <_write_r+0x20>)
 800c980:	4604      	mov	r4, r0
 800c982:	4608      	mov	r0, r1
 800c984:	4611      	mov	r1, r2
 800c986:	2200      	movs	r2, #0
 800c988:	602a      	str	r2, [r5, #0]
 800c98a:	461a      	mov	r2, r3
 800c98c:	f7f8 f8b2 	bl	8004af4 <_write>
 800c990:	1c43      	adds	r3, r0, #1
 800c992:	d102      	bne.n	800c99a <_write_r+0x1e>
 800c994:	682b      	ldr	r3, [r5, #0]
 800c996:	b103      	cbz	r3, 800c99a <_write_r+0x1e>
 800c998:	6023      	str	r3, [r4, #0]
 800c99a:	bd38      	pop	{r3, r4, r5, pc}
 800c99c:	2000524c 	.word	0x2000524c

0800c9a0 <__errno>:
 800c9a0:	4b01      	ldr	r3, [pc, #4]	@ (800c9a8 <__errno+0x8>)
 800c9a2:	6818      	ldr	r0, [r3, #0]
 800c9a4:	4770      	bx	lr
 800c9a6:	bf00      	nop
 800c9a8:	20000198 	.word	0x20000198

0800c9ac <__libc_init_array>:
 800c9ac:	b570      	push	{r4, r5, r6, lr}
 800c9ae:	4d0d      	ldr	r5, [pc, #52]	@ (800c9e4 <__libc_init_array+0x38>)
 800c9b0:	4c0d      	ldr	r4, [pc, #52]	@ (800c9e8 <__libc_init_array+0x3c>)
 800c9b2:	1b64      	subs	r4, r4, r5
 800c9b4:	10a4      	asrs	r4, r4, #2
 800c9b6:	2600      	movs	r6, #0
 800c9b8:	42a6      	cmp	r6, r4
 800c9ba:	d109      	bne.n	800c9d0 <__libc_init_array+0x24>
 800c9bc:	4d0b      	ldr	r5, [pc, #44]	@ (800c9ec <__libc_init_array+0x40>)
 800c9be:	4c0c      	ldr	r4, [pc, #48]	@ (800c9f0 <__libc_init_array+0x44>)
 800c9c0:	f002 fb9c 	bl	800f0fc <_init>
 800c9c4:	1b64      	subs	r4, r4, r5
 800c9c6:	10a4      	asrs	r4, r4, #2
 800c9c8:	2600      	movs	r6, #0
 800c9ca:	42a6      	cmp	r6, r4
 800c9cc:	d105      	bne.n	800c9da <__libc_init_array+0x2e>
 800c9ce:	bd70      	pop	{r4, r5, r6, pc}
 800c9d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9d4:	4798      	blx	r3
 800c9d6:	3601      	adds	r6, #1
 800c9d8:	e7ee      	b.n	800c9b8 <__libc_init_array+0xc>
 800c9da:	f855 3b04 	ldr.w	r3, [r5], #4
 800c9de:	4798      	blx	r3
 800c9e0:	3601      	adds	r6, #1
 800c9e2:	e7f2      	b.n	800c9ca <__libc_init_array+0x1e>
 800c9e4:	0800f714 	.word	0x0800f714
 800c9e8:	0800f714 	.word	0x0800f714
 800c9ec:	0800f714 	.word	0x0800f714
 800c9f0:	0800f718 	.word	0x0800f718

0800c9f4 <__retarget_lock_init_recursive>:
 800c9f4:	4770      	bx	lr

0800c9f6 <__retarget_lock_acquire_recursive>:
 800c9f6:	4770      	bx	lr

0800c9f8 <__retarget_lock_release_recursive>:
 800c9f8:	4770      	bx	lr

0800c9fa <memcpy>:
 800c9fa:	440a      	add	r2, r1
 800c9fc:	4291      	cmp	r1, r2
 800c9fe:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca02:	d100      	bne.n	800ca06 <memcpy+0xc>
 800ca04:	4770      	bx	lr
 800ca06:	b510      	push	{r4, lr}
 800ca08:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca10:	4291      	cmp	r1, r2
 800ca12:	d1f9      	bne.n	800ca08 <memcpy+0xe>
 800ca14:	bd10      	pop	{r4, pc}
	...

0800ca18 <nan>:
 800ca18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ca20 <nan+0x8>
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	00000000 	.word	0x00000000
 800ca24:	7ff80000 	.word	0x7ff80000

0800ca28 <_free_r>:
 800ca28:	b538      	push	{r3, r4, r5, lr}
 800ca2a:	4605      	mov	r5, r0
 800ca2c:	2900      	cmp	r1, #0
 800ca2e:	d041      	beq.n	800cab4 <_free_r+0x8c>
 800ca30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca34:	1f0c      	subs	r4, r1, #4
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	bfb8      	it	lt
 800ca3a:	18e4      	addlt	r4, r4, r3
 800ca3c:	f7fe ff0e 	bl	800b85c <__malloc_lock>
 800ca40:	4a1d      	ldr	r2, [pc, #116]	@ (800cab8 <_free_r+0x90>)
 800ca42:	6813      	ldr	r3, [r2, #0]
 800ca44:	b933      	cbnz	r3, 800ca54 <_free_r+0x2c>
 800ca46:	6063      	str	r3, [r4, #4]
 800ca48:	6014      	str	r4, [r2, #0]
 800ca4a:	4628      	mov	r0, r5
 800ca4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca50:	f7fe bf0a 	b.w	800b868 <__malloc_unlock>
 800ca54:	42a3      	cmp	r3, r4
 800ca56:	d908      	bls.n	800ca6a <_free_r+0x42>
 800ca58:	6820      	ldr	r0, [r4, #0]
 800ca5a:	1821      	adds	r1, r4, r0
 800ca5c:	428b      	cmp	r3, r1
 800ca5e:	bf01      	itttt	eq
 800ca60:	6819      	ldreq	r1, [r3, #0]
 800ca62:	685b      	ldreq	r3, [r3, #4]
 800ca64:	1809      	addeq	r1, r1, r0
 800ca66:	6021      	streq	r1, [r4, #0]
 800ca68:	e7ed      	b.n	800ca46 <_free_r+0x1e>
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	b10b      	cbz	r3, 800ca74 <_free_r+0x4c>
 800ca70:	42a3      	cmp	r3, r4
 800ca72:	d9fa      	bls.n	800ca6a <_free_r+0x42>
 800ca74:	6811      	ldr	r1, [r2, #0]
 800ca76:	1850      	adds	r0, r2, r1
 800ca78:	42a0      	cmp	r0, r4
 800ca7a:	d10b      	bne.n	800ca94 <_free_r+0x6c>
 800ca7c:	6820      	ldr	r0, [r4, #0]
 800ca7e:	4401      	add	r1, r0
 800ca80:	1850      	adds	r0, r2, r1
 800ca82:	4283      	cmp	r3, r0
 800ca84:	6011      	str	r1, [r2, #0]
 800ca86:	d1e0      	bne.n	800ca4a <_free_r+0x22>
 800ca88:	6818      	ldr	r0, [r3, #0]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	6053      	str	r3, [r2, #4]
 800ca8e:	4408      	add	r0, r1
 800ca90:	6010      	str	r0, [r2, #0]
 800ca92:	e7da      	b.n	800ca4a <_free_r+0x22>
 800ca94:	d902      	bls.n	800ca9c <_free_r+0x74>
 800ca96:	230c      	movs	r3, #12
 800ca98:	602b      	str	r3, [r5, #0]
 800ca9a:	e7d6      	b.n	800ca4a <_free_r+0x22>
 800ca9c:	6820      	ldr	r0, [r4, #0]
 800ca9e:	1821      	adds	r1, r4, r0
 800caa0:	428b      	cmp	r3, r1
 800caa2:	bf04      	itt	eq
 800caa4:	6819      	ldreq	r1, [r3, #0]
 800caa6:	685b      	ldreq	r3, [r3, #4]
 800caa8:	6063      	str	r3, [r4, #4]
 800caaa:	bf04      	itt	eq
 800caac:	1809      	addeq	r1, r1, r0
 800caae:	6021      	streq	r1, [r4, #0]
 800cab0:	6054      	str	r4, [r2, #4]
 800cab2:	e7ca      	b.n	800ca4a <_free_r+0x22>
 800cab4:	bd38      	pop	{r3, r4, r5, pc}
 800cab6:	bf00      	nop
 800cab8:	2000510c 	.word	0x2000510c

0800cabc <rshift>:
 800cabc:	6903      	ldr	r3, [r0, #16]
 800cabe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cac2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cac6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800caca:	f100 0414 	add.w	r4, r0, #20
 800cace:	dd45      	ble.n	800cb5c <rshift+0xa0>
 800cad0:	f011 011f 	ands.w	r1, r1, #31
 800cad4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cad8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cadc:	d10c      	bne.n	800caf8 <rshift+0x3c>
 800cade:	f100 0710 	add.w	r7, r0, #16
 800cae2:	4629      	mov	r1, r5
 800cae4:	42b1      	cmp	r1, r6
 800cae6:	d334      	bcc.n	800cb52 <rshift+0x96>
 800cae8:	1a9b      	subs	r3, r3, r2
 800caea:	009b      	lsls	r3, r3, #2
 800caec:	1eea      	subs	r2, r5, #3
 800caee:	4296      	cmp	r6, r2
 800caf0:	bf38      	it	cc
 800caf2:	2300      	movcc	r3, #0
 800caf4:	4423      	add	r3, r4
 800caf6:	e015      	b.n	800cb24 <rshift+0x68>
 800caf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cafc:	f1c1 0820 	rsb	r8, r1, #32
 800cb00:	40cf      	lsrs	r7, r1
 800cb02:	f105 0e04 	add.w	lr, r5, #4
 800cb06:	46a1      	mov	r9, r4
 800cb08:	4576      	cmp	r6, lr
 800cb0a:	46f4      	mov	ip, lr
 800cb0c:	d815      	bhi.n	800cb3a <rshift+0x7e>
 800cb0e:	1a9a      	subs	r2, r3, r2
 800cb10:	0092      	lsls	r2, r2, #2
 800cb12:	3a04      	subs	r2, #4
 800cb14:	3501      	adds	r5, #1
 800cb16:	42ae      	cmp	r6, r5
 800cb18:	bf38      	it	cc
 800cb1a:	2200      	movcc	r2, #0
 800cb1c:	18a3      	adds	r3, r4, r2
 800cb1e:	50a7      	str	r7, [r4, r2]
 800cb20:	b107      	cbz	r7, 800cb24 <rshift+0x68>
 800cb22:	3304      	adds	r3, #4
 800cb24:	1b1a      	subs	r2, r3, r4
 800cb26:	42a3      	cmp	r3, r4
 800cb28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb2c:	bf08      	it	eq
 800cb2e:	2300      	moveq	r3, #0
 800cb30:	6102      	str	r2, [r0, #16]
 800cb32:	bf08      	it	eq
 800cb34:	6143      	streq	r3, [r0, #20]
 800cb36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb3a:	f8dc c000 	ldr.w	ip, [ip]
 800cb3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb42:	ea4c 0707 	orr.w	r7, ip, r7
 800cb46:	f849 7b04 	str.w	r7, [r9], #4
 800cb4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb4e:	40cf      	lsrs	r7, r1
 800cb50:	e7da      	b.n	800cb08 <rshift+0x4c>
 800cb52:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb56:	f847 cf04 	str.w	ip, [r7, #4]!
 800cb5a:	e7c3      	b.n	800cae4 <rshift+0x28>
 800cb5c:	4623      	mov	r3, r4
 800cb5e:	e7e1      	b.n	800cb24 <rshift+0x68>

0800cb60 <__hexdig_fun>:
 800cb60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cb64:	2b09      	cmp	r3, #9
 800cb66:	d802      	bhi.n	800cb6e <__hexdig_fun+0xe>
 800cb68:	3820      	subs	r0, #32
 800cb6a:	b2c0      	uxtb	r0, r0
 800cb6c:	4770      	bx	lr
 800cb6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cb72:	2b05      	cmp	r3, #5
 800cb74:	d801      	bhi.n	800cb7a <__hexdig_fun+0x1a>
 800cb76:	3847      	subs	r0, #71	@ 0x47
 800cb78:	e7f7      	b.n	800cb6a <__hexdig_fun+0xa>
 800cb7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cb7e:	2b05      	cmp	r3, #5
 800cb80:	d801      	bhi.n	800cb86 <__hexdig_fun+0x26>
 800cb82:	3827      	subs	r0, #39	@ 0x27
 800cb84:	e7f1      	b.n	800cb6a <__hexdig_fun+0xa>
 800cb86:	2000      	movs	r0, #0
 800cb88:	4770      	bx	lr
	...

0800cb8c <__gethex>:
 800cb8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb90:	b085      	sub	sp, #20
 800cb92:	468a      	mov	sl, r1
 800cb94:	9302      	str	r3, [sp, #8]
 800cb96:	680b      	ldr	r3, [r1, #0]
 800cb98:	9001      	str	r0, [sp, #4]
 800cb9a:	4690      	mov	r8, r2
 800cb9c:	1c9c      	adds	r4, r3, #2
 800cb9e:	46a1      	mov	r9, r4
 800cba0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cba4:	2830      	cmp	r0, #48	@ 0x30
 800cba6:	d0fa      	beq.n	800cb9e <__gethex+0x12>
 800cba8:	eba9 0303 	sub.w	r3, r9, r3
 800cbac:	f1a3 0b02 	sub.w	fp, r3, #2
 800cbb0:	f7ff ffd6 	bl	800cb60 <__hexdig_fun>
 800cbb4:	4605      	mov	r5, r0
 800cbb6:	2800      	cmp	r0, #0
 800cbb8:	d168      	bne.n	800cc8c <__gethex+0x100>
 800cbba:	49a0      	ldr	r1, [pc, #640]	@ (800ce3c <__gethex+0x2b0>)
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	4648      	mov	r0, r9
 800cbc0:	f7ff fe30 	bl	800c824 <strncmp>
 800cbc4:	4607      	mov	r7, r0
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d167      	bne.n	800cc9a <__gethex+0x10e>
 800cbca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cbce:	4626      	mov	r6, r4
 800cbd0:	f7ff ffc6 	bl	800cb60 <__hexdig_fun>
 800cbd4:	2800      	cmp	r0, #0
 800cbd6:	d062      	beq.n	800cc9e <__gethex+0x112>
 800cbd8:	4623      	mov	r3, r4
 800cbda:	7818      	ldrb	r0, [r3, #0]
 800cbdc:	2830      	cmp	r0, #48	@ 0x30
 800cbde:	4699      	mov	r9, r3
 800cbe0:	f103 0301 	add.w	r3, r3, #1
 800cbe4:	d0f9      	beq.n	800cbda <__gethex+0x4e>
 800cbe6:	f7ff ffbb 	bl	800cb60 <__hexdig_fun>
 800cbea:	fab0 f580 	clz	r5, r0
 800cbee:	096d      	lsrs	r5, r5, #5
 800cbf0:	f04f 0b01 	mov.w	fp, #1
 800cbf4:	464a      	mov	r2, r9
 800cbf6:	4616      	mov	r6, r2
 800cbf8:	3201      	adds	r2, #1
 800cbfa:	7830      	ldrb	r0, [r6, #0]
 800cbfc:	f7ff ffb0 	bl	800cb60 <__hexdig_fun>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	d1f8      	bne.n	800cbf6 <__gethex+0x6a>
 800cc04:	498d      	ldr	r1, [pc, #564]	@ (800ce3c <__gethex+0x2b0>)
 800cc06:	2201      	movs	r2, #1
 800cc08:	4630      	mov	r0, r6
 800cc0a:	f7ff fe0b 	bl	800c824 <strncmp>
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d13f      	bne.n	800cc92 <__gethex+0x106>
 800cc12:	b944      	cbnz	r4, 800cc26 <__gethex+0x9a>
 800cc14:	1c74      	adds	r4, r6, #1
 800cc16:	4622      	mov	r2, r4
 800cc18:	4616      	mov	r6, r2
 800cc1a:	3201      	adds	r2, #1
 800cc1c:	7830      	ldrb	r0, [r6, #0]
 800cc1e:	f7ff ff9f 	bl	800cb60 <__hexdig_fun>
 800cc22:	2800      	cmp	r0, #0
 800cc24:	d1f8      	bne.n	800cc18 <__gethex+0x8c>
 800cc26:	1ba4      	subs	r4, r4, r6
 800cc28:	00a7      	lsls	r7, r4, #2
 800cc2a:	7833      	ldrb	r3, [r6, #0]
 800cc2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cc30:	2b50      	cmp	r3, #80	@ 0x50
 800cc32:	d13e      	bne.n	800ccb2 <__gethex+0x126>
 800cc34:	7873      	ldrb	r3, [r6, #1]
 800cc36:	2b2b      	cmp	r3, #43	@ 0x2b
 800cc38:	d033      	beq.n	800cca2 <__gethex+0x116>
 800cc3a:	2b2d      	cmp	r3, #45	@ 0x2d
 800cc3c:	d034      	beq.n	800cca8 <__gethex+0x11c>
 800cc3e:	1c71      	adds	r1, r6, #1
 800cc40:	2400      	movs	r4, #0
 800cc42:	7808      	ldrb	r0, [r1, #0]
 800cc44:	f7ff ff8c 	bl	800cb60 <__hexdig_fun>
 800cc48:	1e43      	subs	r3, r0, #1
 800cc4a:	b2db      	uxtb	r3, r3
 800cc4c:	2b18      	cmp	r3, #24
 800cc4e:	d830      	bhi.n	800ccb2 <__gethex+0x126>
 800cc50:	f1a0 0210 	sub.w	r2, r0, #16
 800cc54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cc58:	f7ff ff82 	bl	800cb60 <__hexdig_fun>
 800cc5c:	f100 3cff 	add.w	ip, r0, #4294967295
 800cc60:	fa5f fc8c 	uxtb.w	ip, ip
 800cc64:	f1bc 0f18 	cmp.w	ip, #24
 800cc68:	f04f 030a 	mov.w	r3, #10
 800cc6c:	d91e      	bls.n	800ccac <__gethex+0x120>
 800cc6e:	b104      	cbz	r4, 800cc72 <__gethex+0xe6>
 800cc70:	4252      	negs	r2, r2
 800cc72:	4417      	add	r7, r2
 800cc74:	f8ca 1000 	str.w	r1, [sl]
 800cc78:	b1ed      	cbz	r5, 800ccb6 <__gethex+0x12a>
 800cc7a:	f1bb 0f00 	cmp.w	fp, #0
 800cc7e:	bf0c      	ite	eq
 800cc80:	2506      	moveq	r5, #6
 800cc82:	2500      	movne	r5, #0
 800cc84:	4628      	mov	r0, r5
 800cc86:	b005      	add	sp, #20
 800cc88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc8c:	2500      	movs	r5, #0
 800cc8e:	462c      	mov	r4, r5
 800cc90:	e7b0      	b.n	800cbf4 <__gethex+0x68>
 800cc92:	2c00      	cmp	r4, #0
 800cc94:	d1c7      	bne.n	800cc26 <__gethex+0x9a>
 800cc96:	4627      	mov	r7, r4
 800cc98:	e7c7      	b.n	800cc2a <__gethex+0x9e>
 800cc9a:	464e      	mov	r6, r9
 800cc9c:	462f      	mov	r7, r5
 800cc9e:	2501      	movs	r5, #1
 800cca0:	e7c3      	b.n	800cc2a <__gethex+0x9e>
 800cca2:	2400      	movs	r4, #0
 800cca4:	1cb1      	adds	r1, r6, #2
 800cca6:	e7cc      	b.n	800cc42 <__gethex+0xb6>
 800cca8:	2401      	movs	r4, #1
 800ccaa:	e7fb      	b.n	800cca4 <__gethex+0x118>
 800ccac:	fb03 0002 	mla	r0, r3, r2, r0
 800ccb0:	e7ce      	b.n	800cc50 <__gethex+0xc4>
 800ccb2:	4631      	mov	r1, r6
 800ccb4:	e7de      	b.n	800cc74 <__gethex+0xe8>
 800ccb6:	eba6 0309 	sub.w	r3, r6, r9
 800ccba:	3b01      	subs	r3, #1
 800ccbc:	4629      	mov	r1, r5
 800ccbe:	2b07      	cmp	r3, #7
 800ccc0:	dc0a      	bgt.n	800ccd8 <__gethex+0x14c>
 800ccc2:	9801      	ldr	r0, [sp, #4]
 800ccc4:	f000 fa46 	bl	800d154 <_Balloc>
 800ccc8:	4604      	mov	r4, r0
 800ccca:	b940      	cbnz	r0, 800ccde <__gethex+0x152>
 800cccc:	4b5c      	ldr	r3, [pc, #368]	@ (800ce40 <__gethex+0x2b4>)
 800ccce:	4602      	mov	r2, r0
 800ccd0:	21e4      	movs	r1, #228	@ 0xe4
 800ccd2:	485c      	ldr	r0, [pc, #368]	@ (800ce44 <__gethex+0x2b8>)
 800ccd4:	f001 fe3e 	bl	800e954 <__assert_func>
 800ccd8:	3101      	adds	r1, #1
 800ccda:	105b      	asrs	r3, r3, #1
 800ccdc:	e7ef      	b.n	800ccbe <__gethex+0x132>
 800ccde:	f100 0a14 	add.w	sl, r0, #20
 800cce2:	2300      	movs	r3, #0
 800cce4:	4655      	mov	r5, sl
 800cce6:	469b      	mov	fp, r3
 800cce8:	45b1      	cmp	r9, r6
 800ccea:	d337      	bcc.n	800cd5c <__gethex+0x1d0>
 800ccec:	f845 bb04 	str.w	fp, [r5], #4
 800ccf0:	eba5 050a 	sub.w	r5, r5, sl
 800ccf4:	10ad      	asrs	r5, r5, #2
 800ccf6:	6125      	str	r5, [r4, #16]
 800ccf8:	4658      	mov	r0, fp
 800ccfa:	f000 fb1d 	bl	800d338 <__hi0bits>
 800ccfe:	016d      	lsls	r5, r5, #5
 800cd00:	f8d8 6000 	ldr.w	r6, [r8]
 800cd04:	1a2d      	subs	r5, r5, r0
 800cd06:	42b5      	cmp	r5, r6
 800cd08:	dd54      	ble.n	800cdb4 <__gethex+0x228>
 800cd0a:	1bad      	subs	r5, r5, r6
 800cd0c:	4629      	mov	r1, r5
 800cd0e:	4620      	mov	r0, r4
 800cd10:	f000 feb1 	bl	800da76 <__any_on>
 800cd14:	4681      	mov	r9, r0
 800cd16:	b178      	cbz	r0, 800cd38 <__gethex+0x1ac>
 800cd18:	1e6b      	subs	r3, r5, #1
 800cd1a:	1159      	asrs	r1, r3, #5
 800cd1c:	f003 021f 	and.w	r2, r3, #31
 800cd20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd24:	f04f 0901 	mov.w	r9, #1
 800cd28:	fa09 f202 	lsl.w	r2, r9, r2
 800cd2c:	420a      	tst	r2, r1
 800cd2e:	d003      	beq.n	800cd38 <__gethex+0x1ac>
 800cd30:	454b      	cmp	r3, r9
 800cd32:	dc36      	bgt.n	800cda2 <__gethex+0x216>
 800cd34:	f04f 0902 	mov.w	r9, #2
 800cd38:	4629      	mov	r1, r5
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f7ff febe 	bl	800cabc <rshift>
 800cd40:	442f      	add	r7, r5
 800cd42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd46:	42bb      	cmp	r3, r7
 800cd48:	da42      	bge.n	800cdd0 <__gethex+0x244>
 800cd4a:	9801      	ldr	r0, [sp, #4]
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	f000 fa41 	bl	800d1d4 <_Bfree>
 800cd52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd54:	2300      	movs	r3, #0
 800cd56:	6013      	str	r3, [r2, #0]
 800cd58:	25a3      	movs	r5, #163	@ 0xa3
 800cd5a:	e793      	b.n	800cc84 <__gethex+0xf8>
 800cd5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cd60:	2a2e      	cmp	r2, #46	@ 0x2e
 800cd62:	d012      	beq.n	800cd8a <__gethex+0x1fe>
 800cd64:	2b20      	cmp	r3, #32
 800cd66:	d104      	bne.n	800cd72 <__gethex+0x1e6>
 800cd68:	f845 bb04 	str.w	fp, [r5], #4
 800cd6c:	f04f 0b00 	mov.w	fp, #0
 800cd70:	465b      	mov	r3, fp
 800cd72:	7830      	ldrb	r0, [r6, #0]
 800cd74:	9303      	str	r3, [sp, #12]
 800cd76:	f7ff fef3 	bl	800cb60 <__hexdig_fun>
 800cd7a:	9b03      	ldr	r3, [sp, #12]
 800cd7c:	f000 000f 	and.w	r0, r0, #15
 800cd80:	4098      	lsls	r0, r3
 800cd82:	ea4b 0b00 	orr.w	fp, fp, r0
 800cd86:	3304      	adds	r3, #4
 800cd88:	e7ae      	b.n	800cce8 <__gethex+0x15c>
 800cd8a:	45b1      	cmp	r9, r6
 800cd8c:	d8ea      	bhi.n	800cd64 <__gethex+0x1d8>
 800cd8e:	492b      	ldr	r1, [pc, #172]	@ (800ce3c <__gethex+0x2b0>)
 800cd90:	9303      	str	r3, [sp, #12]
 800cd92:	2201      	movs	r2, #1
 800cd94:	4630      	mov	r0, r6
 800cd96:	f7ff fd45 	bl	800c824 <strncmp>
 800cd9a:	9b03      	ldr	r3, [sp, #12]
 800cd9c:	2800      	cmp	r0, #0
 800cd9e:	d1e1      	bne.n	800cd64 <__gethex+0x1d8>
 800cda0:	e7a2      	b.n	800cce8 <__gethex+0x15c>
 800cda2:	1ea9      	subs	r1, r5, #2
 800cda4:	4620      	mov	r0, r4
 800cda6:	f000 fe66 	bl	800da76 <__any_on>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d0c2      	beq.n	800cd34 <__gethex+0x1a8>
 800cdae:	f04f 0903 	mov.w	r9, #3
 800cdb2:	e7c1      	b.n	800cd38 <__gethex+0x1ac>
 800cdb4:	da09      	bge.n	800cdca <__gethex+0x23e>
 800cdb6:	1b75      	subs	r5, r6, r5
 800cdb8:	4621      	mov	r1, r4
 800cdba:	9801      	ldr	r0, [sp, #4]
 800cdbc:	462a      	mov	r2, r5
 800cdbe:	f000 fc21 	bl	800d604 <__lshift>
 800cdc2:	1b7f      	subs	r7, r7, r5
 800cdc4:	4604      	mov	r4, r0
 800cdc6:	f100 0a14 	add.w	sl, r0, #20
 800cdca:	f04f 0900 	mov.w	r9, #0
 800cdce:	e7b8      	b.n	800cd42 <__gethex+0x1b6>
 800cdd0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cdd4:	42bd      	cmp	r5, r7
 800cdd6:	dd6f      	ble.n	800ceb8 <__gethex+0x32c>
 800cdd8:	1bed      	subs	r5, r5, r7
 800cdda:	42ae      	cmp	r6, r5
 800cddc:	dc34      	bgt.n	800ce48 <__gethex+0x2bc>
 800cdde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cde2:	2b02      	cmp	r3, #2
 800cde4:	d022      	beq.n	800ce2c <__gethex+0x2a0>
 800cde6:	2b03      	cmp	r3, #3
 800cde8:	d024      	beq.n	800ce34 <__gethex+0x2a8>
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d115      	bne.n	800ce1a <__gethex+0x28e>
 800cdee:	42ae      	cmp	r6, r5
 800cdf0:	d113      	bne.n	800ce1a <__gethex+0x28e>
 800cdf2:	2e01      	cmp	r6, #1
 800cdf4:	d10b      	bne.n	800ce0e <__gethex+0x282>
 800cdf6:	9a02      	ldr	r2, [sp, #8]
 800cdf8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cdfc:	6013      	str	r3, [r2, #0]
 800cdfe:	2301      	movs	r3, #1
 800ce00:	6123      	str	r3, [r4, #16]
 800ce02:	f8ca 3000 	str.w	r3, [sl]
 800ce06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce08:	2562      	movs	r5, #98	@ 0x62
 800ce0a:	601c      	str	r4, [r3, #0]
 800ce0c:	e73a      	b.n	800cc84 <__gethex+0xf8>
 800ce0e:	1e71      	subs	r1, r6, #1
 800ce10:	4620      	mov	r0, r4
 800ce12:	f000 fe30 	bl	800da76 <__any_on>
 800ce16:	2800      	cmp	r0, #0
 800ce18:	d1ed      	bne.n	800cdf6 <__gethex+0x26a>
 800ce1a:	9801      	ldr	r0, [sp, #4]
 800ce1c:	4621      	mov	r1, r4
 800ce1e:	f000 f9d9 	bl	800d1d4 <_Bfree>
 800ce22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce24:	2300      	movs	r3, #0
 800ce26:	6013      	str	r3, [r2, #0]
 800ce28:	2550      	movs	r5, #80	@ 0x50
 800ce2a:	e72b      	b.n	800cc84 <__gethex+0xf8>
 800ce2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1f3      	bne.n	800ce1a <__gethex+0x28e>
 800ce32:	e7e0      	b.n	800cdf6 <__gethex+0x26a>
 800ce34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d1dd      	bne.n	800cdf6 <__gethex+0x26a>
 800ce3a:	e7ee      	b.n	800ce1a <__gethex+0x28e>
 800ce3c:	0800f334 	.word	0x0800f334
 800ce40:	0800f4a1 	.word	0x0800f4a1
 800ce44:	0800f4b2 	.word	0x0800f4b2
 800ce48:	1e6f      	subs	r7, r5, #1
 800ce4a:	f1b9 0f00 	cmp.w	r9, #0
 800ce4e:	d130      	bne.n	800ceb2 <__gethex+0x326>
 800ce50:	b127      	cbz	r7, 800ce5c <__gethex+0x2d0>
 800ce52:	4639      	mov	r1, r7
 800ce54:	4620      	mov	r0, r4
 800ce56:	f000 fe0e 	bl	800da76 <__any_on>
 800ce5a:	4681      	mov	r9, r0
 800ce5c:	117a      	asrs	r2, r7, #5
 800ce5e:	2301      	movs	r3, #1
 800ce60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ce64:	f007 071f 	and.w	r7, r7, #31
 800ce68:	40bb      	lsls	r3, r7
 800ce6a:	4213      	tst	r3, r2
 800ce6c:	4629      	mov	r1, r5
 800ce6e:	4620      	mov	r0, r4
 800ce70:	bf18      	it	ne
 800ce72:	f049 0902 	orrne.w	r9, r9, #2
 800ce76:	f7ff fe21 	bl	800cabc <rshift>
 800ce7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ce7e:	1b76      	subs	r6, r6, r5
 800ce80:	2502      	movs	r5, #2
 800ce82:	f1b9 0f00 	cmp.w	r9, #0
 800ce86:	d047      	beq.n	800cf18 <__gethex+0x38c>
 800ce88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce8c:	2b02      	cmp	r3, #2
 800ce8e:	d015      	beq.n	800cebc <__gethex+0x330>
 800ce90:	2b03      	cmp	r3, #3
 800ce92:	d017      	beq.n	800cec4 <__gethex+0x338>
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d109      	bne.n	800ceac <__gethex+0x320>
 800ce98:	f019 0f02 	tst.w	r9, #2
 800ce9c:	d006      	beq.n	800ceac <__gethex+0x320>
 800ce9e:	f8da 3000 	ldr.w	r3, [sl]
 800cea2:	ea49 0903 	orr.w	r9, r9, r3
 800cea6:	f019 0f01 	tst.w	r9, #1
 800ceaa:	d10e      	bne.n	800ceca <__gethex+0x33e>
 800ceac:	f045 0510 	orr.w	r5, r5, #16
 800ceb0:	e032      	b.n	800cf18 <__gethex+0x38c>
 800ceb2:	f04f 0901 	mov.w	r9, #1
 800ceb6:	e7d1      	b.n	800ce5c <__gethex+0x2d0>
 800ceb8:	2501      	movs	r5, #1
 800ceba:	e7e2      	b.n	800ce82 <__gethex+0x2f6>
 800cebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cebe:	f1c3 0301 	rsb	r3, r3, #1
 800cec2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d0f0      	beq.n	800ceac <__gethex+0x320>
 800ceca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cece:	f104 0314 	add.w	r3, r4, #20
 800ced2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ced6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ceda:	f04f 0c00 	mov.w	ip, #0
 800cede:	4618      	mov	r0, r3
 800cee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cee8:	d01b      	beq.n	800cf22 <__gethex+0x396>
 800ceea:	3201      	adds	r2, #1
 800ceec:	6002      	str	r2, [r0, #0]
 800ceee:	2d02      	cmp	r5, #2
 800cef0:	f104 0314 	add.w	r3, r4, #20
 800cef4:	d13c      	bne.n	800cf70 <__gethex+0x3e4>
 800cef6:	f8d8 2000 	ldr.w	r2, [r8]
 800cefa:	3a01      	subs	r2, #1
 800cefc:	42b2      	cmp	r2, r6
 800cefe:	d109      	bne.n	800cf14 <__gethex+0x388>
 800cf00:	1171      	asrs	r1, r6, #5
 800cf02:	2201      	movs	r2, #1
 800cf04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf08:	f006 061f 	and.w	r6, r6, #31
 800cf0c:	fa02 f606 	lsl.w	r6, r2, r6
 800cf10:	421e      	tst	r6, r3
 800cf12:	d13a      	bne.n	800cf8a <__gethex+0x3fe>
 800cf14:	f045 0520 	orr.w	r5, r5, #32
 800cf18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf1a:	601c      	str	r4, [r3, #0]
 800cf1c:	9b02      	ldr	r3, [sp, #8]
 800cf1e:	601f      	str	r7, [r3, #0]
 800cf20:	e6b0      	b.n	800cc84 <__gethex+0xf8>
 800cf22:	4299      	cmp	r1, r3
 800cf24:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf28:	d8d9      	bhi.n	800cede <__gethex+0x352>
 800cf2a:	68a3      	ldr	r3, [r4, #8]
 800cf2c:	459b      	cmp	fp, r3
 800cf2e:	db17      	blt.n	800cf60 <__gethex+0x3d4>
 800cf30:	6861      	ldr	r1, [r4, #4]
 800cf32:	9801      	ldr	r0, [sp, #4]
 800cf34:	3101      	adds	r1, #1
 800cf36:	f000 f90d 	bl	800d154 <_Balloc>
 800cf3a:	4681      	mov	r9, r0
 800cf3c:	b918      	cbnz	r0, 800cf46 <__gethex+0x3ba>
 800cf3e:	4b1a      	ldr	r3, [pc, #104]	@ (800cfa8 <__gethex+0x41c>)
 800cf40:	4602      	mov	r2, r0
 800cf42:	2184      	movs	r1, #132	@ 0x84
 800cf44:	e6c5      	b.n	800ccd2 <__gethex+0x146>
 800cf46:	6922      	ldr	r2, [r4, #16]
 800cf48:	3202      	adds	r2, #2
 800cf4a:	f104 010c 	add.w	r1, r4, #12
 800cf4e:	0092      	lsls	r2, r2, #2
 800cf50:	300c      	adds	r0, #12
 800cf52:	f7ff fd52 	bl	800c9fa <memcpy>
 800cf56:	4621      	mov	r1, r4
 800cf58:	9801      	ldr	r0, [sp, #4]
 800cf5a:	f000 f93b 	bl	800d1d4 <_Bfree>
 800cf5e:	464c      	mov	r4, r9
 800cf60:	6923      	ldr	r3, [r4, #16]
 800cf62:	1c5a      	adds	r2, r3, #1
 800cf64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cf68:	6122      	str	r2, [r4, #16]
 800cf6a:	2201      	movs	r2, #1
 800cf6c:	615a      	str	r2, [r3, #20]
 800cf6e:	e7be      	b.n	800ceee <__gethex+0x362>
 800cf70:	6922      	ldr	r2, [r4, #16]
 800cf72:	455a      	cmp	r2, fp
 800cf74:	dd0b      	ble.n	800cf8e <__gethex+0x402>
 800cf76:	2101      	movs	r1, #1
 800cf78:	4620      	mov	r0, r4
 800cf7a:	f7ff fd9f 	bl	800cabc <rshift>
 800cf7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf82:	3701      	adds	r7, #1
 800cf84:	42bb      	cmp	r3, r7
 800cf86:	f6ff aee0 	blt.w	800cd4a <__gethex+0x1be>
 800cf8a:	2501      	movs	r5, #1
 800cf8c:	e7c2      	b.n	800cf14 <__gethex+0x388>
 800cf8e:	f016 061f 	ands.w	r6, r6, #31
 800cf92:	d0fa      	beq.n	800cf8a <__gethex+0x3fe>
 800cf94:	4453      	add	r3, sl
 800cf96:	f1c6 0620 	rsb	r6, r6, #32
 800cf9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf9e:	f000 f9cb 	bl	800d338 <__hi0bits>
 800cfa2:	42b0      	cmp	r0, r6
 800cfa4:	dbe7      	blt.n	800cf76 <__gethex+0x3ea>
 800cfa6:	e7f0      	b.n	800cf8a <__gethex+0x3fe>
 800cfa8:	0800f4a1 	.word	0x0800f4a1

0800cfac <L_shift>:
 800cfac:	f1c2 0208 	rsb	r2, r2, #8
 800cfb0:	0092      	lsls	r2, r2, #2
 800cfb2:	b570      	push	{r4, r5, r6, lr}
 800cfb4:	f1c2 0620 	rsb	r6, r2, #32
 800cfb8:	6843      	ldr	r3, [r0, #4]
 800cfba:	6804      	ldr	r4, [r0, #0]
 800cfbc:	fa03 f506 	lsl.w	r5, r3, r6
 800cfc0:	432c      	orrs	r4, r5
 800cfc2:	40d3      	lsrs	r3, r2
 800cfc4:	6004      	str	r4, [r0, #0]
 800cfc6:	f840 3f04 	str.w	r3, [r0, #4]!
 800cfca:	4288      	cmp	r0, r1
 800cfcc:	d3f4      	bcc.n	800cfb8 <L_shift+0xc>
 800cfce:	bd70      	pop	{r4, r5, r6, pc}

0800cfd0 <__match>:
 800cfd0:	b530      	push	{r4, r5, lr}
 800cfd2:	6803      	ldr	r3, [r0, #0]
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfda:	b914      	cbnz	r4, 800cfe2 <__match+0x12>
 800cfdc:	6003      	str	r3, [r0, #0]
 800cfde:	2001      	movs	r0, #1
 800cfe0:	bd30      	pop	{r4, r5, pc}
 800cfe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfe6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cfea:	2d19      	cmp	r5, #25
 800cfec:	bf98      	it	ls
 800cfee:	3220      	addls	r2, #32
 800cff0:	42a2      	cmp	r2, r4
 800cff2:	d0f0      	beq.n	800cfd6 <__match+0x6>
 800cff4:	2000      	movs	r0, #0
 800cff6:	e7f3      	b.n	800cfe0 <__match+0x10>

0800cff8 <__hexnan>:
 800cff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cffc:	680b      	ldr	r3, [r1, #0]
 800cffe:	6801      	ldr	r1, [r0, #0]
 800d000:	115e      	asrs	r6, r3, #5
 800d002:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d006:	f013 031f 	ands.w	r3, r3, #31
 800d00a:	b087      	sub	sp, #28
 800d00c:	bf18      	it	ne
 800d00e:	3604      	addne	r6, #4
 800d010:	2500      	movs	r5, #0
 800d012:	1f37      	subs	r7, r6, #4
 800d014:	4682      	mov	sl, r0
 800d016:	4690      	mov	r8, r2
 800d018:	9301      	str	r3, [sp, #4]
 800d01a:	f846 5c04 	str.w	r5, [r6, #-4]
 800d01e:	46b9      	mov	r9, r7
 800d020:	463c      	mov	r4, r7
 800d022:	9502      	str	r5, [sp, #8]
 800d024:	46ab      	mov	fp, r5
 800d026:	784a      	ldrb	r2, [r1, #1]
 800d028:	1c4b      	adds	r3, r1, #1
 800d02a:	9303      	str	r3, [sp, #12]
 800d02c:	b342      	cbz	r2, 800d080 <__hexnan+0x88>
 800d02e:	4610      	mov	r0, r2
 800d030:	9105      	str	r1, [sp, #20]
 800d032:	9204      	str	r2, [sp, #16]
 800d034:	f7ff fd94 	bl	800cb60 <__hexdig_fun>
 800d038:	2800      	cmp	r0, #0
 800d03a:	d151      	bne.n	800d0e0 <__hexnan+0xe8>
 800d03c:	9a04      	ldr	r2, [sp, #16]
 800d03e:	9905      	ldr	r1, [sp, #20]
 800d040:	2a20      	cmp	r2, #32
 800d042:	d818      	bhi.n	800d076 <__hexnan+0x7e>
 800d044:	9b02      	ldr	r3, [sp, #8]
 800d046:	459b      	cmp	fp, r3
 800d048:	dd13      	ble.n	800d072 <__hexnan+0x7a>
 800d04a:	454c      	cmp	r4, r9
 800d04c:	d206      	bcs.n	800d05c <__hexnan+0x64>
 800d04e:	2d07      	cmp	r5, #7
 800d050:	dc04      	bgt.n	800d05c <__hexnan+0x64>
 800d052:	462a      	mov	r2, r5
 800d054:	4649      	mov	r1, r9
 800d056:	4620      	mov	r0, r4
 800d058:	f7ff ffa8 	bl	800cfac <L_shift>
 800d05c:	4544      	cmp	r4, r8
 800d05e:	d952      	bls.n	800d106 <__hexnan+0x10e>
 800d060:	2300      	movs	r3, #0
 800d062:	f1a4 0904 	sub.w	r9, r4, #4
 800d066:	f844 3c04 	str.w	r3, [r4, #-4]
 800d06a:	f8cd b008 	str.w	fp, [sp, #8]
 800d06e:	464c      	mov	r4, r9
 800d070:	461d      	mov	r5, r3
 800d072:	9903      	ldr	r1, [sp, #12]
 800d074:	e7d7      	b.n	800d026 <__hexnan+0x2e>
 800d076:	2a29      	cmp	r2, #41	@ 0x29
 800d078:	d157      	bne.n	800d12a <__hexnan+0x132>
 800d07a:	3102      	adds	r1, #2
 800d07c:	f8ca 1000 	str.w	r1, [sl]
 800d080:	f1bb 0f00 	cmp.w	fp, #0
 800d084:	d051      	beq.n	800d12a <__hexnan+0x132>
 800d086:	454c      	cmp	r4, r9
 800d088:	d206      	bcs.n	800d098 <__hexnan+0xa0>
 800d08a:	2d07      	cmp	r5, #7
 800d08c:	dc04      	bgt.n	800d098 <__hexnan+0xa0>
 800d08e:	462a      	mov	r2, r5
 800d090:	4649      	mov	r1, r9
 800d092:	4620      	mov	r0, r4
 800d094:	f7ff ff8a 	bl	800cfac <L_shift>
 800d098:	4544      	cmp	r4, r8
 800d09a:	d936      	bls.n	800d10a <__hexnan+0x112>
 800d09c:	f1a8 0204 	sub.w	r2, r8, #4
 800d0a0:	4623      	mov	r3, r4
 800d0a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800d0a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800d0aa:	429f      	cmp	r7, r3
 800d0ac:	d2f9      	bcs.n	800d0a2 <__hexnan+0xaa>
 800d0ae:	1b3b      	subs	r3, r7, r4
 800d0b0:	f023 0303 	bic.w	r3, r3, #3
 800d0b4:	3304      	adds	r3, #4
 800d0b6:	3401      	adds	r4, #1
 800d0b8:	3e03      	subs	r6, #3
 800d0ba:	42b4      	cmp	r4, r6
 800d0bc:	bf88      	it	hi
 800d0be:	2304      	movhi	r3, #4
 800d0c0:	4443      	add	r3, r8
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f843 2b04 	str.w	r2, [r3], #4
 800d0c8:	429f      	cmp	r7, r3
 800d0ca:	d2fb      	bcs.n	800d0c4 <__hexnan+0xcc>
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	b91b      	cbnz	r3, 800d0d8 <__hexnan+0xe0>
 800d0d0:	4547      	cmp	r7, r8
 800d0d2:	d128      	bne.n	800d126 <__hexnan+0x12e>
 800d0d4:	2301      	movs	r3, #1
 800d0d6:	603b      	str	r3, [r7, #0]
 800d0d8:	2005      	movs	r0, #5
 800d0da:	b007      	add	sp, #28
 800d0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e0:	3501      	adds	r5, #1
 800d0e2:	2d08      	cmp	r5, #8
 800d0e4:	f10b 0b01 	add.w	fp, fp, #1
 800d0e8:	dd06      	ble.n	800d0f8 <__hexnan+0x100>
 800d0ea:	4544      	cmp	r4, r8
 800d0ec:	d9c1      	bls.n	800d072 <__hexnan+0x7a>
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0f4:	2501      	movs	r5, #1
 800d0f6:	3c04      	subs	r4, #4
 800d0f8:	6822      	ldr	r2, [r4, #0]
 800d0fa:	f000 000f 	and.w	r0, r0, #15
 800d0fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d102:	6020      	str	r0, [r4, #0]
 800d104:	e7b5      	b.n	800d072 <__hexnan+0x7a>
 800d106:	2508      	movs	r5, #8
 800d108:	e7b3      	b.n	800d072 <__hexnan+0x7a>
 800d10a:	9b01      	ldr	r3, [sp, #4]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d0dd      	beq.n	800d0cc <__hexnan+0xd4>
 800d110:	f1c3 0320 	rsb	r3, r3, #32
 800d114:	f04f 32ff 	mov.w	r2, #4294967295
 800d118:	40da      	lsrs	r2, r3
 800d11a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d11e:	4013      	ands	r3, r2
 800d120:	f846 3c04 	str.w	r3, [r6, #-4]
 800d124:	e7d2      	b.n	800d0cc <__hexnan+0xd4>
 800d126:	3f04      	subs	r7, #4
 800d128:	e7d0      	b.n	800d0cc <__hexnan+0xd4>
 800d12a:	2004      	movs	r0, #4
 800d12c:	e7d5      	b.n	800d0da <__hexnan+0xe2>

0800d12e <__ascii_mbtowc>:
 800d12e:	b082      	sub	sp, #8
 800d130:	b901      	cbnz	r1, 800d134 <__ascii_mbtowc+0x6>
 800d132:	a901      	add	r1, sp, #4
 800d134:	b142      	cbz	r2, 800d148 <__ascii_mbtowc+0x1a>
 800d136:	b14b      	cbz	r3, 800d14c <__ascii_mbtowc+0x1e>
 800d138:	7813      	ldrb	r3, [r2, #0]
 800d13a:	600b      	str	r3, [r1, #0]
 800d13c:	7812      	ldrb	r2, [r2, #0]
 800d13e:	1e10      	subs	r0, r2, #0
 800d140:	bf18      	it	ne
 800d142:	2001      	movne	r0, #1
 800d144:	b002      	add	sp, #8
 800d146:	4770      	bx	lr
 800d148:	4610      	mov	r0, r2
 800d14a:	e7fb      	b.n	800d144 <__ascii_mbtowc+0x16>
 800d14c:	f06f 0001 	mvn.w	r0, #1
 800d150:	e7f8      	b.n	800d144 <__ascii_mbtowc+0x16>
	...

0800d154 <_Balloc>:
 800d154:	b570      	push	{r4, r5, r6, lr}
 800d156:	69c6      	ldr	r6, [r0, #28]
 800d158:	4604      	mov	r4, r0
 800d15a:	460d      	mov	r5, r1
 800d15c:	b976      	cbnz	r6, 800d17c <_Balloc+0x28>
 800d15e:	2010      	movs	r0, #16
 800d160:	f7fe faca 	bl	800b6f8 <malloc>
 800d164:	4602      	mov	r2, r0
 800d166:	61e0      	str	r0, [r4, #28]
 800d168:	b920      	cbnz	r0, 800d174 <_Balloc+0x20>
 800d16a:	4b18      	ldr	r3, [pc, #96]	@ (800d1cc <_Balloc+0x78>)
 800d16c:	4818      	ldr	r0, [pc, #96]	@ (800d1d0 <_Balloc+0x7c>)
 800d16e:	216b      	movs	r1, #107	@ 0x6b
 800d170:	f001 fbf0 	bl	800e954 <__assert_func>
 800d174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d178:	6006      	str	r6, [r0, #0]
 800d17a:	60c6      	str	r6, [r0, #12]
 800d17c:	69e6      	ldr	r6, [r4, #28]
 800d17e:	68f3      	ldr	r3, [r6, #12]
 800d180:	b183      	cbz	r3, 800d1a4 <_Balloc+0x50>
 800d182:	69e3      	ldr	r3, [r4, #28]
 800d184:	68db      	ldr	r3, [r3, #12]
 800d186:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d18a:	b9b8      	cbnz	r0, 800d1bc <_Balloc+0x68>
 800d18c:	2101      	movs	r1, #1
 800d18e:	fa01 f605 	lsl.w	r6, r1, r5
 800d192:	1d72      	adds	r2, r6, #5
 800d194:	0092      	lsls	r2, r2, #2
 800d196:	4620      	mov	r0, r4
 800d198:	f001 fbfa 	bl	800e990 <_calloc_r>
 800d19c:	b160      	cbz	r0, 800d1b8 <_Balloc+0x64>
 800d19e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d1a2:	e00e      	b.n	800d1c2 <_Balloc+0x6e>
 800d1a4:	2221      	movs	r2, #33	@ 0x21
 800d1a6:	2104      	movs	r1, #4
 800d1a8:	4620      	mov	r0, r4
 800d1aa:	f001 fbf1 	bl	800e990 <_calloc_r>
 800d1ae:	69e3      	ldr	r3, [r4, #28]
 800d1b0:	60f0      	str	r0, [r6, #12]
 800d1b2:	68db      	ldr	r3, [r3, #12]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d1e4      	bne.n	800d182 <_Balloc+0x2e>
 800d1b8:	2000      	movs	r0, #0
 800d1ba:	bd70      	pop	{r4, r5, r6, pc}
 800d1bc:	6802      	ldr	r2, [r0, #0]
 800d1be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d1c8:	e7f7      	b.n	800d1ba <_Balloc+0x66>
 800d1ca:	bf00      	nop
 800d1cc:	0800f512 	.word	0x0800f512
 800d1d0:	0800f529 	.word	0x0800f529

0800d1d4 <_Bfree>:
 800d1d4:	b570      	push	{r4, r5, r6, lr}
 800d1d6:	69c6      	ldr	r6, [r0, #28]
 800d1d8:	4605      	mov	r5, r0
 800d1da:	460c      	mov	r4, r1
 800d1dc:	b976      	cbnz	r6, 800d1fc <_Bfree+0x28>
 800d1de:	2010      	movs	r0, #16
 800d1e0:	f7fe fa8a 	bl	800b6f8 <malloc>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	61e8      	str	r0, [r5, #28]
 800d1e8:	b920      	cbnz	r0, 800d1f4 <_Bfree+0x20>
 800d1ea:	4b09      	ldr	r3, [pc, #36]	@ (800d210 <_Bfree+0x3c>)
 800d1ec:	4809      	ldr	r0, [pc, #36]	@ (800d214 <_Bfree+0x40>)
 800d1ee:	218f      	movs	r1, #143	@ 0x8f
 800d1f0:	f001 fbb0 	bl	800e954 <__assert_func>
 800d1f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1f8:	6006      	str	r6, [r0, #0]
 800d1fa:	60c6      	str	r6, [r0, #12]
 800d1fc:	b13c      	cbz	r4, 800d20e <_Bfree+0x3a>
 800d1fe:	69eb      	ldr	r3, [r5, #28]
 800d200:	6862      	ldr	r2, [r4, #4]
 800d202:	68db      	ldr	r3, [r3, #12]
 800d204:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d208:	6021      	str	r1, [r4, #0]
 800d20a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d20e:	bd70      	pop	{r4, r5, r6, pc}
 800d210:	0800f512 	.word	0x0800f512
 800d214:	0800f529 	.word	0x0800f529

0800d218 <__multadd>:
 800d218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d21c:	690d      	ldr	r5, [r1, #16]
 800d21e:	4607      	mov	r7, r0
 800d220:	460c      	mov	r4, r1
 800d222:	461e      	mov	r6, r3
 800d224:	f101 0c14 	add.w	ip, r1, #20
 800d228:	2000      	movs	r0, #0
 800d22a:	f8dc 3000 	ldr.w	r3, [ip]
 800d22e:	b299      	uxth	r1, r3
 800d230:	fb02 6101 	mla	r1, r2, r1, r6
 800d234:	0c1e      	lsrs	r6, r3, #16
 800d236:	0c0b      	lsrs	r3, r1, #16
 800d238:	fb02 3306 	mla	r3, r2, r6, r3
 800d23c:	b289      	uxth	r1, r1
 800d23e:	3001      	adds	r0, #1
 800d240:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d244:	4285      	cmp	r5, r0
 800d246:	f84c 1b04 	str.w	r1, [ip], #4
 800d24a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d24e:	dcec      	bgt.n	800d22a <__multadd+0x12>
 800d250:	b30e      	cbz	r6, 800d296 <__multadd+0x7e>
 800d252:	68a3      	ldr	r3, [r4, #8]
 800d254:	42ab      	cmp	r3, r5
 800d256:	dc19      	bgt.n	800d28c <__multadd+0x74>
 800d258:	6861      	ldr	r1, [r4, #4]
 800d25a:	4638      	mov	r0, r7
 800d25c:	3101      	adds	r1, #1
 800d25e:	f7ff ff79 	bl	800d154 <_Balloc>
 800d262:	4680      	mov	r8, r0
 800d264:	b928      	cbnz	r0, 800d272 <__multadd+0x5a>
 800d266:	4602      	mov	r2, r0
 800d268:	4b0c      	ldr	r3, [pc, #48]	@ (800d29c <__multadd+0x84>)
 800d26a:	480d      	ldr	r0, [pc, #52]	@ (800d2a0 <__multadd+0x88>)
 800d26c:	21ba      	movs	r1, #186	@ 0xba
 800d26e:	f001 fb71 	bl	800e954 <__assert_func>
 800d272:	6922      	ldr	r2, [r4, #16]
 800d274:	3202      	adds	r2, #2
 800d276:	f104 010c 	add.w	r1, r4, #12
 800d27a:	0092      	lsls	r2, r2, #2
 800d27c:	300c      	adds	r0, #12
 800d27e:	f7ff fbbc 	bl	800c9fa <memcpy>
 800d282:	4621      	mov	r1, r4
 800d284:	4638      	mov	r0, r7
 800d286:	f7ff ffa5 	bl	800d1d4 <_Bfree>
 800d28a:	4644      	mov	r4, r8
 800d28c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d290:	3501      	adds	r5, #1
 800d292:	615e      	str	r6, [r3, #20]
 800d294:	6125      	str	r5, [r4, #16]
 800d296:	4620      	mov	r0, r4
 800d298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d29c:	0800f4a1 	.word	0x0800f4a1
 800d2a0:	0800f529 	.word	0x0800f529

0800d2a4 <__s2b>:
 800d2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2a8:	460c      	mov	r4, r1
 800d2aa:	4615      	mov	r5, r2
 800d2ac:	461f      	mov	r7, r3
 800d2ae:	2209      	movs	r2, #9
 800d2b0:	3308      	adds	r3, #8
 800d2b2:	4606      	mov	r6, r0
 800d2b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2b8:	2100      	movs	r1, #0
 800d2ba:	2201      	movs	r2, #1
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	db09      	blt.n	800d2d4 <__s2b+0x30>
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	f7ff ff47 	bl	800d154 <_Balloc>
 800d2c6:	b940      	cbnz	r0, 800d2da <__s2b+0x36>
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	4b19      	ldr	r3, [pc, #100]	@ (800d330 <__s2b+0x8c>)
 800d2cc:	4819      	ldr	r0, [pc, #100]	@ (800d334 <__s2b+0x90>)
 800d2ce:	21d3      	movs	r1, #211	@ 0xd3
 800d2d0:	f001 fb40 	bl	800e954 <__assert_func>
 800d2d4:	0052      	lsls	r2, r2, #1
 800d2d6:	3101      	adds	r1, #1
 800d2d8:	e7f0      	b.n	800d2bc <__s2b+0x18>
 800d2da:	9b08      	ldr	r3, [sp, #32]
 800d2dc:	6143      	str	r3, [r0, #20]
 800d2de:	2d09      	cmp	r5, #9
 800d2e0:	f04f 0301 	mov.w	r3, #1
 800d2e4:	6103      	str	r3, [r0, #16]
 800d2e6:	dd16      	ble.n	800d316 <__s2b+0x72>
 800d2e8:	f104 0909 	add.w	r9, r4, #9
 800d2ec:	46c8      	mov	r8, r9
 800d2ee:	442c      	add	r4, r5
 800d2f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d2f4:	4601      	mov	r1, r0
 800d2f6:	3b30      	subs	r3, #48	@ 0x30
 800d2f8:	220a      	movs	r2, #10
 800d2fa:	4630      	mov	r0, r6
 800d2fc:	f7ff ff8c 	bl	800d218 <__multadd>
 800d300:	45a0      	cmp	r8, r4
 800d302:	d1f5      	bne.n	800d2f0 <__s2b+0x4c>
 800d304:	f1a5 0408 	sub.w	r4, r5, #8
 800d308:	444c      	add	r4, r9
 800d30a:	1b2d      	subs	r5, r5, r4
 800d30c:	1963      	adds	r3, r4, r5
 800d30e:	42bb      	cmp	r3, r7
 800d310:	db04      	blt.n	800d31c <__s2b+0x78>
 800d312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d316:	340a      	adds	r4, #10
 800d318:	2509      	movs	r5, #9
 800d31a:	e7f6      	b.n	800d30a <__s2b+0x66>
 800d31c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d320:	4601      	mov	r1, r0
 800d322:	3b30      	subs	r3, #48	@ 0x30
 800d324:	220a      	movs	r2, #10
 800d326:	4630      	mov	r0, r6
 800d328:	f7ff ff76 	bl	800d218 <__multadd>
 800d32c:	e7ee      	b.n	800d30c <__s2b+0x68>
 800d32e:	bf00      	nop
 800d330:	0800f4a1 	.word	0x0800f4a1
 800d334:	0800f529 	.word	0x0800f529

0800d338 <__hi0bits>:
 800d338:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d33c:	4603      	mov	r3, r0
 800d33e:	bf36      	itet	cc
 800d340:	0403      	lslcc	r3, r0, #16
 800d342:	2000      	movcs	r0, #0
 800d344:	2010      	movcc	r0, #16
 800d346:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d34a:	bf3c      	itt	cc
 800d34c:	021b      	lslcc	r3, r3, #8
 800d34e:	3008      	addcc	r0, #8
 800d350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d354:	bf3c      	itt	cc
 800d356:	011b      	lslcc	r3, r3, #4
 800d358:	3004      	addcc	r0, #4
 800d35a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d35e:	bf3c      	itt	cc
 800d360:	009b      	lslcc	r3, r3, #2
 800d362:	3002      	addcc	r0, #2
 800d364:	2b00      	cmp	r3, #0
 800d366:	db05      	blt.n	800d374 <__hi0bits+0x3c>
 800d368:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d36c:	f100 0001 	add.w	r0, r0, #1
 800d370:	bf08      	it	eq
 800d372:	2020      	moveq	r0, #32
 800d374:	4770      	bx	lr

0800d376 <__lo0bits>:
 800d376:	6803      	ldr	r3, [r0, #0]
 800d378:	4602      	mov	r2, r0
 800d37a:	f013 0007 	ands.w	r0, r3, #7
 800d37e:	d00b      	beq.n	800d398 <__lo0bits+0x22>
 800d380:	07d9      	lsls	r1, r3, #31
 800d382:	d421      	bmi.n	800d3c8 <__lo0bits+0x52>
 800d384:	0798      	lsls	r0, r3, #30
 800d386:	bf49      	itett	mi
 800d388:	085b      	lsrmi	r3, r3, #1
 800d38a:	089b      	lsrpl	r3, r3, #2
 800d38c:	2001      	movmi	r0, #1
 800d38e:	6013      	strmi	r3, [r2, #0]
 800d390:	bf5c      	itt	pl
 800d392:	6013      	strpl	r3, [r2, #0]
 800d394:	2002      	movpl	r0, #2
 800d396:	4770      	bx	lr
 800d398:	b299      	uxth	r1, r3
 800d39a:	b909      	cbnz	r1, 800d3a0 <__lo0bits+0x2a>
 800d39c:	0c1b      	lsrs	r3, r3, #16
 800d39e:	2010      	movs	r0, #16
 800d3a0:	b2d9      	uxtb	r1, r3
 800d3a2:	b909      	cbnz	r1, 800d3a8 <__lo0bits+0x32>
 800d3a4:	3008      	adds	r0, #8
 800d3a6:	0a1b      	lsrs	r3, r3, #8
 800d3a8:	0719      	lsls	r1, r3, #28
 800d3aa:	bf04      	itt	eq
 800d3ac:	091b      	lsreq	r3, r3, #4
 800d3ae:	3004      	addeq	r0, #4
 800d3b0:	0799      	lsls	r1, r3, #30
 800d3b2:	bf04      	itt	eq
 800d3b4:	089b      	lsreq	r3, r3, #2
 800d3b6:	3002      	addeq	r0, #2
 800d3b8:	07d9      	lsls	r1, r3, #31
 800d3ba:	d403      	bmi.n	800d3c4 <__lo0bits+0x4e>
 800d3bc:	085b      	lsrs	r3, r3, #1
 800d3be:	f100 0001 	add.w	r0, r0, #1
 800d3c2:	d003      	beq.n	800d3cc <__lo0bits+0x56>
 800d3c4:	6013      	str	r3, [r2, #0]
 800d3c6:	4770      	bx	lr
 800d3c8:	2000      	movs	r0, #0
 800d3ca:	4770      	bx	lr
 800d3cc:	2020      	movs	r0, #32
 800d3ce:	4770      	bx	lr

0800d3d0 <__i2b>:
 800d3d0:	b510      	push	{r4, lr}
 800d3d2:	460c      	mov	r4, r1
 800d3d4:	2101      	movs	r1, #1
 800d3d6:	f7ff febd 	bl	800d154 <_Balloc>
 800d3da:	4602      	mov	r2, r0
 800d3dc:	b928      	cbnz	r0, 800d3ea <__i2b+0x1a>
 800d3de:	4b05      	ldr	r3, [pc, #20]	@ (800d3f4 <__i2b+0x24>)
 800d3e0:	4805      	ldr	r0, [pc, #20]	@ (800d3f8 <__i2b+0x28>)
 800d3e2:	f240 1145 	movw	r1, #325	@ 0x145
 800d3e6:	f001 fab5 	bl	800e954 <__assert_func>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	6144      	str	r4, [r0, #20]
 800d3ee:	6103      	str	r3, [r0, #16]
 800d3f0:	bd10      	pop	{r4, pc}
 800d3f2:	bf00      	nop
 800d3f4:	0800f4a1 	.word	0x0800f4a1
 800d3f8:	0800f529 	.word	0x0800f529

0800d3fc <__multiply>:
 800d3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d400:	4614      	mov	r4, r2
 800d402:	690a      	ldr	r2, [r1, #16]
 800d404:	6923      	ldr	r3, [r4, #16]
 800d406:	429a      	cmp	r2, r3
 800d408:	bfa8      	it	ge
 800d40a:	4623      	movge	r3, r4
 800d40c:	460f      	mov	r7, r1
 800d40e:	bfa4      	itt	ge
 800d410:	460c      	movge	r4, r1
 800d412:	461f      	movge	r7, r3
 800d414:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d418:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d41c:	68a3      	ldr	r3, [r4, #8]
 800d41e:	6861      	ldr	r1, [r4, #4]
 800d420:	eb0a 0609 	add.w	r6, sl, r9
 800d424:	42b3      	cmp	r3, r6
 800d426:	b085      	sub	sp, #20
 800d428:	bfb8      	it	lt
 800d42a:	3101      	addlt	r1, #1
 800d42c:	f7ff fe92 	bl	800d154 <_Balloc>
 800d430:	b930      	cbnz	r0, 800d440 <__multiply+0x44>
 800d432:	4602      	mov	r2, r0
 800d434:	4b44      	ldr	r3, [pc, #272]	@ (800d548 <__multiply+0x14c>)
 800d436:	4845      	ldr	r0, [pc, #276]	@ (800d54c <__multiply+0x150>)
 800d438:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d43c:	f001 fa8a 	bl	800e954 <__assert_func>
 800d440:	f100 0514 	add.w	r5, r0, #20
 800d444:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d448:	462b      	mov	r3, r5
 800d44a:	2200      	movs	r2, #0
 800d44c:	4543      	cmp	r3, r8
 800d44e:	d321      	bcc.n	800d494 <__multiply+0x98>
 800d450:	f107 0114 	add.w	r1, r7, #20
 800d454:	f104 0214 	add.w	r2, r4, #20
 800d458:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d45c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d460:	9302      	str	r3, [sp, #8]
 800d462:	1b13      	subs	r3, r2, r4
 800d464:	3b15      	subs	r3, #21
 800d466:	f023 0303 	bic.w	r3, r3, #3
 800d46a:	3304      	adds	r3, #4
 800d46c:	f104 0715 	add.w	r7, r4, #21
 800d470:	42ba      	cmp	r2, r7
 800d472:	bf38      	it	cc
 800d474:	2304      	movcc	r3, #4
 800d476:	9301      	str	r3, [sp, #4]
 800d478:	9b02      	ldr	r3, [sp, #8]
 800d47a:	9103      	str	r1, [sp, #12]
 800d47c:	428b      	cmp	r3, r1
 800d47e:	d80c      	bhi.n	800d49a <__multiply+0x9e>
 800d480:	2e00      	cmp	r6, #0
 800d482:	dd03      	ble.n	800d48c <__multiply+0x90>
 800d484:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d05b      	beq.n	800d544 <__multiply+0x148>
 800d48c:	6106      	str	r6, [r0, #16]
 800d48e:	b005      	add	sp, #20
 800d490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d494:	f843 2b04 	str.w	r2, [r3], #4
 800d498:	e7d8      	b.n	800d44c <__multiply+0x50>
 800d49a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d49e:	f1ba 0f00 	cmp.w	sl, #0
 800d4a2:	d024      	beq.n	800d4ee <__multiply+0xf2>
 800d4a4:	f104 0e14 	add.w	lr, r4, #20
 800d4a8:	46a9      	mov	r9, r5
 800d4aa:	f04f 0c00 	mov.w	ip, #0
 800d4ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d4b2:	f8d9 3000 	ldr.w	r3, [r9]
 800d4b6:	fa1f fb87 	uxth.w	fp, r7
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800d4c0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d4c4:	f8d9 7000 	ldr.w	r7, [r9]
 800d4c8:	4463      	add	r3, ip
 800d4ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d4ce:	fb0a c70b 	mla	r7, sl, fp, ip
 800d4d2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d4d6:	b29b      	uxth	r3, r3
 800d4d8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d4dc:	4572      	cmp	r2, lr
 800d4de:	f849 3b04 	str.w	r3, [r9], #4
 800d4e2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d4e6:	d8e2      	bhi.n	800d4ae <__multiply+0xb2>
 800d4e8:	9b01      	ldr	r3, [sp, #4]
 800d4ea:	f845 c003 	str.w	ip, [r5, r3]
 800d4ee:	9b03      	ldr	r3, [sp, #12]
 800d4f0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d4f4:	3104      	adds	r1, #4
 800d4f6:	f1b9 0f00 	cmp.w	r9, #0
 800d4fa:	d021      	beq.n	800d540 <__multiply+0x144>
 800d4fc:	682b      	ldr	r3, [r5, #0]
 800d4fe:	f104 0c14 	add.w	ip, r4, #20
 800d502:	46ae      	mov	lr, r5
 800d504:	f04f 0a00 	mov.w	sl, #0
 800d508:	f8bc b000 	ldrh.w	fp, [ip]
 800d50c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d510:	fb09 770b 	mla	r7, r9, fp, r7
 800d514:	4457      	add	r7, sl
 800d516:	b29b      	uxth	r3, r3
 800d518:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d51c:	f84e 3b04 	str.w	r3, [lr], #4
 800d520:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d524:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d528:	f8be 3000 	ldrh.w	r3, [lr]
 800d52c:	fb09 330a 	mla	r3, r9, sl, r3
 800d530:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d534:	4562      	cmp	r2, ip
 800d536:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d53a:	d8e5      	bhi.n	800d508 <__multiply+0x10c>
 800d53c:	9f01      	ldr	r7, [sp, #4]
 800d53e:	51eb      	str	r3, [r5, r7]
 800d540:	3504      	adds	r5, #4
 800d542:	e799      	b.n	800d478 <__multiply+0x7c>
 800d544:	3e01      	subs	r6, #1
 800d546:	e79b      	b.n	800d480 <__multiply+0x84>
 800d548:	0800f4a1 	.word	0x0800f4a1
 800d54c:	0800f529 	.word	0x0800f529

0800d550 <__pow5mult>:
 800d550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d554:	4615      	mov	r5, r2
 800d556:	f012 0203 	ands.w	r2, r2, #3
 800d55a:	4607      	mov	r7, r0
 800d55c:	460e      	mov	r6, r1
 800d55e:	d007      	beq.n	800d570 <__pow5mult+0x20>
 800d560:	4c25      	ldr	r4, [pc, #148]	@ (800d5f8 <__pow5mult+0xa8>)
 800d562:	3a01      	subs	r2, #1
 800d564:	2300      	movs	r3, #0
 800d566:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d56a:	f7ff fe55 	bl	800d218 <__multadd>
 800d56e:	4606      	mov	r6, r0
 800d570:	10ad      	asrs	r5, r5, #2
 800d572:	d03d      	beq.n	800d5f0 <__pow5mult+0xa0>
 800d574:	69fc      	ldr	r4, [r7, #28]
 800d576:	b97c      	cbnz	r4, 800d598 <__pow5mult+0x48>
 800d578:	2010      	movs	r0, #16
 800d57a:	f7fe f8bd 	bl	800b6f8 <malloc>
 800d57e:	4602      	mov	r2, r0
 800d580:	61f8      	str	r0, [r7, #28]
 800d582:	b928      	cbnz	r0, 800d590 <__pow5mult+0x40>
 800d584:	4b1d      	ldr	r3, [pc, #116]	@ (800d5fc <__pow5mult+0xac>)
 800d586:	481e      	ldr	r0, [pc, #120]	@ (800d600 <__pow5mult+0xb0>)
 800d588:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d58c:	f001 f9e2 	bl	800e954 <__assert_func>
 800d590:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d594:	6004      	str	r4, [r0, #0]
 800d596:	60c4      	str	r4, [r0, #12]
 800d598:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d59c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d5a0:	b94c      	cbnz	r4, 800d5b6 <__pow5mult+0x66>
 800d5a2:	f240 2171 	movw	r1, #625	@ 0x271
 800d5a6:	4638      	mov	r0, r7
 800d5a8:	f7ff ff12 	bl	800d3d0 <__i2b>
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800d5b2:	4604      	mov	r4, r0
 800d5b4:	6003      	str	r3, [r0, #0]
 800d5b6:	f04f 0900 	mov.w	r9, #0
 800d5ba:	07eb      	lsls	r3, r5, #31
 800d5bc:	d50a      	bpl.n	800d5d4 <__pow5mult+0x84>
 800d5be:	4631      	mov	r1, r6
 800d5c0:	4622      	mov	r2, r4
 800d5c2:	4638      	mov	r0, r7
 800d5c4:	f7ff ff1a 	bl	800d3fc <__multiply>
 800d5c8:	4631      	mov	r1, r6
 800d5ca:	4680      	mov	r8, r0
 800d5cc:	4638      	mov	r0, r7
 800d5ce:	f7ff fe01 	bl	800d1d4 <_Bfree>
 800d5d2:	4646      	mov	r6, r8
 800d5d4:	106d      	asrs	r5, r5, #1
 800d5d6:	d00b      	beq.n	800d5f0 <__pow5mult+0xa0>
 800d5d8:	6820      	ldr	r0, [r4, #0]
 800d5da:	b938      	cbnz	r0, 800d5ec <__pow5mult+0x9c>
 800d5dc:	4622      	mov	r2, r4
 800d5de:	4621      	mov	r1, r4
 800d5e0:	4638      	mov	r0, r7
 800d5e2:	f7ff ff0b 	bl	800d3fc <__multiply>
 800d5e6:	6020      	str	r0, [r4, #0]
 800d5e8:	f8c0 9000 	str.w	r9, [r0]
 800d5ec:	4604      	mov	r4, r0
 800d5ee:	e7e4      	b.n	800d5ba <__pow5mult+0x6a>
 800d5f0:	4630      	mov	r0, r6
 800d5f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5f6:	bf00      	nop
 800d5f8:	0800f584 	.word	0x0800f584
 800d5fc:	0800f512 	.word	0x0800f512
 800d600:	0800f529 	.word	0x0800f529

0800d604 <__lshift>:
 800d604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d608:	460c      	mov	r4, r1
 800d60a:	6849      	ldr	r1, [r1, #4]
 800d60c:	6923      	ldr	r3, [r4, #16]
 800d60e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d612:	68a3      	ldr	r3, [r4, #8]
 800d614:	4607      	mov	r7, r0
 800d616:	4691      	mov	r9, r2
 800d618:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d61c:	f108 0601 	add.w	r6, r8, #1
 800d620:	42b3      	cmp	r3, r6
 800d622:	db0b      	blt.n	800d63c <__lshift+0x38>
 800d624:	4638      	mov	r0, r7
 800d626:	f7ff fd95 	bl	800d154 <_Balloc>
 800d62a:	4605      	mov	r5, r0
 800d62c:	b948      	cbnz	r0, 800d642 <__lshift+0x3e>
 800d62e:	4602      	mov	r2, r0
 800d630:	4b28      	ldr	r3, [pc, #160]	@ (800d6d4 <__lshift+0xd0>)
 800d632:	4829      	ldr	r0, [pc, #164]	@ (800d6d8 <__lshift+0xd4>)
 800d634:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d638:	f001 f98c 	bl	800e954 <__assert_func>
 800d63c:	3101      	adds	r1, #1
 800d63e:	005b      	lsls	r3, r3, #1
 800d640:	e7ee      	b.n	800d620 <__lshift+0x1c>
 800d642:	2300      	movs	r3, #0
 800d644:	f100 0114 	add.w	r1, r0, #20
 800d648:	f100 0210 	add.w	r2, r0, #16
 800d64c:	4618      	mov	r0, r3
 800d64e:	4553      	cmp	r3, sl
 800d650:	db33      	blt.n	800d6ba <__lshift+0xb6>
 800d652:	6920      	ldr	r0, [r4, #16]
 800d654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d658:	f104 0314 	add.w	r3, r4, #20
 800d65c:	f019 091f 	ands.w	r9, r9, #31
 800d660:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d664:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d668:	d02b      	beq.n	800d6c2 <__lshift+0xbe>
 800d66a:	f1c9 0e20 	rsb	lr, r9, #32
 800d66e:	468a      	mov	sl, r1
 800d670:	2200      	movs	r2, #0
 800d672:	6818      	ldr	r0, [r3, #0]
 800d674:	fa00 f009 	lsl.w	r0, r0, r9
 800d678:	4310      	orrs	r0, r2
 800d67a:	f84a 0b04 	str.w	r0, [sl], #4
 800d67e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d682:	459c      	cmp	ip, r3
 800d684:	fa22 f20e 	lsr.w	r2, r2, lr
 800d688:	d8f3      	bhi.n	800d672 <__lshift+0x6e>
 800d68a:	ebac 0304 	sub.w	r3, ip, r4
 800d68e:	3b15      	subs	r3, #21
 800d690:	f023 0303 	bic.w	r3, r3, #3
 800d694:	3304      	adds	r3, #4
 800d696:	f104 0015 	add.w	r0, r4, #21
 800d69a:	4584      	cmp	ip, r0
 800d69c:	bf38      	it	cc
 800d69e:	2304      	movcc	r3, #4
 800d6a0:	50ca      	str	r2, [r1, r3]
 800d6a2:	b10a      	cbz	r2, 800d6a8 <__lshift+0xa4>
 800d6a4:	f108 0602 	add.w	r6, r8, #2
 800d6a8:	3e01      	subs	r6, #1
 800d6aa:	4638      	mov	r0, r7
 800d6ac:	612e      	str	r6, [r5, #16]
 800d6ae:	4621      	mov	r1, r4
 800d6b0:	f7ff fd90 	bl	800d1d4 <_Bfree>
 800d6b4:	4628      	mov	r0, r5
 800d6b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6be:	3301      	adds	r3, #1
 800d6c0:	e7c5      	b.n	800d64e <__lshift+0x4a>
 800d6c2:	3904      	subs	r1, #4
 800d6c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6cc:	459c      	cmp	ip, r3
 800d6ce:	d8f9      	bhi.n	800d6c4 <__lshift+0xc0>
 800d6d0:	e7ea      	b.n	800d6a8 <__lshift+0xa4>
 800d6d2:	bf00      	nop
 800d6d4:	0800f4a1 	.word	0x0800f4a1
 800d6d8:	0800f529 	.word	0x0800f529

0800d6dc <__mcmp>:
 800d6dc:	690a      	ldr	r2, [r1, #16]
 800d6de:	4603      	mov	r3, r0
 800d6e0:	6900      	ldr	r0, [r0, #16]
 800d6e2:	1a80      	subs	r0, r0, r2
 800d6e4:	b530      	push	{r4, r5, lr}
 800d6e6:	d10e      	bne.n	800d706 <__mcmp+0x2a>
 800d6e8:	3314      	adds	r3, #20
 800d6ea:	3114      	adds	r1, #20
 800d6ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d6f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d6f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d6f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d6fc:	4295      	cmp	r5, r2
 800d6fe:	d003      	beq.n	800d708 <__mcmp+0x2c>
 800d700:	d205      	bcs.n	800d70e <__mcmp+0x32>
 800d702:	f04f 30ff 	mov.w	r0, #4294967295
 800d706:	bd30      	pop	{r4, r5, pc}
 800d708:	42a3      	cmp	r3, r4
 800d70a:	d3f3      	bcc.n	800d6f4 <__mcmp+0x18>
 800d70c:	e7fb      	b.n	800d706 <__mcmp+0x2a>
 800d70e:	2001      	movs	r0, #1
 800d710:	e7f9      	b.n	800d706 <__mcmp+0x2a>
	...

0800d714 <__mdiff>:
 800d714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d718:	4689      	mov	r9, r1
 800d71a:	4606      	mov	r6, r0
 800d71c:	4611      	mov	r1, r2
 800d71e:	4648      	mov	r0, r9
 800d720:	4614      	mov	r4, r2
 800d722:	f7ff ffdb 	bl	800d6dc <__mcmp>
 800d726:	1e05      	subs	r5, r0, #0
 800d728:	d112      	bne.n	800d750 <__mdiff+0x3c>
 800d72a:	4629      	mov	r1, r5
 800d72c:	4630      	mov	r0, r6
 800d72e:	f7ff fd11 	bl	800d154 <_Balloc>
 800d732:	4602      	mov	r2, r0
 800d734:	b928      	cbnz	r0, 800d742 <__mdiff+0x2e>
 800d736:	4b3f      	ldr	r3, [pc, #252]	@ (800d834 <__mdiff+0x120>)
 800d738:	f240 2137 	movw	r1, #567	@ 0x237
 800d73c:	483e      	ldr	r0, [pc, #248]	@ (800d838 <__mdiff+0x124>)
 800d73e:	f001 f909 	bl	800e954 <__assert_func>
 800d742:	2301      	movs	r3, #1
 800d744:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d748:	4610      	mov	r0, r2
 800d74a:	b003      	add	sp, #12
 800d74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d750:	bfbc      	itt	lt
 800d752:	464b      	movlt	r3, r9
 800d754:	46a1      	movlt	r9, r4
 800d756:	4630      	mov	r0, r6
 800d758:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d75c:	bfba      	itte	lt
 800d75e:	461c      	movlt	r4, r3
 800d760:	2501      	movlt	r5, #1
 800d762:	2500      	movge	r5, #0
 800d764:	f7ff fcf6 	bl	800d154 <_Balloc>
 800d768:	4602      	mov	r2, r0
 800d76a:	b918      	cbnz	r0, 800d774 <__mdiff+0x60>
 800d76c:	4b31      	ldr	r3, [pc, #196]	@ (800d834 <__mdiff+0x120>)
 800d76e:	f240 2145 	movw	r1, #581	@ 0x245
 800d772:	e7e3      	b.n	800d73c <__mdiff+0x28>
 800d774:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d778:	6926      	ldr	r6, [r4, #16]
 800d77a:	60c5      	str	r5, [r0, #12]
 800d77c:	f109 0310 	add.w	r3, r9, #16
 800d780:	f109 0514 	add.w	r5, r9, #20
 800d784:	f104 0e14 	add.w	lr, r4, #20
 800d788:	f100 0b14 	add.w	fp, r0, #20
 800d78c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d790:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d794:	9301      	str	r3, [sp, #4]
 800d796:	46d9      	mov	r9, fp
 800d798:	f04f 0c00 	mov.w	ip, #0
 800d79c:	9b01      	ldr	r3, [sp, #4]
 800d79e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d7a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d7a6:	9301      	str	r3, [sp, #4]
 800d7a8:	fa1f f38a 	uxth.w	r3, sl
 800d7ac:	4619      	mov	r1, r3
 800d7ae:	b283      	uxth	r3, r0
 800d7b0:	1acb      	subs	r3, r1, r3
 800d7b2:	0c00      	lsrs	r0, r0, #16
 800d7b4:	4463      	add	r3, ip
 800d7b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d7ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d7c4:	4576      	cmp	r6, lr
 800d7c6:	f849 3b04 	str.w	r3, [r9], #4
 800d7ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7ce:	d8e5      	bhi.n	800d79c <__mdiff+0x88>
 800d7d0:	1b33      	subs	r3, r6, r4
 800d7d2:	3b15      	subs	r3, #21
 800d7d4:	f023 0303 	bic.w	r3, r3, #3
 800d7d8:	3415      	adds	r4, #21
 800d7da:	3304      	adds	r3, #4
 800d7dc:	42a6      	cmp	r6, r4
 800d7de:	bf38      	it	cc
 800d7e0:	2304      	movcc	r3, #4
 800d7e2:	441d      	add	r5, r3
 800d7e4:	445b      	add	r3, fp
 800d7e6:	461e      	mov	r6, r3
 800d7e8:	462c      	mov	r4, r5
 800d7ea:	4544      	cmp	r4, r8
 800d7ec:	d30e      	bcc.n	800d80c <__mdiff+0xf8>
 800d7ee:	f108 0103 	add.w	r1, r8, #3
 800d7f2:	1b49      	subs	r1, r1, r5
 800d7f4:	f021 0103 	bic.w	r1, r1, #3
 800d7f8:	3d03      	subs	r5, #3
 800d7fa:	45a8      	cmp	r8, r5
 800d7fc:	bf38      	it	cc
 800d7fe:	2100      	movcc	r1, #0
 800d800:	440b      	add	r3, r1
 800d802:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d806:	b191      	cbz	r1, 800d82e <__mdiff+0x11a>
 800d808:	6117      	str	r7, [r2, #16]
 800d80a:	e79d      	b.n	800d748 <__mdiff+0x34>
 800d80c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d810:	46e6      	mov	lr, ip
 800d812:	0c08      	lsrs	r0, r1, #16
 800d814:	fa1c fc81 	uxtah	ip, ip, r1
 800d818:	4471      	add	r1, lr
 800d81a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d81e:	b289      	uxth	r1, r1
 800d820:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d824:	f846 1b04 	str.w	r1, [r6], #4
 800d828:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d82c:	e7dd      	b.n	800d7ea <__mdiff+0xd6>
 800d82e:	3f01      	subs	r7, #1
 800d830:	e7e7      	b.n	800d802 <__mdiff+0xee>
 800d832:	bf00      	nop
 800d834:	0800f4a1 	.word	0x0800f4a1
 800d838:	0800f529 	.word	0x0800f529

0800d83c <__ulp>:
 800d83c:	b082      	sub	sp, #8
 800d83e:	ed8d 0b00 	vstr	d0, [sp]
 800d842:	9a01      	ldr	r2, [sp, #4]
 800d844:	4b0f      	ldr	r3, [pc, #60]	@ (800d884 <__ulp+0x48>)
 800d846:	4013      	ands	r3, r2
 800d848:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	dc08      	bgt.n	800d862 <__ulp+0x26>
 800d850:	425b      	negs	r3, r3
 800d852:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d856:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d85a:	da04      	bge.n	800d866 <__ulp+0x2a>
 800d85c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d860:	4113      	asrs	r3, r2
 800d862:	2200      	movs	r2, #0
 800d864:	e008      	b.n	800d878 <__ulp+0x3c>
 800d866:	f1a2 0314 	sub.w	r3, r2, #20
 800d86a:	2b1e      	cmp	r3, #30
 800d86c:	bfda      	itte	le
 800d86e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d872:	40da      	lsrle	r2, r3
 800d874:	2201      	movgt	r2, #1
 800d876:	2300      	movs	r3, #0
 800d878:	4619      	mov	r1, r3
 800d87a:	4610      	mov	r0, r2
 800d87c:	ec41 0b10 	vmov	d0, r0, r1
 800d880:	b002      	add	sp, #8
 800d882:	4770      	bx	lr
 800d884:	7ff00000 	.word	0x7ff00000

0800d888 <__b2d>:
 800d888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d88c:	6906      	ldr	r6, [r0, #16]
 800d88e:	f100 0814 	add.w	r8, r0, #20
 800d892:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d896:	1f37      	subs	r7, r6, #4
 800d898:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d89c:	4610      	mov	r0, r2
 800d89e:	f7ff fd4b 	bl	800d338 <__hi0bits>
 800d8a2:	f1c0 0320 	rsb	r3, r0, #32
 800d8a6:	280a      	cmp	r0, #10
 800d8a8:	600b      	str	r3, [r1, #0]
 800d8aa:	491b      	ldr	r1, [pc, #108]	@ (800d918 <__b2d+0x90>)
 800d8ac:	dc15      	bgt.n	800d8da <__b2d+0x52>
 800d8ae:	f1c0 0c0b 	rsb	ip, r0, #11
 800d8b2:	fa22 f30c 	lsr.w	r3, r2, ip
 800d8b6:	45b8      	cmp	r8, r7
 800d8b8:	ea43 0501 	orr.w	r5, r3, r1
 800d8bc:	bf34      	ite	cc
 800d8be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d8c2:	2300      	movcs	r3, #0
 800d8c4:	3015      	adds	r0, #21
 800d8c6:	fa02 f000 	lsl.w	r0, r2, r0
 800d8ca:	fa23 f30c 	lsr.w	r3, r3, ip
 800d8ce:	4303      	orrs	r3, r0
 800d8d0:	461c      	mov	r4, r3
 800d8d2:	ec45 4b10 	vmov	d0, r4, r5
 800d8d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8da:	45b8      	cmp	r8, r7
 800d8dc:	bf3a      	itte	cc
 800d8de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d8e2:	f1a6 0708 	subcc.w	r7, r6, #8
 800d8e6:	2300      	movcs	r3, #0
 800d8e8:	380b      	subs	r0, #11
 800d8ea:	d012      	beq.n	800d912 <__b2d+0x8a>
 800d8ec:	f1c0 0120 	rsb	r1, r0, #32
 800d8f0:	fa23 f401 	lsr.w	r4, r3, r1
 800d8f4:	4082      	lsls	r2, r0
 800d8f6:	4322      	orrs	r2, r4
 800d8f8:	4547      	cmp	r7, r8
 800d8fa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d8fe:	bf8c      	ite	hi
 800d900:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d904:	2200      	movls	r2, #0
 800d906:	4083      	lsls	r3, r0
 800d908:	40ca      	lsrs	r2, r1
 800d90a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d90e:	4313      	orrs	r3, r2
 800d910:	e7de      	b.n	800d8d0 <__b2d+0x48>
 800d912:	ea42 0501 	orr.w	r5, r2, r1
 800d916:	e7db      	b.n	800d8d0 <__b2d+0x48>
 800d918:	3ff00000 	.word	0x3ff00000

0800d91c <__d2b>:
 800d91c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d920:	460f      	mov	r7, r1
 800d922:	2101      	movs	r1, #1
 800d924:	ec59 8b10 	vmov	r8, r9, d0
 800d928:	4616      	mov	r6, r2
 800d92a:	f7ff fc13 	bl	800d154 <_Balloc>
 800d92e:	4604      	mov	r4, r0
 800d930:	b930      	cbnz	r0, 800d940 <__d2b+0x24>
 800d932:	4602      	mov	r2, r0
 800d934:	4b23      	ldr	r3, [pc, #140]	@ (800d9c4 <__d2b+0xa8>)
 800d936:	4824      	ldr	r0, [pc, #144]	@ (800d9c8 <__d2b+0xac>)
 800d938:	f240 310f 	movw	r1, #783	@ 0x30f
 800d93c:	f001 f80a 	bl	800e954 <__assert_func>
 800d940:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d944:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d948:	b10d      	cbz	r5, 800d94e <__d2b+0x32>
 800d94a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d94e:	9301      	str	r3, [sp, #4]
 800d950:	f1b8 0300 	subs.w	r3, r8, #0
 800d954:	d023      	beq.n	800d99e <__d2b+0x82>
 800d956:	4668      	mov	r0, sp
 800d958:	9300      	str	r3, [sp, #0]
 800d95a:	f7ff fd0c 	bl	800d376 <__lo0bits>
 800d95e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d962:	b1d0      	cbz	r0, 800d99a <__d2b+0x7e>
 800d964:	f1c0 0320 	rsb	r3, r0, #32
 800d968:	fa02 f303 	lsl.w	r3, r2, r3
 800d96c:	430b      	orrs	r3, r1
 800d96e:	40c2      	lsrs	r2, r0
 800d970:	6163      	str	r3, [r4, #20]
 800d972:	9201      	str	r2, [sp, #4]
 800d974:	9b01      	ldr	r3, [sp, #4]
 800d976:	61a3      	str	r3, [r4, #24]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	bf0c      	ite	eq
 800d97c:	2201      	moveq	r2, #1
 800d97e:	2202      	movne	r2, #2
 800d980:	6122      	str	r2, [r4, #16]
 800d982:	b1a5      	cbz	r5, 800d9ae <__d2b+0x92>
 800d984:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d988:	4405      	add	r5, r0
 800d98a:	603d      	str	r5, [r7, #0]
 800d98c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d990:	6030      	str	r0, [r6, #0]
 800d992:	4620      	mov	r0, r4
 800d994:	b003      	add	sp, #12
 800d996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d99a:	6161      	str	r1, [r4, #20]
 800d99c:	e7ea      	b.n	800d974 <__d2b+0x58>
 800d99e:	a801      	add	r0, sp, #4
 800d9a0:	f7ff fce9 	bl	800d376 <__lo0bits>
 800d9a4:	9b01      	ldr	r3, [sp, #4]
 800d9a6:	6163      	str	r3, [r4, #20]
 800d9a8:	3020      	adds	r0, #32
 800d9aa:	2201      	movs	r2, #1
 800d9ac:	e7e8      	b.n	800d980 <__d2b+0x64>
 800d9ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d9b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d9b6:	6038      	str	r0, [r7, #0]
 800d9b8:	6918      	ldr	r0, [r3, #16]
 800d9ba:	f7ff fcbd 	bl	800d338 <__hi0bits>
 800d9be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d9c2:	e7e5      	b.n	800d990 <__d2b+0x74>
 800d9c4:	0800f4a1 	.word	0x0800f4a1
 800d9c8:	0800f529 	.word	0x0800f529

0800d9cc <__ratio>:
 800d9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9d0:	b085      	sub	sp, #20
 800d9d2:	e9cd 1000 	strd	r1, r0, [sp]
 800d9d6:	a902      	add	r1, sp, #8
 800d9d8:	f7ff ff56 	bl	800d888 <__b2d>
 800d9dc:	9800      	ldr	r0, [sp, #0]
 800d9de:	a903      	add	r1, sp, #12
 800d9e0:	ec55 4b10 	vmov	r4, r5, d0
 800d9e4:	f7ff ff50 	bl	800d888 <__b2d>
 800d9e8:	9b01      	ldr	r3, [sp, #4]
 800d9ea:	6919      	ldr	r1, [r3, #16]
 800d9ec:	9b00      	ldr	r3, [sp, #0]
 800d9ee:	691b      	ldr	r3, [r3, #16]
 800d9f0:	1ac9      	subs	r1, r1, r3
 800d9f2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d9f6:	1a9b      	subs	r3, r3, r2
 800d9f8:	ec5b ab10 	vmov	sl, fp, d0
 800d9fc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800da00:	2b00      	cmp	r3, #0
 800da02:	bfce      	itee	gt
 800da04:	462a      	movgt	r2, r5
 800da06:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800da0a:	465a      	movle	r2, fp
 800da0c:	462f      	mov	r7, r5
 800da0e:	46d9      	mov	r9, fp
 800da10:	bfcc      	ite	gt
 800da12:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800da16:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800da1a:	464b      	mov	r3, r9
 800da1c:	4652      	mov	r2, sl
 800da1e:	4620      	mov	r0, r4
 800da20:	4639      	mov	r1, r7
 800da22:	f7f2 ff23 	bl	800086c <__aeabi_ddiv>
 800da26:	ec41 0b10 	vmov	d0, r0, r1
 800da2a:	b005      	add	sp, #20
 800da2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da30 <__copybits>:
 800da30:	3901      	subs	r1, #1
 800da32:	b570      	push	{r4, r5, r6, lr}
 800da34:	1149      	asrs	r1, r1, #5
 800da36:	6914      	ldr	r4, [r2, #16]
 800da38:	3101      	adds	r1, #1
 800da3a:	f102 0314 	add.w	r3, r2, #20
 800da3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800da42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800da46:	1f05      	subs	r5, r0, #4
 800da48:	42a3      	cmp	r3, r4
 800da4a:	d30c      	bcc.n	800da66 <__copybits+0x36>
 800da4c:	1aa3      	subs	r3, r4, r2
 800da4e:	3b11      	subs	r3, #17
 800da50:	f023 0303 	bic.w	r3, r3, #3
 800da54:	3211      	adds	r2, #17
 800da56:	42a2      	cmp	r2, r4
 800da58:	bf88      	it	hi
 800da5a:	2300      	movhi	r3, #0
 800da5c:	4418      	add	r0, r3
 800da5e:	2300      	movs	r3, #0
 800da60:	4288      	cmp	r0, r1
 800da62:	d305      	bcc.n	800da70 <__copybits+0x40>
 800da64:	bd70      	pop	{r4, r5, r6, pc}
 800da66:	f853 6b04 	ldr.w	r6, [r3], #4
 800da6a:	f845 6f04 	str.w	r6, [r5, #4]!
 800da6e:	e7eb      	b.n	800da48 <__copybits+0x18>
 800da70:	f840 3b04 	str.w	r3, [r0], #4
 800da74:	e7f4      	b.n	800da60 <__copybits+0x30>

0800da76 <__any_on>:
 800da76:	f100 0214 	add.w	r2, r0, #20
 800da7a:	6900      	ldr	r0, [r0, #16]
 800da7c:	114b      	asrs	r3, r1, #5
 800da7e:	4298      	cmp	r0, r3
 800da80:	b510      	push	{r4, lr}
 800da82:	db11      	blt.n	800daa8 <__any_on+0x32>
 800da84:	dd0a      	ble.n	800da9c <__any_on+0x26>
 800da86:	f011 011f 	ands.w	r1, r1, #31
 800da8a:	d007      	beq.n	800da9c <__any_on+0x26>
 800da8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800da90:	fa24 f001 	lsr.w	r0, r4, r1
 800da94:	fa00 f101 	lsl.w	r1, r0, r1
 800da98:	428c      	cmp	r4, r1
 800da9a:	d10b      	bne.n	800dab4 <__any_on+0x3e>
 800da9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800daa0:	4293      	cmp	r3, r2
 800daa2:	d803      	bhi.n	800daac <__any_on+0x36>
 800daa4:	2000      	movs	r0, #0
 800daa6:	bd10      	pop	{r4, pc}
 800daa8:	4603      	mov	r3, r0
 800daaa:	e7f7      	b.n	800da9c <__any_on+0x26>
 800daac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dab0:	2900      	cmp	r1, #0
 800dab2:	d0f5      	beq.n	800daa0 <__any_on+0x2a>
 800dab4:	2001      	movs	r0, #1
 800dab6:	e7f6      	b.n	800daa6 <__any_on+0x30>

0800dab8 <_malloc_usable_size_r>:
 800dab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dabc:	1f18      	subs	r0, r3, #4
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	bfbc      	itt	lt
 800dac2:	580b      	ldrlt	r3, [r1, r0]
 800dac4:	18c0      	addlt	r0, r0, r3
 800dac6:	4770      	bx	lr

0800dac8 <__ascii_wctomb>:
 800dac8:	4603      	mov	r3, r0
 800daca:	4608      	mov	r0, r1
 800dacc:	b141      	cbz	r1, 800dae0 <__ascii_wctomb+0x18>
 800dace:	2aff      	cmp	r2, #255	@ 0xff
 800dad0:	d904      	bls.n	800dadc <__ascii_wctomb+0x14>
 800dad2:	228a      	movs	r2, #138	@ 0x8a
 800dad4:	601a      	str	r2, [r3, #0]
 800dad6:	f04f 30ff 	mov.w	r0, #4294967295
 800dada:	4770      	bx	lr
 800dadc:	700a      	strb	r2, [r1, #0]
 800dade:	2001      	movs	r0, #1
 800dae0:	4770      	bx	lr

0800dae2 <__ssputs_r>:
 800dae2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dae6:	688e      	ldr	r6, [r1, #8]
 800dae8:	461f      	mov	r7, r3
 800daea:	42be      	cmp	r6, r7
 800daec:	680b      	ldr	r3, [r1, #0]
 800daee:	4682      	mov	sl, r0
 800daf0:	460c      	mov	r4, r1
 800daf2:	4690      	mov	r8, r2
 800daf4:	d82d      	bhi.n	800db52 <__ssputs_r+0x70>
 800daf6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dafa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dafe:	d026      	beq.n	800db4e <__ssputs_r+0x6c>
 800db00:	6965      	ldr	r5, [r4, #20]
 800db02:	6909      	ldr	r1, [r1, #16]
 800db04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db08:	eba3 0901 	sub.w	r9, r3, r1
 800db0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db10:	1c7b      	adds	r3, r7, #1
 800db12:	444b      	add	r3, r9
 800db14:	106d      	asrs	r5, r5, #1
 800db16:	429d      	cmp	r5, r3
 800db18:	bf38      	it	cc
 800db1a:	461d      	movcc	r5, r3
 800db1c:	0553      	lsls	r3, r2, #21
 800db1e:	d527      	bpl.n	800db70 <__ssputs_r+0x8e>
 800db20:	4629      	mov	r1, r5
 800db22:	f7fd fe1b 	bl	800b75c <_malloc_r>
 800db26:	4606      	mov	r6, r0
 800db28:	b360      	cbz	r0, 800db84 <__ssputs_r+0xa2>
 800db2a:	6921      	ldr	r1, [r4, #16]
 800db2c:	464a      	mov	r2, r9
 800db2e:	f7fe ff64 	bl	800c9fa <memcpy>
 800db32:	89a3      	ldrh	r3, [r4, #12]
 800db34:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800db38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db3c:	81a3      	strh	r3, [r4, #12]
 800db3e:	6126      	str	r6, [r4, #16]
 800db40:	6165      	str	r5, [r4, #20]
 800db42:	444e      	add	r6, r9
 800db44:	eba5 0509 	sub.w	r5, r5, r9
 800db48:	6026      	str	r6, [r4, #0]
 800db4a:	60a5      	str	r5, [r4, #8]
 800db4c:	463e      	mov	r6, r7
 800db4e:	42be      	cmp	r6, r7
 800db50:	d900      	bls.n	800db54 <__ssputs_r+0x72>
 800db52:	463e      	mov	r6, r7
 800db54:	6820      	ldr	r0, [r4, #0]
 800db56:	4632      	mov	r2, r6
 800db58:	4641      	mov	r1, r8
 800db5a:	f000 fee0 	bl	800e91e <memmove>
 800db5e:	68a3      	ldr	r3, [r4, #8]
 800db60:	1b9b      	subs	r3, r3, r6
 800db62:	60a3      	str	r3, [r4, #8]
 800db64:	6823      	ldr	r3, [r4, #0]
 800db66:	4433      	add	r3, r6
 800db68:	6023      	str	r3, [r4, #0]
 800db6a:	2000      	movs	r0, #0
 800db6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db70:	462a      	mov	r2, r5
 800db72:	f7fd fe87 	bl	800b884 <_realloc_r>
 800db76:	4606      	mov	r6, r0
 800db78:	2800      	cmp	r0, #0
 800db7a:	d1e0      	bne.n	800db3e <__ssputs_r+0x5c>
 800db7c:	6921      	ldr	r1, [r4, #16]
 800db7e:	4650      	mov	r0, sl
 800db80:	f7fe ff52 	bl	800ca28 <_free_r>
 800db84:	230c      	movs	r3, #12
 800db86:	f8ca 3000 	str.w	r3, [sl]
 800db8a:	89a3      	ldrh	r3, [r4, #12]
 800db8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db90:	81a3      	strh	r3, [r4, #12]
 800db92:	f04f 30ff 	mov.w	r0, #4294967295
 800db96:	e7e9      	b.n	800db6c <__ssputs_r+0x8a>

0800db98 <_svfiprintf_r>:
 800db98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db9c:	4698      	mov	r8, r3
 800db9e:	898b      	ldrh	r3, [r1, #12]
 800dba0:	061b      	lsls	r3, r3, #24
 800dba2:	b09d      	sub	sp, #116	@ 0x74
 800dba4:	4607      	mov	r7, r0
 800dba6:	460d      	mov	r5, r1
 800dba8:	4614      	mov	r4, r2
 800dbaa:	d510      	bpl.n	800dbce <_svfiprintf_r+0x36>
 800dbac:	690b      	ldr	r3, [r1, #16]
 800dbae:	b973      	cbnz	r3, 800dbce <_svfiprintf_r+0x36>
 800dbb0:	2140      	movs	r1, #64	@ 0x40
 800dbb2:	f7fd fdd3 	bl	800b75c <_malloc_r>
 800dbb6:	6028      	str	r0, [r5, #0]
 800dbb8:	6128      	str	r0, [r5, #16]
 800dbba:	b930      	cbnz	r0, 800dbca <_svfiprintf_r+0x32>
 800dbbc:	230c      	movs	r3, #12
 800dbbe:	603b      	str	r3, [r7, #0]
 800dbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800dbc4:	b01d      	add	sp, #116	@ 0x74
 800dbc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbca:	2340      	movs	r3, #64	@ 0x40
 800dbcc:	616b      	str	r3, [r5, #20]
 800dbce:	2300      	movs	r3, #0
 800dbd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbd2:	2320      	movs	r3, #32
 800dbd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dbd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800dbdc:	2330      	movs	r3, #48	@ 0x30
 800dbde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800dd7c <_svfiprintf_r+0x1e4>
 800dbe2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dbe6:	f04f 0901 	mov.w	r9, #1
 800dbea:	4623      	mov	r3, r4
 800dbec:	469a      	mov	sl, r3
 800dbee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dbf2:	b10a      	cbz	r2, 800dbf8 <_svfiprintf_r+0x60>
 800dbf4:	2a25      	cmp	r2, #37	@ 0x25
 800dbf6:	d1f9      	bne.n	800dbec <_svfiprintf_r+0x54>
 800dbf8:	ebba 0b04 	subs.w	fp, sl, r4
 800dbfc:	d00b      	beq.n	800dc16 <_svfiprintf_r+0x7e>
 800dbfe:	465b      	mov	r3, fp
 800dc00:	4622      	mov	r2, r4
 800dc02:	4629      	mov	r1, r5
 800dc04:	4638      	mov	r0, r7
 800dc06:	f7ff ff6c 	bl	800dae2 <__ssputs_r>
 800dc0a:	3001      	adds	r0, #1
 800dc0c:	f000 80a7 	beq.w	800dd5e <_svfiprintf_r+0x1c6>
 800dc10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc12:	445a      	add	r2, fp
 800dc14:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc16:	f89a 3000 	ldrb.w	r3, [sl]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f000 809f 	beq.w	800dd5e <_svfiprintf_r+0x1c6>
 800dc20:	2300      	movs	r3, #0
 800dc22:	f04f 32ff 	mov.w	r2, #4294967295
 800dc26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc2a:	f10a 0a01 	add.w	sl, sl, #1
 800dc2e:	9304      	str	r3, [sp, #16]
 800dc30:	9307      	str	r3, [sp, #28]
 800dc32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc36:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc38:	4654      	mov	r4, sl
 800dc3a:	2205      	movs	r2, #5
 800dc3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc40:	484e      	ldr	r0, [pc, #312]	@ (800dd7c <_svfiprintf_r+0x1e4>)
 800dc42:	f7f2 fadd 	bl	8000200 <memchr>
 800dc46:	9a04      	ldr	r2, [sp, #16]
 800dc48:	b9d8      	cbnz	r0, 800dc82 <_svfiprintf_r+0xea>
 800dc4a:	06d0      	lsls	r0, r2, #27
 800dc4c:	bf44      	itt	mi
 800dc4e:	2320      	movmi	r3, #32
 800dc50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc54:	0711      	lsls	r1, r2, #28
 800dc56:	bf44      	itt	mi
 800dc58:	232b      	movmi	r3, #43	@ 0x2b
 800dc5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc5e:	f89a 3000 	ldrb.w	r3, [sl]
 800dc62:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc64:	d015      	beq.n	800dc92 <_svfiprintf_r+0xfa>
 800dc66:	9a07      	ldr	r2, [sp, #28]
 800dc68:	4654      	mov	r4, sl
 800dc6a:	2000      	movs	r0, #0
 800dc6c:	f04f 0c0a 	mov.w	ip, #10
 800dc70:	4621      	mov	r1, r4
 800dc72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dc76:	3b30      	subs	r3, #48	@ 0x30
 800dc78:	2b09      	cmp	r3, #9
 800dc7a:	d94b      	bls.n	800dd14 <_svfiprintf_r+0x17c>
 800dc7c:	b1b0      	cbz	r0, 800dcac <_svfiprintf_r+0x114>
 800dc7e:	9207      	str	r2, [sp, #28]
 800dc80:	e014      	b.n	800dcac <_svfiprintf_r+0x114>
 800dc82:	eba0 0308 	sub.w	r3, r0, r8
 800dc86:	fa09 f303 	lsl.w	r3, r9, r3
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	9304      	str	r3, [sp, #16]
 800dc8e:	46a2      	mov	sl, r4
 800dc90:	e7d2      	b.n	800dc38 <_svfiprintf_r+0xa0>
 800dc92:	9b03      	ldr	r3, [sp, #12]
 800dc94:	1d19      	adds	r1, r3, #4
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	9103      	str	r1, [sp, #12]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	bfbb      	ittet	lt
 800dc9e:	425b      	neglt	r3, r3
 800dca0:	f042 0202 	orrlt.w	r2, r2, #2
 800dca4:	9307      	strge	r3, [sp, #28]
 800dca6:	9307      	strlt	r3, [sp, #28]
 800dca8:	bfb8      	it	lt
 800dcaa:	9204      	strlt	r2, [sp, #16]
 800dcac:	7823      	ldrb	r3, [r4, #0]
 800dcae:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcb0:	d10a      	bne.n	800dcc8 <_svfiprintf_r+0x130>
 800dcb2:	7863      	ldrb	r3, [r4, #1]
 800dcb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcb6:	d132      	bne.n	800dd1e <_svfiprintf_r+0x186>
 800dcb8:	9b03      	ldr	r3, [sp, #12]
 800dcba:	1d1a      	adds	r2, r3, #4
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	9203      	str	r2, [sp, #12]
 800dcc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dcc4:	3402      	adds	r4, #2
 800dcc6:	9305      	str	r3, [sp, #20]
 800dcc8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dd8c <_svfiprintf_r+0x1f4>
 800dccc:	7821      	ldrb	r1, [r4, #0]
 800dcce:	2203      	movs	r2, #3
 800dcd0:	4650      	mov	r0, sl
 800dcd2:	f7f2 fa95 	bl	8000200 <memchr>
 800dcd6:	b138      	cbz	r0, 800dce8 <_svfiprintf_r+0x150>
 800dcd8:	9b04      	ldr	r3, [sp, #16]
 800dcda:	eba0 000a 	sub.w	r0, r0, sl
 800dcde:	2240      	movs	r2, #64	@ 0x40
 800dce0:	4082      	lsls	r2, r0
 800dce2:	4313      	orrs	r3, r2
 800dce4:	3401      	adds	r4, #1
 800dce6:	9304      	str	r3, [sp, #16]
 800dce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcec:	4824      	ldr	r0, [pc, #144]	@ (800dd80 <_svfiprintf_r+0x1e8>)
 800dcee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dcf2:	2206      	movs	r2, #6
 800dcf4:	f7f2 fa84 	bl	8000200 <memchr>
 800dcf8:	2800      	cmp	r0, #0
 800dcfa:	d036      	beq.n	800dd6a <_svfiprintf_r+0x1d2>
 800dcfc:	4b21      	ldr	r3, [pc, #132]	@ (800dd84 <_svfiprintf_r+0x1ec>)
 800dcfe:	bb1b      	cbnz	r3, 800dd48 <_svfiprintf_r+0x1b0>
 800dd00:	9b03      	ldr	r3, [sp, #12]
 800dd02:	3307      	adds	r3, #7
 800dd04:	f023 0307 	bic.w	r3, r3, #7
 800dd08:	3308      	adds	r3, #8
 800dd0a:	9303      	str	r3, [sp, #12]
 800dd0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd0e:	4433      	add	r3, r6
 800dd10:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd12:	e76a      	b.n	800dbea <_svfiprintf_r+0x52>
 800dd14:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd18:	460c      	mov	r4, r1
 800dd1a:	2001      	movs	r0, #1
 800dd1c:	e7a8      	b.n	800dc70 <_svfiprintf_r+0xd8>
 800dd1e:	2300      	movs	r3, #0
 800dd20:	3401      	adds	r4, #1
 800dd22:	9305      	str	r3, [sp, #20]
 800dd24:	4619      	mov	r1, r3
 800dd26:	f04f 0c0a 	mov.w	ip, #10
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd30:	3a30      	subs	r2, #48	@ 0x30
 800dd32:	2a09      	cmp	r2, #9
 800dd34:	d903      	bls.n	800dd3e <_svfiprintf_r+0x1a6>
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d0c6      	beq.n	800dcc8 <_svfiprintf_r+0x130>
 800dd3a:	9105      	str	r1, [sp, #20]
 800dd3c:	e7c4      	b.n	800dcc8 <_svfiprintf_r+0x130>
 800dd3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd42:	4604      	mov	r4, r0
 800dd44:	2301      	movs	r3, #1
 800dd46:	e7f0      	b.n	800dd2a <_svfiprintf_r+0x192>
 800dd48:	ab03      	add	r3, sp, #12
 800dd4a:	9300      	str	r3, [sp, #0]
 800dd4c:	462a      	mov	r2, r5
 800dd4e:	4b0e      	ldr	r3, [pc, #56]	@ (800dd88 <_svfiprintf_r+0x1f0>)
 800dd50:	a904      	add	r1, sp, #16
 800dd52:	4638      	mov	r0, r7
 800dd54:	f3af 8000 	nop.w
 800dd58:	1c42      	adds	r2, r0, #1
 800dd5a:	4606      	mov	r6, r0
 800dd5c:	d1d6      	bne.n	800dd0c <_svfiprintf_r+0x174>
 800dd5e:	89ab      	ldrh	r3, [r5, #12]
 800dd60:	065b      	lsls	r3, r3, #25
 800dd62:	f53f af2d 	bmi.w	800dbc0 <_svfiprintf_r+0x28>
 800dd66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dd68:	e72c      	b.n	800dbc4 <_svfiprintf_r+0x2c>
 800dd6a:	ab03      	add	r3, sp, #12
 800dd6c:	9300      	str	r3, [sp, #0]
 800dd6e:	462a      	mov	r2, r5
 800dd70:	4b05      	ldr	r3, [pc, #20]	@ (800dd88 <_svfiprintf_r+0x1f0>)
 800dd72:	a904      	add	r1, sp, #16
 800dd74:	4638      	mov	r0, r7
 800dd76:	f000 fa45 	bl	800e204 <_printf_i>
 800dd7a:	e7ed      	b.n	800dd58 <_svfiprintf_r+0x1c0>
 800dd7c:	0800f680 	.word	0x0800f680
 800dd80:	0800f68a 	.word	0x0800f68a
 800dd84:	00000000 	.word	0x00000000
 800dd88:	0800dae3 	.word	0x0800dae3
 800dd8c:	0800f686 	.word	0x0800f686

0800dd90 <_sungetc_r>:
 800dd90:	b538      	push	{r3, r4, r5, lr}
 800dd92:	1c4b      	adds	r3, r1, #1
 800dd94:	4614      	mov	r4, r2
 800dd96:	d103      	bne.n	800dda0 <_sungetc_r+0x10>
 800dd98:	f04f 35ff 	mov.w	r5, #4294967295
 800dd9c:	4628      	mov	r0, r5
 800dd9e:	bd38      	pop	{r3, r4, r5, pc}
 800dda0:	8993      	ldrh	r3, [r2, #12]
 800dda2:	f023 0320 	bic.w	r3, r3, #32
 800dda6:	8193      	strh	r3, [r2, #12]
 800dda8:	6853      	ldr	r3, [r2, #4]
 800ddaa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ddac:	b2cd      	uxtb	r5, r1
 800ddae:	b18a      	cbz	r2, 800ddd4 <_sungetc_r+0x44>
 800ddb0:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ddb2:	429a      	cmp	r2, r3
 800ddb4:	dd08      	ble.n	800ddc8 <_sungetc_r+0x38>
 800ddb6:	6823      	ldr	r3, [r4, #0]
 800ddb8:	1e5a      	subs	r2, r3, #1
 800ddba:	6022      	str	r2, [r4, #0]
 800ddbc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ddc0:	6863      	ldr	r3, [r4, #4]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	6063      	str	r3, [r4, #4]
 800ddc6:	e7e9      	b.n	800dd9c <_sungetc_r+0xc>
 800ddc8:	4621      	mov	r1, r4
 800ddca:	f000 fd6e 	bl	800e8aa <__submore>
 800ddce:	2800      	cmp	r0, #0
 800ddd0:	d0f1      	beq.n	800ddb6 <_sungetc_r+0x26>
 800ddd2:	e7e1      	b.n	800dd98 <_sungetc_r+0x8>
 800ddd4:	6921      	ldr	r1, [r4, #16]
 800ddd6:	6822      	ldr	r2, [r4, #0]
 800ddd8:	b141      	cbz	r1, 800ddec <_sungetc_r+0x5c>
 800ddda:	4291      	cmp	r1, r2
 800dddc:	d206      	bcs.n	800ddec <_sungetc_r+0x5c>
 800ddde:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800dde2:	42a9      	cmp	r1, r5
 800dde4:	d102      	bne.n	800ddec <_sungetc_r+0x5c>
 800dde6:	3a01      	subs	r2, #1
 800dde8:	6022      	str	r2, [r4, #0]
 800ddea:	e7ea      	b.n	800ddc2 <_sungetc_r+0x32>
 800ddec:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800ddf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ddf4:	6363      	str	r3, [r4, #52]	@ 0x34
 800ddf6:	2303      	movs	r3, #3
 800ddf8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ddfa:	4623      	mov	r3, r4
 800ddfc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800de00:	6023      	str	r3, [r4, #0]
 800de02:	2301      	movs	r3, #1
 800de04:	e7de      	b.n	800ddc4 <_sungetc_r+0x34>

0800de06 <__ssrefill_r>:
 800de06:	b510      	push	{r4, lr}
 800de08:	460c      	mov	r4, r1
 800de0a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800de0c:	b169      	cbz	r1, 800de2a <__ssrefill_r+0x24>
 800de0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de12:	4299      	cmp	r1, r3
 800de14:	d001      	beq.n	800de1a <__ssrefill_r+0x14>
 800de16:	f7fe fe07 	bl	800ca28 <_free_r>
 800de1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de1c:	6063      	str	r3, [r4, #4]
 800de1e:	2000      	movs	r0, #0
 800de20:	6360      	str	r0, [r4, #52]	@ 0x34
 800de22:	b113      	cbz	r3, 800de2a <__ssrefill_r+0x24>
 800de24:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800de26:	6023      	str	r3, [r4, #0]
 800de28:	bd10      	pop	{r4, pc}
 800de2a:	6923      	ldr	r3, [r4, #16]
 800de2c:	6023      	str	r3, [r4, #0]
 800de2e:	2300      	movs	r3, #0
 800de30:	6063      	str	r3, [r4, #4]
 800de32:	89a3      	ldrh	r3, [r4, #12]
 800de34:	f043 0320 	orr.w	r3, r3, #32
 800de38:	81a3      	strh	r3, [r4, #12]
 800de3a:	f04f 30ff 	mov.w	r0, #4294967295
 800de3e:	e7f3      	b.n	800de28 <__ssrefill_r+0x22>

0800de40 <__ssvfiscanf_r>:
 800de40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de44:	460c      	mov	r4, r1
 800de46:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800de4a:	2100      	movs	r1, #0
 800de4c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800de50:	49a5      	ldr	r1, [pc, #660]	@ (800e0e8 <__ssvfiscanf_r+0x2a8>)
 800de52:	91a0      	str	r1, [sp, #640]	@ 0x280
 800de54:	f10d 0804 	add.w	r8, sp, #4
 800de58:	49a4      	ldr	r1, [pc, #656]	@ (800e0ec <__ssvfiscanf_r+0x2ac>)
 800de5a:	4fa5      	ldr	r7, [pc, #660]	@ (800e0f0 <__ssvfiscanf_r+0x2b0>)
 800de5c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800de60:	4606      	mov	r6, r0
 800de62:	91a1      	str	r1, [sp, #644]	@ 0x284
 800de64:	9300      	str	r3, [sp, #0]
 800de66:	7813      	ldrb	r3, [r2, #0]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	f000 8158 	beq.w	800e11e <__ssvfiscanf_r+0x2de>
 800de6e:	5cf9      	ldrb	r1, [r7, r3]
 800de70:	f011 0108 	ands.w	r1, r1, #8
 800de74:	f102 0501 	add.w	r5, r2, #1
 800de78:	d019      	beq.n	800deae <__ssvfiscanf_r+0x6e>
 800de7a:	6863      	ldr	r3, [r4, #4]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	dd0f      	ble.n	800dea0 <__ssvfiscanf_r+0x60>
 800de80:	6823      	ldr	r3, [r4, #0]
 800de82:	781a      	ldrb	r2, [r3, #0]
 800de84:	5cba      	ldrb	r2, [r7, r2]
 800de86:	0712      	lsls	r2, r2, #28
 800de88:	d401      	bmi.n	800de8e <__ssvfiscanf_r+0x4e>
 800de8a:	462a      	mov	r2, r5
 800de8c:	e7eb      	b.n	800de66 <__ssvfiscanf_r+0x26>
 800de8e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800de90:	3201      	adds	r2, #1
 800de92:	9245      	str	r2, [sp, #276]	@ 0x114
 800de94:	6862      	ldr	r2, [r4, #4]
 800de96:	3301      	adds	r3, #1
 800de98:	3a01      	subs	r2, #1
 800de9a:	6062      	str	r2, [r4, #4]
 800de9c:	6023      	str	r3, [r4, #0]
 800de9e:	e7ec      	b.n	800de7a <__ssvfiscanf_r+0x3a>
 800dea0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dea2:	4621      	mov	r1, r4
 800dea4:	4630      	mov	r0, r6
 800dea6:	4798      	blx	r3
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d0e9      	beq.n	800de80 <__ssvfiscanf_r+0x40>
 800deac:	e7ed      	b.n	800de8a <__ssvfiscanf_r+0x4a>
 800deae:	2b25      	cmp	r3, #37	@ 0x25
 800deb0:	d012      	beq.n	800ded8 <__ssvfiscanf_r+0x98>
 800deb2:	4699      	mov	r9, r3
 800deb4:	6863      	ldr	r3, [r4, #4]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	f340 8093 	ble.w	800dfe2 <__ssvfiscanf_r+0x1a2>
 800debc:	6822      	ldr	r2, [r4, #0]
 800debe:	7813      	ldrb	r3, [r2, #0]
 800dec0:	454b      	cmp	r3, r9
 800dec2:	f040 812c 	bne.w	800e11e <__ssvfiscanf_r+0x2de>
 800dec6:	6863      	ldr	r3, [r4, #4]
 800dec8:	3b01      	subs	r3, #1
 800deca:	6063      	str	r3, [r4, #4]
 800decc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800dece:	3201      	adds	r2, #1
 800ded0:	3301      	adds	r3, #1
 800ded2:	6022      	str	r2, [r4, #0]
 800ded4:	9345      	str	r3, [sp, #276]	@ 0x114
 800ded6:	e7d8      	b.n	800de8a <__ssvfiscanf_r+0x4a>
 800ded8:	9141      	str	r1, [sp, #260]	@ 0x104
 800deda:	9143      	str	r1, [sp, #268]	@ 0x10c
 800dedc:	7853      	ldrb	r3, [r2, #1]
 800dede:	2b2a      	cmp	r3, #42	@ 0x2a
 800dee0:	bf02      	ittt	eq
 800dee2:	2310      	moveq	r3, #16
 800dee4:	1c95      	addeq	r5, r2, #2
 800dee6:	9341      	streq	r3, [sp, #260]	@ 0x104
 800dee8:	220a      	movs	r2, #10
 800deea:	46a9      	mov	r9, r5
 800deec:	f819 1b01 	ldrb.w	r1, [r9], #1
 800def0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800def4:	2b09      	cmp	r3, #9
 800def6:	d91e      	bls.n	800df36 <__ssvfiscanf_r+0xf6>
 800def8:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800e0f4 <__ssvfiscanf_r+0x2b4>
 800defc:	2203      	movs	r2, #3
 800defe:	4650      	mov	r0, sl
 800df00:	f7f2 f97e 	bl	8000200 <memchr>
 800df04:	b138      	cbz	r0, 800df16 <__ssvfiscanf_r+0xd6>
 800df06:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800df08:	eba0 000a 	sub.w	r0, r0, sl
 800df0c:	2301      	movs	r3, #1
 800df0e:	4083      	lsls	r3, r0
 800df10:	4313      	orrs	r3, r2
 800df12:	9341      	str	r3, [sp, #260]	@ 0x104
 800df14:	464d      	mov	r5, r9
 800df16:	f815 3b01 	ldrb.w	r3, [r5], #1
 800df1a:	2b78      	cmp	r3, #120	@ 0x78
 800df1c:	d806      	bhi.n	800df2c <__ssvfiscanf_r+0xec>
 800df1e:	2b57      	cmp	r3, #87	@ 0x57
 800df20:	d810      	bhi.n	800df44 <__ssvfiscanf_r+0x104>
 800df22:	2b25      	cmp	r3, #37	@ 0x25
 800df24:	d0c5      	beq.n	800deb2 <__ssvfiscanf_r+0x72>
 800df26:	d857      	bhi.n	800dfd8 <__ssvfiscanf_r+0x198>
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d065      	beq.n	800dff8 <__ssvfiscanf_r+0x1b8>
 800df2c:	2303      	movs	r3, #3
 800df2e:	9347      	str	r3, [sp, #284]	@ 0x11c
 800df30:	230a      	movs	r3, #10
 800df32:	9342      	str	r3, [sp, #264]	@ 0x108
 800df34:	e078      	b.n	800e028 <__ssvfiscanf_r+0x1e8>
 800df36:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800df38:	fb02 1103 	mla	r1, r2, r3, r1
 800df3c:	3930      	subs	r1, #48	@ 0x30
 800df3e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800df40:	464d      	mov	r5, r9
 800df42:	e7d2      	b.n	800deea <__ssvfiscanf_r+0xaa>
 800df44:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800df48:	2a20      	cmp	r2, #32
 800df4a:	d8ef      	bhi.n	800df2c <__ssvfiscanf_r+0xec>
 800df4c:	a101      	add	r1, pc, #4	@ (adr r1, 800df54 <__ssvfiscanf_r+0x114>)
 800df4e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800df52:	bf00      	nop
 800df54:	0800e007 	.word	0x0800e007
 800df58:	0800df2d 	.word	0x0800df2d
 800df5c:	0800df2d 	.word	0x0800df2d
 800df60:	0800e061 	.word	0x0800e061
 800df64:	0800df2d 	.word	0x0800df2d
 800df68:	0800df2d 	.word	0x0800df2d
 800df6c:	0800df2d 	.word	0x0800df2d
 800df70:	0800df2d 	.word	0x0800df2d
 800df74:	0800df2d 	.word	0x0800df2d
 800df78:	0800df2d 	.word	0x0800df2d
 800df7c:	0800df2d 	.word	0x0800df2d
 800df80:	0800e077 	.word	0x0800e077
 800df84:	0800e05d 	.word	0x0800e05d
 800df88:	0800dfdf 	.word	0x0800dfdf
 800df8c:	0800dfdf 	.word	0x0800dfdf
 800df90:	0800dfdf 	.word	0x0800dfdf
 800df94:	0800df2d 	.word	0x0800df2d
 800df98:	0800e019 	.word	0x0800e019
 800df9c:	0800df2d 	.word	0x0800df2d
 800dfa0:	0800df2d 	.word	0x0800df2d
 800dfa4:	0800df2d 	.word	0x0800df2d
 800dfa8:	0800df2d 	.word	0x0800df2d
 800dfac:	0800e087 	.word	0x0800e087
 800dfb0:	0800e021 	.word	0x0800e021
 800dfb4:	0800dfff 	.word	0x0800dfff
 800dfb8:	0800df2d 	.word	0x0800df2d
 800dfbc:	0800df2d 	.word	0x0800df2d
 800dfc0:	0800e083 	.word	0x0800e083
 800dfc4:	0800df2d 	.word	0x0800df2d
 800dfc8:	0800e05d 	.word	0x0800e05d
 800dfcc:	0800df2d 	.word	0x0800df2d
 800dfd0:	0800df2d 	.word	0x0800df2d
 800dfd4:	0800e007 	.word	0x0800e007
 800dfd8:	3b45      	subs	r3, #69	@ 0x45
 800dfda:	2b02      	cmp	r3, #2
 800dfdc:	d8a6      	bhi.n	800df2c <__ssvfiscanf_r+0xec>
 800dfde:	2305      	movs	r3, #5
 800dfe0:	e021      	b.n	800e026 <__ssvfiscanf_r+0x1e6>
 800dfe2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	4630      	mov	r0, r6
 800dfe8:	4798      	blx	r3
 800dfea:	2800      	cmp	r0, #0
 800dfec:	f43f af66 	beq.w	800debc <__ssvfiscanf_r+0x7c>
 800dff0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800dff2:	2800      	cmp	r0, #0
 800dff4:	f040 808b 	bne.w	800e10e <__ssvfiscanf_r+0x2ce>
 800dff8:	f04f 30ff 	mov.w	r0, #4294967295
 800dffc:	e08b      	b.n	800e116 <__ssvfiscanf_r+0x2d6>
 800dffe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e000:	f042 0220 	orr.w	r2, r2, #32
 800e004:	9241      	str	r2, [sp, #260]	@ 0x104
 800e006:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e008:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e00c:	9241      	str	r2, [sp, #260]	@ 0x104
 800e00e:	2210      	movs	r2, #16
 800e010:	2b6e      	cmp	r3, #110	@ 0x6e
 800e012:	9242      	str	r2, [sp, #264]	@ 0x108
 800e014:	d902      	bls.n	800e01c <__ssvfiscanf_r+0x1dc>
 800e016:	e005      	b.n	800e024 <__ssvfiscanf_r+0x1e4>
 800e018:	2300      	movs	r3, #0
 800e01a:	9342      	str	r3, [sp, #264]	@ 0x108
 800e01c:	2303      	movs	r3, #3
 800e01e:	e002      	b.n	800e026 <__ssvfiscanf_r+0x1e6>
 800e020:	2308      	movs	r3, #8
 800e022:	9342      	str	r3, [sp, #264]	@ 0x108
 800e024:	2304      	movs	r3, #4
 800e026:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e028:	6863      	ldr	r3, [r4, #4]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	dd39      	ble.n	800e0a2 <__ssvfiscanf_r+0x262>
 800e02e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e030:	0659      	lsls	r1, r3, #25
 800e032:	d404      	bmi.n	800e03e <__ssvfiscanf_r+0x1fe>
 800e034:	6823      	ldr	r3, [r4, #0]
 800e036:	781a      	ldrb	r2, [r3, #0]
 800e038:	5cba      	ldrb	r2, [r7, r2]
 800e03a:	0712      	lsls	r2, r2, #28
 800e03c:	d438      	bmi.n	800e0b0 <__ssvfiscanf_r+0x270>
 800e03e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e040:	2b02      	cmp	r3, #2
 800e042:	dc47      	bgt.n	800e0d4 <__ssvfiscanf_r+0x294>
 800e044:	466b      	mov	r3, sp
 800e046:	4622      	mov	r2, r4
 800e048:	a941      	add	r1, sp, #260	@ 0x104
 800e04a:	4630      	mov	r0, r6
 800e04c:	f000 f9fa 	bl	800e444 <_scanf_chars>
 800e050:	2801      	cmp	r0, #1
 800e052:	d064      	beq.n	800e11e <__ssvfiscanf_r+0x2de>
 800e054:	2802      	cmp	r0, #2
 800e056:	f47f af18 	bne.w	800de8a <__ssvfiscanf_r+0x4a>
 800e05a:	e7c9      	b.n	800dff0 <__ssvfiscanf_r+0x1b0>
 800e05c:	220a      	movs	r2, #10
 800e05e:	e7d7      	b.n	800e010 <__ssvfiscanf_r+0x1d0>
 800e060:	4629      	mov	r1, r5
 800e062:	4640      	mov	r0, r8
 800e064:	f000 fbe8 	bl	800e838 <__sccl>
 800e068:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e06a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e06e:	9341      	str	r3, [sp, #260]	@ 0x104
 800e070:	4605      	mov	r5, r0
 800e072:	2301      	movs	r3, #1
 800e074:	e7d7      	b.n	800e026 <__ssvfiscanf_r+0x1e6>
 800e076:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e07c:	9341      	str	r3, [sp, #260]	@ 0x104
 800e07e:	2300      	movs	r3, #0
 800e080:	e7d1      	b.n	800e026 <__ssvfiscanf_r+0x1e6>
 800e082:	2302      	movs	r3, #2
 800e084:	e7cf      	b.n	800e026 <__ssvfiscanf_r+0x1e6>
 800e086:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e088:	06c3      	lsls	r3, r0, #27
 800e08a:	f53f aefe 	bmi.w	800de8a <__ssvfiscanf_r+0x4a>
 800e08e:	9b00      	ldr	r3, [sp, #0]
 800e090:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e092:	1d19      	adds	r1, r3, #4
 800e094:	9100      	str	r1, [sp, #0]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	07c0      	lsls	r0, r0, #31
 800e09a:	bf4c      	ite	mi
 800e09c:	801a      	strhmi	r2, [r3, #0]
 800e09e:	601a      	strpl	r2, [r3, #0]
 800e0a0:	e6f3      	b.n	800de8a <__ssvfiscanf_r+0x4a>
 800e0a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e0a4:	4621      	mov	r1, r4
 800e0a6:	4630      	mov	r0, r6
 800e0a8:	4798      	blx	r3
 800e0aa:	2800      	cmp	r0, #0
 800e0ac:	d0bf      	beq.n	800e02e <__ssvfiscanf_r+0x1ee>
 800e0ae:	e79f      	b.n	800dff0 <__ssvfiscanf_r+0x1b0>
 800e0b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e0b2:	3201      	adds	r2, #1
 800e0b4:	9245      	str	r2, [sp, #276]	@ 0x114
 800e0b6:	6862      	ldr	r2, [r4, #4]
 800e0b8:	3a01      	subs	r2, #1
 800e0ba:	2a00      	cmp	r2, #0
 800e0bc:	6062      	str	r2, [r4, #4]
 800e0be:	dd02      	ble.n	800e0c6 <__ssvfiscanf_r+0x286>
 800e0c0:	3301      	adds	r3, #1
 800e0c2:	6023      	str	r3, [r4, #0]
 800e0c4:	e7b6      	b.n	800e034 <__ssvfiscanf_r+0x1f4>
 800e0c6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e0c8:	4621      	mov	r1, r4
 800e0ca:	4630      	mov	r0, r6
 800e0cc:	4798      	blx	r3
 800e0ce:	2800      	cmp	r0, #0
 800e0d0:	d0b0      	beq.n	800e034 <__ssvfiscanf_r+0x1f4>
 800e0d2:	e78d      	b.n	800dff0 <__ssvfiscanf_r+0x1b0>
 800e0d4:	2b04      	cmp	r3, #4
 800e0d6:	dc0f      	bgt.n	800e0f8 <__ssvfiscanf_r+0x2b8>
 800e0d8:	466b      	mov	r3, sp
 800e0da:	4622      	mov	r2, r4
 800e0dc:	a941      	add	r1, sp, #260	@ 0x104
 800e0de:	4630      	mov	r0, r6
 800e0e0:	f000 fa0a 	bl	800e4f8 <_scanf_i>
 800e0e4:	e7b4      	b.n	800e050 <__ssvfiscanf_r+0x210>
 800e0e6:	bf00      	nop
 800e0e8:	0800dd91 	.word	0x0800dd91
 800e0ec:	0800de07 	.word	0x0800de07
 800e0f0:	0800f399 	.word	0x0800f399
 800e0f4:	0800f686 	.word	0x0800f686
 800e0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e124 <__ssvfiscanf_r+0x2e4>)
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	f43f aec5 	beq.w	800de8a <__ssvfiscanf_r+0x4a>
 800e100:	466b      	mov	r3, sp
 800e102:	4622      	mov	r2, r4
 800e104:	a941      	add	r1, sp, #260	@ 0x104
 800e106:	4630      	mov	r0, r6
 800e108:	f3af 8000 	nop.w
 800e10c:	e7a0      	b.n	800e050 <__ssvfiscanf_r+0x210>
 800e10e:	89a3      	ldrh	r3, [r4, #12]
 800e110:	065b      	lsls	r3, r3, #25
 800e112:	f53f af71 	bmi.w	800dff8 <__ssvfiscanf_r+0x1b8>
 800e116:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800e11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e11e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e120:	e7f9      	b.n	800e116 <__ssvfiscanf_r+0x2d6>
 800e122:	bf00      	nop
 800e124:	00000000 	.word	0x00000000

0800e128 <_printf_common>:
 800e128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e12c:	4616      	mov	r6, r2
 800e12e:	4698      	mov	r8, r3
 800e130:	688a      	ldr	r2, [r1, #8]
 800e132:	690b      	ldr	r3, [r1, #16]
 800e134:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e138:	4293      	cmp	r3, r2
 800e13a:	bfb8      	it	lt
 800e13c:	4613      	movlt	r3, r2
 800e13e:	6033      	str	r3, [r6, #0]
 800e140:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e144:	4607      	mov	r7, r0
 800e146:	460c      	mov	r4, r1
 800e148:	b10a      	cbz	r2, 800e14e <_printf_common+0x26>
 800e14a:	3301      	adds	r3, #1
 800e14c:	6033      	str	r3, [r6, #0]
 800e14e:	6823      	ldr	r3, [r4, #0]
 800e150:	0699      	lsls	r1, r3, #26
 800e152:	bf42      	ittt	mi
 800e154:	6833      	ldrmi	r3, [r6, #0]
 800e156:	3302      	addmi	r3, #2
 800e158:	6033      	strmi	r3, [r6, #0]
 800e15a:	6825      	ldr	r5, [r4, #0]
 800e15c:	f015 0506 	ands.w	r5, r5, #6
 800e160:	d106      	bne.n	800e170 <_printf_common+0x48>
 800e162:	f104 0a19 	add.w	sl, r4, #25
 800e166:	68e3      	ldr	r3, [r4, #12]
 800e168:	6832      	ldr	r2, [r6, #0]
 800e16a:	1a9b      	subs	r3, r3, r2
 800e16c:	42ab      	cmp	r3, r5
 800e16e:	dc26      	bgt.n	800e1be <_printf_common+0x96>
 800e170:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e174:	6822      	ldr	r2, [r4, #0]
 800e176:	3b00      	subs	r3, #0
 800e178:	bf18      	it	ne
 800e17a:	2301      	movne	r3, #1
 800e17c:	0692      	lsls	r2, r2, #26
 800e17e:	d42b      	bmi.n	800e1d8 <_printf_common+0xb0>
 800e180:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e184:	4641      	mov	r1, r8
 800e186:	4638      	mov	r0, r7
 800e188:	47c8      	blx	r9
 800e18a:	3001      	adds	r0, #1
 800e18c:	d01e      	beq.n	800e1cc <_printf_common+0xa4>
 800e18e:	6823      	ldr	r3, [r4, #0]
 800e190:	6922      	ldr	r2, [r4, #16]
 800e192:	f003 0306 	and.w	r3, r3, #6
 800e196:	2b04      	cmp	r3, #4
 800e198:	bf02      	ittt	eq
 800e19a:	68e5      	ldreq	r5, [r4, #12]
 800e19c:	6833      	ldreq	r3, [r6, #0]
 800e19e:	1aed      	subeq	r5, r5, r3
 800e1a0:	68a3      	ldr	r3, [r4, #8]
 800e1a2:	bf0c      	ite	eq
 800e1a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1a8:	2500      	movne	r5, #0
 800e1aa:	4293      	cmp	r3, r2
 800e1ac:	bfc4      	itt	gt
 800e1ae:	1a9b      	subgt	r3, r3, r2
 800e1b0:	18ed      	addgt	r5, r5, r3
 800e1b2:	2600      	movs	r6, #0
 800e1b4:	341a      	adds	r4, #26
 800e1b6:	42b5      	cmp	r5, r6
 800e1b8:	d11a      	bne.n	800e1f0 <_printf_common+0xc8>
 800e1ba:	2000      	movs	r0, #0
 800e1bc:	e008      	b.n	800e1d0 <_printf_common+0xa8>
 800e1be:	2301      	movs	r3, #1
 800e1c0:	4652      	mov	r2, sl
 800e1c2:	4641      	mov	r1, r8
 800e1c4:	4638      	mov	r0, r7
 800e1c6:	47c8      	blx	r9
 800e1c8:	3001      	adds	r0, #1
 800e1ca:	d103      	bne.n	800e1d4 <_printf_common+0xac>
 800e1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1d4:	3501      	adds	r5, #1
 800e1d6:	e7c6      	b.n	800e166 <_printf_common+0x3e>
 800e1d8:	18e1      	adds	r1, r4, r3
 800e1da:	1c5a      	adds	r2, r3, #1
 800e1dc:	2030      	movs	r0, #48	@ 0x30
 800e1de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1e2:	4422      	add	r2, r4
 800e1e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1ec:	3302      	adds	r3, #2
 800e1ee:	e7c7      	b.n	800e180 <_printf_common+0x58>
 800e1f0:	2301      	movs	r3, #1
 800e1f2:	4622      	mov	r2, r4
 800e1f4:	4641      	mov	r1, r8
 800e1f6:	4638      	mov	r0, r7
 800e1f8:	47c8      	blx	r9
 800e1fa:	3001      	adds	r0, #1
 800e1fc:	d0e6      	beq.n	800e1cc <_printf_common+0xa4>
 800e1fe:	3601      	adds	r6, #1
 800e200:	e7d9      	b.n	800e1b6 <_printf_common+0x8e>
	...

0800e204 <_printf_i>:
 800e204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e208:	7e0f      	ldrb	r7, [r1, #24]
 800e20a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e20c:	2f78      	cmp	r7, #120	@ 0x78
 800e20e:	4691      	mov	r9, r2
 800e210:	4680      	mov	r8, r0
 800e212:	460c      	mov	r4, r1
 800e214:	469a      	mov	sl, r3
 800e216:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e21a:	d807      	bhi.n	800e22c <_printf_i+0x28>
 800e21c:	2f62      	cmp	r7, #98	@ 0x62
 800e21e:	d80a      	bhi.n	800e236 <_printf_i+0x32>
 800e220:	2f00      	cmp	r7, #0
 800e222:	f000 80d2 	beq.w	800e3ca <_printf_i+0x1c6>
 800e226:	2f58      	cmp	r7, #88	@ 0x58
 800e228:	f000 80b9 	beq.w	800e39e <_printf_i+0x19a>
 800e22c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e230:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e234:	e03a      	b.n	800e2ac <_printf_i+0xa8>
 800e236:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e23a:	2b15      	cmp	r3, #21
 800e23c:	d8f6      	bhi.n	800e22c <_printf_i+0x28>
 800e23e:	a101      	add	r1, pc, #4	@ (adr r1, 800e244 <_printf_i+0x40>)
 800e240:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e244:	0800e29d 	.word	0x0800e29d
 800e248:	0800e2b1 	.word	0x0800e2b1
 800e24c:	0800e22d 	.word	0x0800e22d
 800e250:	0800e22d 	.word	0x0800e22d
 800e254:	0800e22d 	.word	0x0800e22d
 800e258:	0800e22d 	.word	0x0800e22d
 800e25c:	0800e2b1 	.word	0x0800e2b1
 800e260:	0800e22d 	.word	0x0800e22d
 800e264:	0800e22d 	.word	0x0800e22d
 800e268:	0800e22d 	.word	0x0800e22d
 800e26c:	0800e22d 	.word	0x0800e22d
 800e270:	0800e3b1 	.word	0x0800e3b1
 800e274:	0800e2db 	.word	0x0800e2db
 800e278:	0800e36b 	.word	0x0800e36b
 800e27c:	0800e22d 	.word	0x0800e22d
 800e280:	0800e22d 	.word	0x0800e22d
 800e284:	0800e3d3 	.word	0x0800e3d3
 800e288:	0800e22d 	.word	0x0800e22d
 800e28c:	0800e2db 	.word	0x0800e2db
 800e290:	0800e22d 	.word	0x0800e22d
 800e294:	0800e22d 	.word	0x0800e22d
 800e298:	0800e373 	.word	0x0800e373
 800e29c:	6833      	ldr	r3, [r6, #0]
 800e29e:	1d1a      	adds	r2, r3, #4
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	6032      	str	r2, [r6, #0]
 800e2a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	e09d      	b.n	800e3ec <_printf_i+0x1e8>
 800e2b0:	6833      	ldr	r3, [r6, #0]
 800e2b2:	6820      	ldr	r0, [r4, #0]
 800e2b4:	1d19      	adds	r1, r3, #4
 800e2b6:	6031      	str	r1, [r6, #0]
 800e2b8:	0606      	lsls	r6, r0, #24
 800e2ba:	d501      	bpl.n	800e2c0 <_printf_i+0xbc>
 800e2bc:	681d      	ldr	r5, [r3, #0]
 800e2be:	e003      	b.n	800e2c8 <_printf_i+0xc4>
 800e2c0:	0645      	lsls	r5, r0, #25
 800e2c2:	d5fb      	bpl.n	800e2bc <_printf_i+0xb8>
 800e2c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e2c8:	2d00      	cmp	r5, #0
 800e2ca:	da03      	bge.n	800e2d4 <_printf_i+0xd0>
 800e2cc:	232d      	movs	r3, #45	@ 0x2d
 800e2ce:	426d      	negs	r5, r5
 800e2d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e2d4:	4859      	ldr	r0, [pc, #356]	@ (800e43c <_printf_i+0x238>)
 800e2d6:	230a      	movs	r3, #10
 800e2d8:	e011      	b.n	800e2fe <_printf_i+0xfa>
 800e2da:	6821      	ldr	r1, [r4, #0]
 800e2dc:	6833      	ldr	r3, [r6, #0]
 800e2de:	0608      	lsls	r0, r1, #24
 800e2e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2e4:	d402      	bmi.n	800e2ec <_printf_i+0xe8>
 800e2e6:	0649      	lsls	r1, r1, #25
 800e2e8:	bf48      	it	mi
 800e2ea:	b2ad      	uxthmi	r5, r5
 800e2ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2ee:	4853      	ldr	r0, [pc, #332]	@ (800e43c <_printf_i+0x238>)
 800e2f0:	6033      	str	r3, [r6, #0]
 800e2f2:	bf14      	ite	ne
 800e2f4:	230a      	movne	r3, #10
 800e2f6:	2308      	moveq	r3, #8
 800e2f8:	2100      	movs	r1, #0
 800e2fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2fe:	6866      	ldr	r6, [r4, #4]
 800e300:	60a6      	str	r6, [r4, #8]
 800e302:	2e00      	cmp	r6, #0
 800e304:	bfa2      	ittt	ge
 800e306:	6821      	ldrge	r1, [r4, #0]
 800e308:	f021 0104 	bicge.w	r1, r1, #4
 800e30c:	6021      	strge	r1, [r4, #0]
 800e30e:	b90d      	cbnz	r5, 800e314 <_printf_i+0x110>
 800e310:	2e00      	cmp	r6, #0
 800e312:	d04b      	beq.n	800e3ac <_printf_i+0x1a8>
 800e314:	4616      	mov	r6, r2
 800e316:	fbb5 f1f3 	udiv	r1, r5, r3
 800e31a:	fb03 5711 	mls	r7, r3, r1, r5
 800e31e:	5dc7      	ldrb	r7, [r0, r7]
 800e320:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e324:	462f      	mov	r7, r5
 800e326:	42bb      	cmp	r3, r7
 800e328:	460d      	mov	r5, r1
 800e32a:	d9f4      	bls.n	800e316 <_printf_i+0x112>
 800e32c:	2b08      	cmp	r3, #8
 800e32e:	d10b      	bne.n	800e348 <_printf_i+0x144>
 800e330:	6823      	ldr	r3, [r4, #0]
 800e332:	07df      	lsls	r7, r3, #31
 800e334:	d508      	bpl.n	800e348 <_printf_i+0x144>
 800e336:	6923      	ldr	r3, [r4, #16]
 800e338:	6861      	ldr	r1, [r4, #4]
 800e33a:	4299      	cmp	r1, r3
 800e33c:	bfde      	ittt	le
 800e33e:	2330      	movle	r3, #48	@ 0x30
 800e340:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e344:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e348:	1b92      	subs	r2, r2, r6
 800e34a:	6122      	str	r2, [r4, #16]
 800e34c:	f8cd a000 	str.w	sl, [sp]
 800e350:	464b      	mov	r3, r9
 800e352:	aa03      	add	r2, sp, #12
 800e354:	4621      	mov	r1, r4
 800e356:	4640      	mov	r0, r8
 800e358:	f7ff fee6 	bl	800e128 <_printf_common>
 800e35c:	3001      	adds	r0, #1
 800e35e:	d14a      	bne.n	800e3f6 <_printf_i+0x1f2>
 800e360:	f04f 30ff 	mov.w	r0, #4294967295
 800e364:	b004      	add	sp, #16
 800e366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e36a:	6823      	ldr	r3, [r4, #0]
 800e36c:	f043 0320 	orr.w	r3, r3, #32
 800e370:	6023      	str	r3, [r4, #0]
 800e372:	4833      	ldr	r0, [pc, #204]	@ (800e440 <_printf_i+0x23c>)
 800e374:	2778      	movs	r7, #120	@ 0x78
 800e376:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e37a:	6823      	ldr	r3, [r4, #0]
 800e37c:	6831      	ldr	r1, [r6, #0]
 800e37e:	061f      	lsls	r7, r3, #24
 800e380:	f851 5b04 	ldr.w	r5, [r1], #4
 800e384:	d402      	bmi.n	800e38c <_printf_i+0x188>
 800e386:	065f      	lsls	r7, r3, #25
 800e388:	bf48      	it	mi
 800e38a:	b2ad      	uxthmi	r5, r5
 800e38c:	6031      	str	r1, [r6, #0]
 800e38e:	07d9      	lsls	r1, r3, #31
 800e390:	bf44      	itt	mi
 800e392:	f043 0320 	orrmi.w	r3, r3, #32
 800e396:	6023      	strmi	r3, [r4, #0]
 800e398:	b11d      	cbz	r5, 800e3a2 <_printf_i+0x19e>
 800e39a:	2310      	movs	r3, #16
 800e39c:	e7ac      	b.n	800e2f8 <_printf_i+0xf4>
 800e39e:	4827      	ldr	r0, [pc, #156]	@ (800e43c <_printf_i+0x238>)
 800e3a0:	e7e9      	b.n	800e376 <_printf_i+0x172>
 800e3a2:	6823      	ldr	r3, [r4, #0]
 800e3a4:	f023 0320 	bic.w	r3, r3, #32
 800e3a8:	6023      	str	r3, [r4, #0]
 800e3aa:	e7f6      	b.n	800e39a <_printf_i+0x196>
 800e3ac:	4616      	mov	r6, r2
 800e3ae:	e7bd      	b.n	800e32c <_printf_i+0x128>
 800e3b0:	6833      	ldr	r3, [r6, #0]
 800e3b2:	6825      	ldr	r5, [r4, #0]
 800e3b4:	6961      	ldr	r1, [r4, #20]
 800e3b6:	1d18      	adds	r0, r3, #4
 800e3b8:	6030      	str	r0, [r6, #0]
 800e3ba:	062e      	lsls	r6, r5, #24
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	d501      	bpl.n	800e3c4 <_printf_i+0x1c0>
 800e3c0:	6019      	str	r1, [r3, #0]
 800e3c2:	e002      	b.n	800e3ca <_printf_i+0x1c6>
 800e3c4:	0668      	lsls	r0, r5, #25
 800e3c6:	d5fb      	bpl.n	800e3c0 <_printf_i+0x1bc>
 800e3c8:	8019      	strh	r1, [r3, #0]
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	6123      	str	r3, [r4, #16]
 800e3ce:	4616      	mov	r6, r2
 800e3d0:	e7bc      	b.n	800e34c <_printf_i+0x148>
 800e3d2:	6833      	ldr	r3, [r6, #0]
 800e3d4:	1d1a      	adds	r2, r3, #4
 800e3d6:	6032      	str	r2, [r6, #0]
 800e3d8:	681e      	ldr	r6, [r3, #0]
 800e3da:	6862      	ldr	r2, [r4, #4]
 800e3dc:	2100      	movs	r1, #0
 800e3de:	4630      	mov	r0, r6
 800e3e0:	f7f1 ff0e 	bl	8000200 <memchr>
 800e3e4:	b108      	cbz	r0, 800e3ea <_printf_i+0x1e6>
 800e3e6:	1b80      	subs	r0, r0, r6
 800e3e8:	6060      	str	r0, [r4, #4]
 800e3ea:	6863      	ldr	r3, [r4, #4]
 800e3ec:	6123      	str	r3, [r4, #16]
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3f4:	e7aa      	b.n	800e34c <_printf_i+0x148>
 800e3f6:	6923      	ldr	r3, [r4, #16]
 800e3f8:	4632      	mov	r2, r6
 800e3fa:	4649      	mov	r1, r9
 800e3fc:	4640      	mov	r0, r8
 800e3fe:	47d0      	blx	sl
 800e400:	3001      	adds	r0, #1
 800e402:	d0ad      	beq.n	800e360 <_printf_i+0x15c>
 800e404:	6823      	ldr	r3, [r4, #0]
 800e406:	079b      	lsls	r3, r3, #30
 800e408:	d413      	bmi.n	800e432 <_printf_i+0x22e>
 800e40a:	68e0      	ldr	r0, [r4, #12]
 800e40c:	9b03      	ldr	r3, [sp, #12]
 800e40e:	4298      	cmp	r0, r3
 800e410:	bfb8      	it	lt
 800e412:	4618      	movlt	r0, r3
 800e414:	e7a6      	b.n	800e364 <_printf_i+0x160>
 800e416:	2301      	movs	r3, #1
 800e418:	4632      	mov	r2, r6
 800e41a:	4649      	mov	r1, r9
 800e41c:	4640      	mov	r0, r8
 800e41e:	47d0      	blx	sl
 800e420:	3001      	adds	r0, #1
 800e422:	d09d      	beq.n	800e360 <_printf_i+0x15c>
 800e424:	3501      	adds	r5, #1
 800e426:	68e3      	ldr	r3, [r4, #12]
 800e428:	9903      	ldr	r1, [sp, #12]
 800e42a:	1a5b      	subs	r3, r3, r1
 800e42c:	42ab      	cmp	r3, r5
 800e42e:	dcf2      	bgt.n	800e416 <_printf_i+0x212>
 800e430:	e7eb      	b.n	800e40a <_printf_i+0x206>
 800e432:	2500      	movs	r5, #0
 800e434:	f104 0619 	add.w	r6, r4, #25
 800e438:	e7f5      	b.n	800e426 <_printf_i+0x222>
 800e43a:	bf00      	nop
 800e43c:	0800f691 	.word	0x0800f691
 800e440:	0800f6a2 	.word	0x0800f6a2

0800e444 <_scanf_chars>:
 800e444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e448:	4615      	mov	r5, r2
 800e44a:	688a      	ldr	r2, [r1, #8]
 800e44c:	4680      	mov	r8, r0
 800e44e:	460c      	mov	r4, r1
 800e450:	b932      	cbnz	r2, 800e460 <_scanf_chars+0x1c>
 800e452:	698a      	ldr	r2, [r1, #24]
 800e454:	2a00      	cmp	r2, #0
 800e456:	bf14      	ite	ne
 800e458:	f04f 32ff 	movne.w	r2, #4294967295
 800e45c:	2201      	moveq	r2, #1
 800e45e:	608a      	str	r2, [r1, #8]
 800e460:	6822      	ldr	r2, [r4, #0]
 800e462:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800e4f4 <_scanf_chars+0xb0>
 800e466:	06d1      	lsls	r1, r2, #27
 800e468:	bf5f      	itttt	pl
 800e46a:	681a      	ldrpl	r2, [r3, #0]
 800e46c:	1d11      	addpl	r1, r2, #4
 800e46e:	6019      	strpl	r1, [r3, #0]
 800e470:	6816      	ldrpl	r6, [r2, #0]
 800e472:	2700      	movs	r7, #0
 800e474:	69a0      	ldr	r0, [r4, #24]
 800e476:	b188      	cbz	r0, 800e49c <_scanf_chars+0x58>
 800e478:	2801      	cmp	r0, #1
 800e47a:	d107      	bne.n	800e48c <_scanf_chars+0x48>
 800e47c:	682b      	ldr	r3, [r5, #0]
 800e47e:	781a      	ldrb	r2, [r3, #0]
 800e480:	6963      	ldr	r3, [r4, #20]
 800e482:	5c9b      	ldrb	r3, [r3, r2]
 800e484:	b953      	cbnz	r3, 800e49c <_scanf_chars+0x58>
 800e486:	2f00      	cmp	r7, #0
 800e488:	d031      	beq.n	800e4ee <_scanf_chars+0xaa>
 800e48a:	e022      	b.n	800e4d2 <_scanf_chars+0x8e>
 800e48c:	2802      	cmp	r0, #2
 800e48e:	d120      	bne.n	800e4d2 <_scanf_chars+0x8e>
 800e490:	682b      	ldr	r3, [r5, #0]
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	f819 3003 	ldrb.w	r3, [r9, r3]
 800e498:	071b      	lsls	r3, r3, #28
 800e49a:	d41a      	bmi.n	800e4d2 <_scanf_chars+0x8e>
 800e49c:	6823      	ldr	r3, [r4, #0]
 800e49e:	06da      	lsls	r2, r3, #27
 800e4a0:	bf5e      	ittt	pl
 800e4a2:	682b      	ldrpl	r3, [r5, #0]
 800e4a4:	781b      	ldrbpl	r3, [r3, #0]
 800e4a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e4aa:	682a      	ldr	r2, [r5, #0]
 800e4ac:	686b      	ldr	r3, [r5, #4]
 800e4ae:	3201      	adds	r2, #1
 800e4b0:	602a      	str	r2, [r5, #0]
 800e4b2:	68a2      	ldr	r2, [r4, #8]
 800e4b4:	3b01      	subs	r3, #1
 800e4b6:	3a01      	subs	r2, #1
 800e4b8:	606b      	str	r3, [r5, #4]
 800e4ba:	3701      	adds	r7, #1
 800e4bc:	60a2      	str	r2, [r4, #8]
 800e4be:	b142      	cbz	r2, 800e4d2 <_scanf_chars+0x8e>
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	dcd7      	bgt.n	800e474 <_scanf_chars+0x30>
 800e4c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e4c8:	4629      	mov	r1, r5
 800e4ca:	4640      	mov	r0, r8
 800e4cc:	4798      	blx	r3
 800e4ce:	2800      	cmp	r0, #0
 800e4d0:	d0d0      	beq.n	800e474 <_scanf_chars+0x30>
 800e4d2:	6823      	ldr	r3, [r4, #0]
 800e4d4:	f013 0310 	ands.w	r3, r3, #16
 800e4d8:	d105      	bne.n	800e4e6 <_scanf_chars+0xa2>
 800e4da:	68e2      	ldr	r2, [r4, #12]
 800e4dc:	3201      	adds	r2, #1
 800e4de:	60e2      	str	r2, [r4, #12]
 800e4e0:	69a2      	ldr	r2, [r4, #24]
 800e4e2:	b102      	cbz	r2, 800e4e6 <_scanf_chars+0xa2>
 800e4e4:	7033      	strb	r3, [r6, #0]
 800e4e6:	6923      	ldr	r3, [r4, #16]
 800e4e8:	443b      	add	r3, r7
 800e4ea:	6123      	str	r3, [r4, #16]
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4f2:	bf00      	nop
 800e4f4:	0800f399 	.word	0x0800f399

0800e4f8 <_scanf_i>:
 800e4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4fc:	4698      	mov	r8, r3
 800e4fe:	4b74      	ldr	r3, [pc, #464]	@ (800e6d0 <_scanf_i+0x1d8>)
 800e500:	460c      	mov	r4, r1
 800e502:	4682      	mov	sl, r0
 800e504:	4616      	mov	r6, r2
 800e506:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e50a:	b087      	sub	sp, #28
 800e50c:	ab03      	add	r3, sp, #12
 800e50e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e512:	4b70      	ldr	r3, [pc, #448]	@ (800e6d4 <_scanf_i+0x1dc>)
 800e514:	69a1      	ldr	r1, [r4, #24]
 800e516:	4a70      	ldr	r2, [pc, #448]	@ (800e6d8 <_scanf_i+0x1e0>)
 800e518:	2903      	cmp	r1, #3
 800e51a:	bf08      	it	eq
 800e51c:	461a      	moveq	r2, r3
 800e51e:	68a3      	ldr	r3, [r4, #8]
 800e520:	9201      	str	r2, [sp, #4]
 800e522:	1e5a      	subs	r2, r3, #1
 800e524:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e528:	bf88      	it	hi
 800e52a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e52e:	4627      	mov	r7, r4
 800e530:	bf82      	ittt	hi
 800e532:	eb03 0905 	addhi.w	r9, r3, r5
 800e536:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e53a:	60a3      	strhi	r3, [r4, #8]
 800e53c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e540:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e544:	bf98      	it	ls
 800e546:	f04f 0900 	movls.w	r9, #0
 800e54a:	6023      	str	r3, [r4, #0]
 800e54c:	463d      	mov	r5, r7
 800e54e:	f04f 0b00 	mov.w	fp, #0
 800e552:	6831      	ldr	r1, [r6, #0]
 800e554:	ab03      	add	r3, sp, #12
 800e556:	7809      	ldrb	r1, [r1, #0]
 800e558:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e55c:	2202      	movs	r2, #2
 800e55e:	f7f1 fe4f 	bl	8000200 <memchr>
 800e562:	b328      	cbz	r0, 800e5b0 <_scanf_i+0xb8>
 800e564:	f1bb 0f01 	cmp.w	fp, #1
 800e568:	d159      	bne.n	800e61e <_scanf_i+0x126>
 800e56a:	6862      	ldr	r2, [r4, #4]
 800e56c:	b92a      	cbnz	r2, 800e57a <_scanf_i+0x82>
 800e56e:	6822      	ldr	r2, [r4, #0]
 800e570:	2108      	movs	r1, #8
 800e572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e576:	6061      	str	r1, [r4, #4]
 800e578:	6022      	str	r2, [r4, #0]
 800e57a:	6822      	ldr	r2, [r4, #0]
 800e57c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e580:	6022      	str	r2, [r4, #0]
 800e582:	68a2      	ldr	r2, [r4, #8]
 800e584:	1e51      	subs	r1, r2, #1
 800e586:	60a1      	str	r1, [r4, #8]
 800e588:	b192      	cbz	r2, 800e5b0 <_scanf_i+0xb8>
 800e58a:	6832      	ldr	r2, [r6, #0]
 800e58c:	1c51      	adds	r1, r2, #1
 800e58e:	6031      	str	r1, [r6, #0]
 800e590:	7812      	ldrb	r2, [r2, #0]
 800e592:	f805 2b01 	strb.w	r2, [r5], #1
 800e596:	6872      	ldr	r2, [r6, #4]
 800e598:	3a01      	subs	r2, #1
 800e59a:	2a00      	cmp	r2, #0
 800e59c:	6072      	str	r2, [r6, #4]
 800e59e:	dc07      	bgt.n	800e5b0 <_scanf_i+0xb8>
 800e5a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4650      	mov	r0, sl
 800e5a8:	4790      	blx	r2
 800e5aa:	2800      	cmp	r0, #0
 800e5ac:	f040 8085 	bne.w	800e6ba <_scanf_i+0x1c2>
 800e5b0:	f10b 0b01 	add.w	fp, fp, #1
 800e5b4:	f1bb 0f03 	cmp.w	fp, #3
 800e5b8:	d1cb      	bne.n	800e552 <_scanf_i+0x5a>
 800e5ba:	6863      	ldr	r3, [r4, #4]
 800e5bc:	b90b      	cbnz	r3, 800e5c2 <_scanf_i+0xca>
 800e5be:	230a      	movs	r3, #10
 800e5c0:	6063      	str	r3, [r4, #4]
 800e5c2:	6863      	ldr	r3, [r4, #4]
 800e5c4:	4945      	ldr	r1, [pc, #276]	@ (800e6dc <_scanf_i+0x1e4>)
 800e5c6:	6960      	ldr	r0, [r4, #20]
 800e5c8:	1ac9      	subs	r1, r1, r3
 800e5ca:	f000 f935 	bl	800e838 <__sccl>
 800e5ce:	f04f 0b00 	mov.w	fp, #0
 800e5d2:	68a3      	ldr	r3, [r4, #8]
 800e5d4:	6822      	ldr	r2, [r4, #0]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d03d      	beq.n	800e656 <_scanf_i+0x15e>
 800e5da:	6831      	ldr	r1, [r6, #0]
 800e5dc:	6960      	ldr	r0, [r4, #20]
 800e5de:	f891 c000 	ldrb.w	ip, [r1]
 800e5e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	d035      	beq.n	800e656 <_scanf_i+0x15e>
 800e5ea:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e5ee:	d124      	bne.n	800e63a <_scanf_i+0x142>
 800e5f0:	0510      	lsls	r0, r2, #20
 800e5f2:	d522      	bpl.n	800e63a <_scanf_i+0x142>
 800e5f4:	f10b 0b01 	add.w	fp, fp, #1
 800e5f8:	f1b9 0f00 	cmp.w	r9, #0
 800e5fc:	d003      	beq.n	800e606 <_scanf_i+0x10e>
 800e5fe:	3301      	adds	r3, #1
 800e600:	f109 39ff 	add.w	r9, r9, #4294967295
 800e604:	60a3      	str	r3, [r4, #8]
 800e606:	6873      	ldr	r3, [r6, #4]
 800e608:	3b01      	subs	r3, #1
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	6073      	str	r3, [r6, #4]
 800e60e:	dd1b      	ble.n	800e648 <_scanf_i+0x150>
 800e610:	6833      	ldr	r3, [r6, #0]
 800e612:	3301      	adds	r3, #1
 800e614:	6033      	str	r3, [r6, #0]
 800e616:	68a3      	ldr	r3, [r4, #8]
 800e618:	3b01      	subs	r3, #1
 800e61a:	60a3      	str	r3, [r4, #8]
 800e61c:	e7d9      	b.n	800e5d2 <_scanf_i+0xda>
 800e61e:	f1bb 0f02 	cmp.w	fp, #2
 800e622:	d1ae      	bne.n	800e582 <_scanf_i+0x8a>
 800e624:	6822      	ldr	r2, [r4, #0]
 800e626:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e62a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e62e:	d1bf      	bne.n	800e5b0 <_scanf_i+0xb8>
 800e630:	2110      	movs	r1, #16
 800e632:	6061      	str	r1, [r4, #4]
 800e634:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e638:	e7a2      	b.n	800e580 <_scanf_i+0x88>
 800e63a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e63e:	6022      	str	r2, [r4, #0]
 800e640:	780b      	ldrb	r3, [r1, #0]
 800e642:	f805 3b01 	strb.w	r3, [r5], #1
 800e646:	e7de      	b.n	800e606 <_scanf_i+0x10e>
 800e648:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e64c:	4631      	mov	r1, r6
 800e64e:	4650      	mov	r0, sl
 800e650:	4798      	blx	r3
 800e652:	2800      	cmp	r0, #0
 800e654:	d0df      	beq.n	800e616 <_scanf_i+0x11e>
 800e656:	6823      	ldr	r3, [r4, #0]
 800e658:	05d9      	lsls	r1, r3, #23
 800e65a:	d50d      	bpl.n	800e678 <_scanf_i+0x180>
 800e65c:	42bd      	cmp	r5, r7
 800e65e:	d909      	bls.n	800e674 <_scanf_i+0x17c>
 800e660:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e664:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e668:	4632      	mov	r2, r6
 800e66a:	4650      	mov	r0, sl
 800e66c:	4798      	blx	r3
 800e66e:	f105 39ff 	add.w	r9, r5, #4294967295
 800e672:	464d      	mov	r5, r9
 800e674:	42bd      	cmp	r5, r7
 800e676:	d028      	beq.n	800e6ca <_scanf_i+0x1d2>
 800e678:	6822      	ldr	r2, [r4, #0]
 800e67a:	f012 0210 	ands.w	r2, r2, #16
 800e67e:	d113      	bne.n	800e6a8 <_scanf_i+0x1b0>
 800e680:	702a      	strb	r2, [r5, #0]
 800e682:	6863      	ldr	r3, [r4, #4]
 800e684:	9e01      	ldr	r6, [sp, #4]
 800e686:	4639      	mov	r1, r7
 800e688:	4650      	mov	r0, sl
 800e68a:	47b0      	blx	r6
 800e68c:	f8d8 3000 	ldr.w	r3, [r8]
 800e690:	6821      	ldr	r1, [r4, #0]
 800e692:	1d1a      	adds	r2, r3, #4
 800e694:	f8c8 2000 	str.w	r2, [r8]
 800e698:	f011 0f20 	tst.w	r1, #32
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	d00f      	beq.n	800e6c0 <_scanf_i+0x1c8>
 800e6a0:	6018      	str	r0, [r3, #0]
 800e6a2:	68e3      	ldr	r3, [r4, #12]
 800e6a4:	3301      	adds	r3, #1
 800e6a6:	60e3      	str	r3, [r4, #12]
 800e6a8:	6923      	ldr	r3, [r4, #16]
 800e6aa:	1bed      	subs	r5, r5, r7
 800e6ac:	445d      	add	r5, fp
 800e6ae:	442b      	add	r3, r5
 800e6b0:	6123      	str	r3, [r4, #16]
 800e6b2:	2000      	movs	r0, #0
 800e6b4:	b007      	add	sp, #28
 800e6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6ba:	f04f 0b00 	mov.w	fp, #0
 800e6be:	e7ca      	b.n	800e656 <_scanf_i+0x15e>
 800e6c0:	07ca      	lsls	r2, r1, #31
 800e6c2:	bf4c      	ite	mi
 800e6c4:	8018      	strhmi	r0, [r3, #0]
 800e6c6:	6018      	strpl	r0, [r3, #0]
 800e6c8:	e7eb      	b.n	800e6a2 <_scanf_i+0x1aa>
 800e6ca:	2001      	movs	r0, #1
 800e6cc:	e7f2      	b.n	800e6b4 <_scanf_i+0x1bc>
 800e6ce:	bf00      	nop
 800e6d0:	0800f304 	.word	0x0800f304
 800e6d4:	0800eaad 	.word	0x0800eaad
 800e6d8:	0800eb8d 	.word	0x0800eb8d
 800e6dc:	0800f6c3 	.word	0x0800f6c3

0800e6e0 <__sflush_r>:
 800e6e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6e8:	0716      	lsls	r6, r2, #28
 800e6ea:	4605      	mov	r5, r0
 800e6ec:	460c      	mov	r4, r1
 800e6ee:	d454      	bmi.n	800e79a <__sflush_r+0xba>
 800e6f0:	684b      	ldr	r3, [r1, #4]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	dc02      	bgt.n	800e6fc <__sflush_r+0x1c>
 800e6f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	dd48      	ble.n	800e78e <__sflush_r+0xae>
 800e6fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e6fe:	2e00      	cmp	r6, #0
 800e700:	d045      	beq.n	800e78e <__sflush_r+0xae>
 800e702:	2300      	movs	r3, #0
 800e704:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e708:	682f      	ldr	r7, [r5, #0]
 800e70a:	6a21      	ldr	r1, [r4, #32]
 800e70c:	602b      	str	r3, [r5, #0]
 800e70e:	d030      	beq.n	800e772 <__sflush_r+0x92>
 800e710:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e712:	89a3      	ldrh	r3, [r4, #12]
 800e714:	0759      	lsls	r1, r3, #29
 800e716:	d505      	bpl.n	800e724 <__sflush_r+0x44>
 800e718:	6863      	ldr	r3, [r4, #4]
 800e71a:	1ad2      	subs	r2, r2, r3
 800e71c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e71e:	b10b      	cbz	r3, 800e724 <__sflush_r+0x44>
 800e720:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e722:	1ad2      	subs	r2, r2, r3
 800e724:	2300      	movs	r3, #0
 800e726:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e728:	6a21      	ldr	r1, [r4, #32]
 800e72a:	4628      	mov	r0, r5
 800e72c:	47b0      	blx	r6
 800e72e:	1c43      	adds	r3, r0, #1
 800e730:	89a3      	ldrh	r3, [r4, #12]
 800e732:	d106      	bne.n	800e742 <__sflush_r+0x62>
 800e734:	6829      	ldr	r1, [r5, #0]
 800e736:	291d      	cmp	r1, #29
 800e738:	d82b      	bhi.n	800e792 <__sflush_r+0xb2>
 800e73a:	4a2a      	ldr	r2, [pc, #168]	@ (800e7e4 <__sflush_r+0x104>)
 800e73c:	410a      	asrs	r2, r1
 800e73e:	07d6      	lsls	r6, r2, #31
 800e740:	d427      	bmi.n	800e792 <__sflush_r+0xb2>
 800e742:	2200      	movs	r2, #0
 800e744:	6062      	str	r2, [r4, #4]
 800e746:	04d9      	lsls	r1, r3, #19
 800e748:	6922      	ldr	r2, [r4, #16]
 800e74a:	6022      	str	r2, [r4, #0]
 800e74c:	d504      	bpl.n	800e758 <__sflush_r+0x78>
 800e74e:	1c42      	adds	r2, r0, #1
 800e750:	d101      	bne.n	800e756 <__sflush_r+0x76>
 800e752:	682b      	ldr	r3, [r5, #0]
 800e754:	b903      	cbnz	r3, 800e758 <__sflush_r+0x78>
 800e756:	6560      	str	r0, [r4, #84]	@ 0x54
 800e758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e75a:	602f      	str	r7, [r5, #0]
 800e75c:	b1b9      	cbz	r1, 800e78e <__sflush_r+0xae>
 800e75e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e762:	4299      	cmp	r1, r3
 800e764:	d002      	beq.n	800e76c <__sflush_r+0x8c>
 800e766:	4628      	mov	r0, r5
 800e768:	f7fe f95e 	bl	800ca28 <_free_r>
 800e76c:	2300      	movs	r3, #0
 800e76e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e770:	e00d      	b.n	800e78e <__sflush_r+0xae>
 800e772:	2301      	movs	r3, #1
 800e774:	4628      	mov	r0, r5
 800e776:	47b0      	blx	r6
 800e778:	4602      	mov	r2, r0
 800e77a:	1c50      	adds	r0, r2, #1
 800e77c:	d1c9      	bne.n	800e712 <__sflush_r+0x32>
 800e77e:	682b      	ldr	r3, [r5, #0]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d0c6      	beq.n	800e712 <__sflush_r+0x32>
 800e784:	2b1d      	cmp	r3, #29
 800e786:	d001      	beq.n	800e78c <__sflush_r+0xac>
 800e788:	2b16      	cmp	r3, #22
 800e78a:	d11e      	bne.n	800e7ca <__sflush_r+0xea>
 800e78c:	602f      	str	r7, [r5, #0]
 800e78e:	2000      	movs	r0, #0
 800e790:	e022      	b.n	800e7d8 <__sflush_r+0xf8>
 800e792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e796:	b21b      	sxth	r3, r3
 800e798:	e01b      	b.n	800e7d2 <__sflush_r+0xf2>
 800e79a:	690f      	ldr	r7, [r1, #16]
 800e79c:	2f00      	cmp	r7, #0
 800e79e:	d0f6      	beq.n	800e78e <__sflush_r+0xae>
 800e7a0:	0793      	lsls	r3, r2, #30
 800e7a2:	680e      	ldr	r6, [r1, #0]
 800e7a4:	bf08      	it	eq
 800e7a6:	694b      	ldreq	r3, [r1, #20]
 800e7a8:	600f      	str	r7, [r1, #0]
 800e7aa:	bf18      	it	ne
 800e7ac:	2300      	movne	r3, #0
 800e7ae:	eba6 0807 	sub.w	r8, r6, r7
 800e7b2:	608b      	str	r3, [r1, #8]
 800e7b4:	f1b8 0f00 	cmp.w	r8, #0
 800e7b8:	dde9      	ble.n	800e78e <__sflush_r+0xae>
 800e7ba:	6a21      	ldr	r1, [r4, #32]
 800e7bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e7be:	4643      	mov	r3, r8
 800e7c0:	463a      	mov	r2, r7
 800e7c2:	4628      	mov	r0, r5
 800e7c4:	47b0      	blx	r6
 800e7c6:	2800      	cmp	r0, #0
 800e7c8:	dc08      	bgt.n	800e7dc <__sflush_r+0xfc>
 800e7ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7d2:	81a3      	strh	r3, [r4, #12]
 800e7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7dc:	4407      	add	r7, r0
 800e7de:	eba8 0800 	sub.w	r8, r8, r0
 800e7e2:	e7e7      	b.n	800e7b4 <__sflush_r+0xd4>
 800e7e4:	dfbffffe 	.word	0xdfbffffe

0800e7e8 <_fflush_r>:
 800e7e8:	b538      	push	{r3, r4, r5, lr}
 800e7ea:	690b      	ldr	r3, [r1, #16]
 800e7ec:	4605      	mov	r5, r0
 800e7ee:	460c      	mov	r4, r1
 800e7f0:	b913      	cbnz	r3, 800e7f8 <_fflush_r+0x10>
 800e7f2:	2500      	movs	r5, #0
 800e7f4:	4628      	mov	r0, r5
 800e7f6:	bd38      	pop	{r3, r4, r5, pc}
 800e7f8:	b118      	cbz	r0, 800e802 <_fflush_r+0x1a>
 800e7fa:	6a03      	ldr	r3, [r0, #32]
 800e7fc:	b90b      	cbnz	r3, 800e802 <_fflush_r+0x1a>
 800e7fe:	f7fd ff0b 	bl	800c618 <__sinit>
 800e802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d0f3      	beq.n	800e7f2 <_fflush_r+0xa>
 800e80a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e80c:	07d0      	lsls	r0, r2, #31
 800e80e:	d404      	bmi.n	800e81a <_fflush_r+0x32>
 800e810:	0599      	lsls	r1, r3, #22
 800e812:	d402      	bmi.n	800e81a <_fflush_r+0x32>
 800e814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e816:	f7fe f8ee 	bl	800c9f6 <__retarget_lock_acquire_recursive>
 800e81a:	4628      	mov	r0, r5
 800e81c:	4621      	mov	r1, r4
 800e81e:	f7ff ff5f 	bl	800e6e0 <__sflush_r>
 800e822:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e824:	07da      	lsls	r2, r3, #31
 800e826:	4605      	mov	r5, r0
 800e828:	d4e4      	bmi.n	800e7f4 <_fflush_r+0xc>
 800e82a:	89a3      	ldrh	r3, [r4, #12]
 800e82c:	059b      	lsls	r3, r3, #22
 800e82e:	d4e1      	bmi.n	800e7f4 <_fflush_r+0xc>
 800e830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e832:	f7fe f8e1 	bl	800c9f8 <__retarget_lock_release_recursive>
 800e836:	e7dd      	b.n	800e7f4 <_fflush_r+0xc>

0800e838 <__sccl>:
 800e838:	b570      	push	{r4, r5, r6, lr}
 800e83a:	780b      	ldrb	r3, [r1, #0]
 800e83c:	4604      	mov	r4, r0
 800e83e:	2b5e      	cmp	r3, #94	@ 0x5e
 800e840:	bf0b      	itete	eq
 800e842:	784b      	ldrbeq	r3, [r1, #1]
 800e844:	1c4a      	addne	r2, r1, #1
 800e846:	1c8a      	addeq	r2, r1, #2
 800e848:	2100      	movne	r1, #0
 800e84a:	bf08      	it	eq
 800e84c:	2101      	moveq	r1, #1
 800e84e:	3801      	subs	r0, #1
 800e850:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e854:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e858:	42a8      	cmp	r0, r5
 800e85a:	d1fb      	bne.n	800e854 <__sccl+0x1c>
 800e85c:	b90b      	cbnz	r3, 800e862 <__sccl+0x2a>
 800e85e:	1e50      	subs	r0, r2, #1
 800e860:	bd70      	pop	{r4, r5, r6, pc}
 800e862:	f081 0101 	eor.w	r1, r1, #1
 800e866:	54e1      	strb	r1, [r4, r3]
 800e868:	4610      	mov	r0, r2
 800e86a:	4602      	mov	r2, r0
 800e86c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e870:	2d2d      	cmp	r5, #45	@ 0x2d
 800e872:	d005      	beq.n	800e880 <__sccl+0x48>
 800e874:	2d5d      	cmp	r5, #93	@ 0x5d
 800e876:	d016      	beq.n	800e8a6 <__sccl+0x6e>
 800e878:	2d00      	cmp	r5, #0
 800e87a:	d0f1      	beq.n	800e860 <__sccl+0x28>
 800e87c:	462b      	mov	r3, r5
 800e87e:	e7f2      	b.n	800e866 <__sccl+0x2e>
 800e880:	7846      	ldrb	r6, [r0, #1]
 800e882:	2e5d      	cmp	r6, #93	@ 0x5d
 800e884:	d0fa      	beq.n	800e87c <__sccl+0x44>
 800e886:	42b3      	cmp	r3, r6
 800e888:	dcf8      	bgt.n	800e87c <__sccl+0x44>
 800e88a:	3002      	adds	r0, #2
 800e88c:	461a      	mov	r2, r3
 800e88e:	3201      	adds	r2, #1
 800e890:	4296      	cmp	r6, r2
 800e892:	54a1      	strb	r1, [r4, r2]
 800e894:	dcfb      	bgt.n	800e88e <__sccl+0x56>
 800e896:	1af2      	subs	r2, r6, r3
 800e898:	3a01      	subs	r2, #1
 800e89a:	1c5d      	adds	r5, r3, #1
 800e89c:	42b3      	cmp	r3, r6
 800e89e:	bfa8      	it	ge
 800e8a0:	2200      	movge	r2, #0
 800e8a2:	18ab      	adds	r3, r5, r2
 800e8a4:	e7e1      	b.n	800e86a <__sccl+0x32>
 800e8a6:	4610      	mov	r0, r2
 800e8a8:	e7da      	b.n	800e860 <__sccl+0x28>

0800e8aa <__submore>:
 800e8aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ae:	460c      	mov	r4, r1
 800e8b0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e8b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8b6:	4299      	cmp	r1, r3
 800e8b8:	d11d      	bne.n	800e8f6 <__submore+0x4c>
 800e8ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e8be:	f7fc ff4d 	bl	800b75c <_malloc_r>
 800e8c2:	b918      	cbnz	r0, 800e8cc <__submore+0x22>
 800e8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e8d0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e8d2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e8d6:	6360      	str	r0, [r4, #52]	@ 0x34
 800e8d8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e8dc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e8e0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e8e4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e8e8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e8ec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e8f0:	6020      	str	r0, [r4, #0]
 800e8f2:	2000      	movs	r0, #0
 800e8f4:	e7e8      	b.n	800e8c8 <__submore+0x1e>
 800e8f6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e8f8:	0077      	lsls	r7, r6, #1
 800e8fa:	463a      	mov	r2, r7
 800e8fc:	f7fc ffc2 	bl	800b884 <_realloc_r>
 800e900:	4605      	mov	r5, r0
 800e902:	2800      	cmp	r0, #0
 800e904:	d0de      	beq.n	800e8c4 <__submore+0x1a>
 800e906:	eb00 0806 	add.w	r8, r0, r6
 800e90a:	4601      	mov	r1, r0
 800e90c:	4632      	mov	r2, r6
 800e90e:	4640      	mov	r0, r8
 800e910:	f7fe f873 	bl	800c9fa <memcpy>
 800e914:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e918:	f8c4 8000 	str.w	r8, [r4]
 800e91c:	e7e9      	b.n	800e8f2 <__submore+0x48>

0800e91e <memmove>:
 800e91e:	4288      	cmp	r0, r1
 800e920:	b510      	push	{r4, lr}
 800e922:	eb01 0402 	add.w	r4, r1, r2
 800e926:	d902      	bls.n	800e92e <memmove+0x10>
 800e928:	4284      	cmp	r4, r0
 800e92a:	4623      	mov	r3, r4
 800e92c:	d807      	bhi.n	800e93e <memmove+0x20>
 800e92e:	1e43      	subs	r3, r0, #1
 800e930:	42a1      	cmp	r1, r4
 800e932:	d008      	beq.n	800e946 <memmove+0x28>
 800e934:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e938:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e93c:	e7f8      	b.n	800e930 <memmove+0x12>
 800e93e:	4402      	add	r2, r0
 800e940:	4601      	mov	r1, r0
 800e942:	428a      	cmp	r2, r1
 800e944:	d100      	bne.n	800e948 <memmove+0x2a>
 800e946:	bd10      	pop	{r4, pc}
 800e948:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e94c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e950:	e7f7      	b.n	800e942 <memmove+0x24>
	...

0800e954 <__assert_func>:
 800e954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e956:	4614      	mov	r4, r2
 800e958:	461a      	mov	r2, r3
 800e95a:	4b09      	ldr	r3, [pc, #36]	@ (800e980 <__assert_func+0x2c>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	4605      	mov	r5, r0
 800e960:	68d8      	ldr	r0, [r3, #12]
 800e962:	b954      	cbnz	r4, 800e97a <__assert_func+0x26>
 800e964:	4b07      	ldr	r3, [pc, #28]	@ (800e984 <__assert_func+0x30>)
 800e966:	461c      	mov	r4, r3
 800e968:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e96c:	9100      	str	r1, [sp, #0]
 800e96e:	462b      	mov	r3, r5
 800e970:	4905      	ldr	r1, [pc, #20]	@ (800e988 <__assert_func+0x34>)
 800e972:	f000 f90d 	bl	800eb90 <fiprintf>
 800e976:	f000 f91d 	bl	800ebb4 <abort>
 800e97a:	4b04      	ldr	r3, [pc, #16]	@ (800e98c <__assert_func+0x38>)
 800e97c:	e7f4      	b.n	800e968 <__assert_func+0x14>
 800e97e:	bf00      	nop
 800e980:	20000198 	.word	0x20000198
 800e984:	0800f709 	.word	0x0800f709
 800e988:	0800f6db 	.word	0x0800f6db
 800e98c:	0800f6ce 	.word	0x0800f6ce

0800e990 <_calloc_r>:
 800e990:	b570      	push	{r4, r5, r6, lr}
 800e992:	fba1 5402 	umull	r5, r4, r1, r2
 800e996:	b93c      	cbnz	r4, 800e9a8 <_calloc_r+0x18>
 800e998:	4629      	mov	r1, r5
 800e99a:	f7fc fedf 	bl	800b75c <_malloc_r>
 800e99e:	4606      	mov	r6, r0
 800e9a0:	b928      	cbnz	r0, 800e9ae <_calloc_r+0x1e>
 800e9a2:	2600      	movs	r6, #0
 800e9a4:	4630      	mov	r0, r6
 800e9a6:	bd70      	pop	{r4, r5, r6, pc}
 800e9a8:	220c      	movs	r2, #12
 800e9aa:	6002      	str	r2, [r0, #0]
 800e9ac:	e7f9      	b.n	800e9a2 <_calloc_r+0x12>
 800e9ae:	462a      	mov	r2, r5
 800e9b0:	4621      	mov	r1, r4
 800e9b2:	f7fd ff2f 	bl	800c814 <memset>
 800e9b6:	e7f5      	b.n	800e9a4 <_calloc_r+0x14>

0800e9b8 <_strtol_l.constprop.0>:
 800e9b8:	2b24      	cmp	r3, #36	@ 0x24
 800e9ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9be:	4686      	mov	lr, r0
 800e9c0:	4690      	mov	r8, r2
 800e9c2:	d801      	bhi.n	800e9c8 <_strtol_l.constprop.0+0x10>
 800e9c4:	2b01      	cmp	r3, #1
 800e9c6:	d106      	bne.n	800e9d6 <_strtol_l.constprop.0+0x1e>
 800e9c8:	f7fd ffea 	bl	800c9a0 <__errno>
 800e9cc:	2316      	movs	r3, #22
 800e9ce:	6003      	str	r3, [r0, #0]
 800e9d0:	2000      	movs	r0, #0
 800e9d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9d6:	4834      	ldr	r0, [pc, #208]	@ (800eaa8 <_strtol_l.constprop.0+0xf0>)
 800e9d8:	460d      	mov	r5, r1
 800e9da:	462a      	mov	r2, r5
 800e9dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e9e0:	5d06      	ldrb	r6, [r0, r4]
 800e9e2:	f016 0608 	ands.w	r6, r6, #8
 800e9e6:	d1f8      	bne.n	800e9da <_strtol_l.constprop.0+0x22>
 800e9e8:	2c2d      	cmp	r4, #45	@ 0x2d
 800e9ea:	d12d      	bne.n	800ea48 <_strtol_l.constprop.0+0x90>
 800e9ec:	782c      	ldrb	r4, [r5, #0]
 800e9ee:	2601      	movs	r6, #1
 800e9f0:	1c95      	adds	r5, r2, #2
 800e9f2:	f033 0210 	bics.w	r2, r3, #16
 800e9f6:	d109      	bne.n	800ea0c <_strtol_l.constprop.0+0x54>
 800e9f8:	2c30      	cmp	r4, #48	@ 0x30
 800e9fa:	d12a      	bne.n	800ea52 <_strtol_l.constprop.0+0x9a>
 800e9fc:	782a      	ldrb	r2, [r5, #0]
 800e9fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ea02:	2a58      	cmp	r2, #88	@ 0x58
 800ea04:	d125      	bne.n	800ea52 <_strtol_l.constprop.0+0x9a>
 800ea06:	786c      	ldrb	r4, [r5, #1]
 800ea08:	2310      	movs	r3, #16
 800ea0a:	3502      	adds	r5, #2
 800ea0c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ea10:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ea14:	2200      	movs	r2, #0
 800ea16:	fbbc f9f3 	udiv	r9, ip, r3
 800ea1a:	4610      	mov	r0, r2
 800ea1c:	fb03 ca19 	mls	sl, r3, r9, ip
 800ea20:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ea24:	2f09      	cmp	r7, #9
 800ea26:	d81b      	bhi.n	800ea60 <_strtol_l.constprop.0+0xa8>
 800ea28:	463c      	mov	r4, r7
 800ea2a:	42a3      	cmp	r3, r4
 800ea2c:	dd27      	ble.n	800ea7e <_strtol_l.constprop.0+0xc6>
 800ea2e:	1c57      	adds	r7, r2, #1
 800ea30:	d007      	beq.n	800ea42 <_strtol_l.constprop.0+0x8a>
 800ea32:	4581      	cmp	r9, r0
 800ea34:	d320      	bcc.n	800ea78 <_strtol_l.constprop.0+0xc0>
 800ea36:	d101      	bne.n	800ea3c <_strtol_l.constprop.0+0x84>
 800ea38:	45a2      	cmp	sl, r4
 800ea3a:	db1d      	blt.n	800ea78 <_strtol_l.constprop.0+0xc0>
 800ea3c:	fb00 4003 	mla	r0, r0, r3, r4
 800ea40:	2201      	movs	r2, #1
 800ea42:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea46:	e7eb      	b.n	800ea20 <_strtol_l.constprop.0+0x68>
 800ea48:	2c2b      	cmp	r4, #43	@ 0x2b
 800ea4a:	bf04      	itt	eq
 800ea4c:	782c      	ldrbeq	r4, [r5, #0]
 800ea4e:	1c95      	addeq	r5, r2, #2
 800ea50:	e7cf      	b.n	800e9f2 <_strtol_l.constprop.0+0x3a>
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d1da      	bne.n	800ea0c <_strtol_l.constprop.0+0x54>
 800ea56:	2c30      	cmp	r4, #48	@ 0x30
 800ea58:	bf0c      	ite	eq
 800ea5a:	2308      	moveq	r3, #8
 800ea5c:	230a      	movne	r3, #10
 800ea5e:	e7d5      	b.n	800ea0c <_strtol_l.constprop.0+0x54>
 800ea60:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ea64:	2f19      	cmp	r7, #25
 800ea66:	d801      	bhi.n	800ea6c <_strtol_l.constprop.0+0xb4>
 800ea68:	3c37      	subs	r4, #55	@ 0x37
 800ea6a:	e7de      	b.n	800ea2a <_strtol_l.constprop.0+0x72>
 800ea6c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ea70:	2f19      	cmp	r7, #25
 800ea72:	d804      	bhi.n	800ea7e <_strtol_l.constprop.0+0xc6>
 800ea74:	3c57      	subs	r4, #87	@ 0x57
 800ea76:	e7d8      	b.n	800ea2a <_strtol_l.constprop.0+0x72>
 800ea78:	f04f 32ff 	mov.w	r2, #4294967295
 800ea7c:	e7e1      	b.n	800ea42 <_strtol_l.constprop.0+0x8a>
 800ea7e:	1c53      	adds	r3, r2, #1
 800ea80:	d108      	bne.n	800ea94 <_strtol_l.constprop.0+0xdc>
 800ea82:	2322      	movs	r3, #34	@ 0x22
 800ea84:	f8ce 3000 	str.w	r3, [lr]
 800ea88:	4660      	mov	r0, ip
 800ea8a:	f1b8 0f00 	cmp.w	r8, #0
 800ea8e:	d0a0      	beq.n	800e9d2 <_strtol_l.constprop.0+0x1a>
 800ea90:	1e69      	subs	r1, r5, #1
 800ea92:	e006      	b.n	800eaa2 <_strtol_l.constprop.0+0xea>
 800ea94:	b106      	cbz	r6, 800ea98 <_strtol_l.constprop.0+0xe0>
 800ea96:	4240      	negs	r0, r0
 800ea98:	f1b8 0f00 	cmp.w	r8, #0
 800ea9c:	d099      	beq.n	800e9d2 <_strtol_l.constprop.0+0x1a>
 800ea9e:	2a00      	cmp	r2, #0
 800eaa0:	d1f6      	bne.n	800ea90 <_strtol_l.constprop.0+0xd8>
 800eaa2:	f8c8 1000 	str.w	r1, [r8]
 800eaa6:	e794      	b.n	800e9d2 <_strtol_l.constprop.0+0x1a>
 800eaa8:	0800f399 	.word	0x0800f399

0800eaac <_strtol_r>:
 800eaac:	f7ff bf84 	b.w	800e9b8 <_strtol_l.constprop.0>

0800eab0 <_strtoul_l.constprop.0>:
 800eab0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eab4:	4e34      	ldr	r6, [pc, #208]	@ (800eb88 <_strtoul_l.constprop.0+0xd8>)
 800eab6:	4686      	mov	lr, r0
 800eab8:	460d      	mov	r5, r1
 800eaba:	4628      	mov	r0, r5
 800eabc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eac0:	5d37      	ldrb	r7, [r6, r4]
 800eac2:	f017 0708 	ands.w	r7, r7, #8
 800eac6:	d1f8      	bne.n	800eaba <_strtoul_l.constprop.0+0xa>
 800eac8:	2c2d      	cmp	r4, #45	@ 0x2d
 800eaca:	d12f      	bne.n	800eb2c <_strtoul_l.constprop.0+0x7c>
 800eacc:	782c      	ldrb	r4, [r5, #0]
 800eace:	2701      	movs	r7, #1
 800ead0:	1c85      	adds	r5, r0, #2
 800ead2:	f033 0010 	bics.w	r0, r3, #16
 800ead6:	d109      	bne.n	800eaec <_strtoul_l.constprop.0+0x3c>
 800ead8:	2c30      	cmp	r4, #48	@ 0x30
 800eada:	d12c      	bne.n	800eb36 <_strtoul_l.constprop.0+0x86>
 800eadc:	7828      	ldrb	r0, [r5, #0]
 800eade:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800eae2:	2858      	cmp	r0, #88	@ 0x58
 800eae4:	d127      	bne.n	800eb36 <_strtoul_l.constprop.0+0x86>
 800eae6:	786c      	ldrb	r4, [r5, #1]
 800eae8:	2310      	movs	r3, #16
 800eaea:	3502      	adds	r5, #2
 800eaec:	f04f 38ff 	mov.w	r8, #4294967295
 800eaf0:	2600      	movs	r6, #0
 800eaf2:	fbb8 f8f3 	udiv	r8, r8, r3
 800eaf6:	fb03 f908 	mul.w	r9, r3, r8
 800eafa:	ea6f 0909 	mvn.w	r9, r9
 800eafe:	4630      	mov	r0, r6
 800eb00:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800eb04:	f1bc 0f09 	cmp.w	ip, #9
 800eb08:	d81c      	bhi.n	800eb44 <_strtoul_l.constprop.0+0x94>
 800eb0a:	4664      	mov	r4, ip
 800eb0c:	42a3      	cmp	r3, r4
 800eb0e:	dd2a      	ble.n	800eb66 <_strtoul_l.constprop.0+0xb6>
 800eb10:	f1b6 3fff 	cmp.w	r6, #4294967295
 800eb14:	d007      	beq.n	800eb26 <_strtoul_l.constprop.0+0x76>
 800eb16:	4580      	cmp	r8, r0
 800eb18:	d322      	bcc.n	800eb60 <_strtoul_l.constprop.0+0xb0>
 800eb1a:	d101      	bne.n	800eb20 <_strtoul_l.constprop.0+0x70>
 800eb1c:	45a1      	cmp	r9, r4
 800eb1e:	db1f      	blt.n	800eb60 <_strtoul_l.constprop.0+0xb0>
 800eb20:	fb00 4003 	mla	r0, r0, r3, r4
 800eb24:	2601      	movs	r6, #1
 800eb26:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb2a:	e7e9      	b.n	800eb00 <_strtoul_l.constprop.0+0x50>
 800eb2c:	2c2b      	cmp	r4, #43	@ 0x2b
 800eb2e:	bf04      	itt	eq
 800eb30:	782c      	ldrbeq	r4, [r5, #0]
 800eb32:	1c85      	addeq	r5, r0, #2
 800eb34:	e7cd      	b.n	800ead2 <_strtoul_l.constprop.0+0x22>
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d1d8      	bne.n	800eaec <_strtoul_l.constprop.0+0x3c>
 800eb3a:	2c30      	cmp	r4, #48	@ 0x30
 800eb3c:	bf0c      	ite	eq
 800eb3e:	2308      	moveq	r3, #8
 800eb40:	230a      	movne	r3, #10
 800eb42:	e7d3      	b.n	800eaec <_strtoul_l.constprop.0+0x3c>
 800eb44:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800eb48:	f1bc 0f19 	cmp.w	ip, #25
 800eb4c:	d801      	bhi.n	800eb52 <_strtoul_l.constprop.0+0xa2>
 800eb4e:	3c37      	subs	r4, #55	@ 0x37
 800eb50:	e7dc      	b.n	800eb0c <_strtoul_l.constprop.0+0x5c>
 800eb52:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800eb56:	f1bc 0f19 	cmp.w	ip, #25
 800eb5a:	d804      	bhi.n	800eb66 <_strtoul_l.constprop.0+0xb6>
 800eb5c:	3c57      	subs	r4, #87	@ 0x57
 800eb5e:	e7d5      	b.n	800eb0c <_strtoul_l.constprop.0+0x5c>
 800eb60:	f04f 36ff 	mov.w	r6, #4294967295
 800eb64:	e7df      	b.n	800eb26 <_strtoul_l.constprop.0+0x76>
 800eb66:	1c73      	adds	r3, r6, #1
 800eb68:	d106      	bne.n	800eb78 <_strtoul_l.constprop.0+0xc8>
 800eb6a:	2322      	movs	r3, #34	@ 0x22
 800eb6c:	f8ce 3000 	str.w	r3, [lr]
 800eb70:	4630      	mov	r0, r6
 800eb72:	b932      	cbnz	r2, 800eb82 <_strtoul_l.constprop.0+0xd2>
 800eb74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb78:	b107      	cbz	r7, 800eb7c <_strtoul_l.constprop.0+0xcc>
 800eb7a:	4240      	negs	r0, r0
 800eb7c:	2a00      	cmp	r2, #0
 800eb7e:	d0f9      	beq.n	800eb74 <_strtoul_l.constprop.0+0xc4>
 800eb80:	b106      	cbz	r6, 800eb84 <_strtoul_l.constprop.0+0xd4>
 800eb82:	1e69      	subs	r1, r5, #1
 800eb84:	6011      	str	r1, [r2, #0]
 800eb86:	e7f5      	b.n	800eb74 <_strtoul_l.constprop.0+0xc4>
 800eb88:	0800f399 	.word	0x0800f399

0800eb8c <_strtoul_r>:
 800eb8c:	f7ff bf90 	b.w	800eab0 <_strtoul_l.constprop.0>

0800eb90 <fiprintf>:
 800eb90:	b40e      	push	{r1, r2, r3}
 800eb92:	b503      	push	{r0, r1, lr}
 800eb94:	4601      	mov	r1, r0
 800eb96:	ab03      	add	r3, sp, #12
 800eb98:	4805      	ldr	r0, [pc, #20]	@ (800ebb0 <fiprintf+0x20>)
 800eb9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb9e:	6800      	ldr	r0, [r0, #0]
 800eba0:	9301      	str	r3, [sp, #4]
 800eba2:	f000 f837 	bl	800ec14 <_vfiprintf_r>
 800eba6:	b002      	add	sp, #8
 800eba8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebac:	b003      	add	sp, #12
 800ebae:	4770      	bx	lr
 800ebb0:	20000198 	.word	0x20000198

0800ebb4 <abort>:
 800ebb4:	b508      	push	{r3, lr}
 800ebb6:	2006      	movs	r0, #6
 800ebb8:	f000 fa00 	bl	800efbc <raise>
 800ebbc:	2001      	movs	r0, #1
 800ebbe:	f7f5 ff71 	bl	8004aa4 <_exit>

0800ebc2 <__sfputc_r>:
 800ebc2:	6893      	ldr	r3, [r2, #8]
 800ebc4:	3b01      	subs	r3, #1
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	b410      	push	{r4}
 800ebca:	6093      	str	r3, [r2, #8]
 800ebcc:	da08      	bge.n	800ebe0 <__sfputc_r+0x1e>
 800ebce:	6994      	ldr	r4, [r2, #24]
 800ebd0:	42a3      	cmp	r3, r4
 800ebd2:	db01      	blt.n	800ebd8 <__sfputc_r+0x16>
 800ebd4:	290a      	cmp	r1, #10
 800ebd6:	d103      	bne.n	800ebe0 <__sfputc_r+0x1e>
 800ebd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebdc:	f000 b932 	b.w	800ee44 <__swbuf_r>
 800ebe0:	6813      	ldr	r3, [r2, #0]
 800ebe2:	1c58      	adds	r0, r3, #1
 800ebe4:	6010      	str	r0, [r2, #0]
 800ebe6:	7019      	strb	r1, [r3, #0]
 800ebe8:	4608      	mov	r0, r1
 800ebea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ebee:	4770      	bx	lr

0800ebf0 <__sfputs_r>:
 800ebf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebf2:	4606      	mov	r6, r0
 800ebf4:	460f      	mov	r7, r1
 800ebf6:	4614      	mov	r4, r2
 800ebf8:	18d5      	adds	r5, r2, r3
 800ebfa:	42ac      	cmp	r4, r5
 800ebfc:	d101      	bne.n	800ec02 <__sfputs_r+0x12>
 800ebfe:	2000      	movs	r0, #0
 800ec00:	e007      	b.n	800ec12 <__sfputs_r+0x22>
 800ec02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec06:	463a      	mov	r2, r7
 800ec08:	4630      	mov	r0, r6
 800ec0a:	f7ff ffda 	bl	800ebc2 <__sfputc_r>
 800ec0e:	1c43      	adds	r3, r0, #1
 800ec10:	d1f3      	bne.n	800ebfa <__sfputs_r+0xa>
 800ec12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ec14 <_vfiprintf_r>:
 800ec14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec18:	460d      	mov	r5, r1
 800ec1a:	b09d      	sub	sp, #116	@ 0x74
 800ec1c:	4614      	mov	r4, r2
 800ec1e:	4698      	mov	r8, r3
 800ec20:	4606      	mov	r6, r0
 800ec22:	b118      	cbz	r0, 800ec2c <_vfiprintf_r+0x18>
 800ec24:	6a03      	ldr	r3, [r0, #32]
 800ec26:	b90b      	cbnz	r3, 800ec2c <_vfiprintf_r+0x18>
 800ec28:	f7fd fcf6 	bl	800c618 <__sinit>
 800ec2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec2e:	07d9      	lsls	r1, r3, #31
 800ec30:	d405      	bmi.n	800ec3e <_vfiprintf_r+0x2a>
 800ec32:	89ab      	ldrh	r3, [r5, #12]
 800ec34:	059a      	lsls	r2, r3, #22
 800ec36:	d402      	bmi.n	800ec3e <_vfiprintf_r+0x2a>
 800ec38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec3a:	f7fd fedc 	bl	800c9f6 <__retarget_lock_acquire_recursive>
 800ec3e:	89ab      	ldrh	r3, [r5, #12]
 800ec40:	071b      	lsls	r3, r3, #28
 800ec42:	d501      	bpl.n	800ec48 <_vfiprintf_r+0x34>
 800ec44:	692b      	ldr	r3, [r5, #16]
 800ec46:	b99b      	cbnz	r3, 800ec70 <_vfiprintf_r+0x5c>
 800ec48:	4629      	mov	r1, r5
 800ec4a:	4630      	mov	r0, r6
 800ec4c:	f000 f938 	bl	800eec0 <__swsetup_r>
 800ec50:	b170      	cbz	r0, 800ec70 <_vfiprintf_r+0x5c>
 800ec52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec54:	07dc      	lsls	r4, r3, #31
 800ec56:	d504      	bpl.n	800ec62 <_vfiprintf_r+0x4e>
 800ec58:	f04f 30ff 	mov.w	r0, #4294967295
 800ec5c:	b01d      	add	sp, #116	@ 0x74
 800ec5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec62:	89ab      	ldrh	r3, [r5, #12]
 800ec64:	0598      	lsls	r0, r3, #22
 800ec66:	d4f7      	bmi.n	800ec58 <_vfiprintf_r+0x44>
 800ec68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec6a:	f7fd fec5 	bl	800c9f8 <__retarget_lock_release_recursive>
 800ec6e:	e7f3      	b.n	800ec58 <_vfiprintf_r+0x44>
 800ec70:	2300      	movs	r3, #0
 800ec72:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec74:	2320      	movs	r3, #32
 800ec76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec7e:	2330      	movs	r3, #48	@ 0x30
 800ec80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ee30 <_vfiprintf_r+0x21c>
 800ec84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec88:	f04f 0901 	mov.w	r9, #1
 800ec8c:	4623      	mov	r3, r4
 800ec8e:	469a      	mov	sl, r3
 800ec90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec94:	b10a      	cbz	r2, 800ec9a <_vfiprintf_r+0x86>
 800ec96:	2a25      	cmp	r2, #37	@ 0x25
 800ec98:	d1f9      	bne.n	800ec8e <_vfiprintf_r+0x7a>
 800ec9a:	ebba 0b04 	subs.w	fp, sl, r4
 800ec9e:	d00b      	beq.n	800ecb8 <_vfiprintf_r+0xa4>
 800eca0:	465b      	mov	r3, fp
 800eca2:	4622      	mov	r2, r4
 800eca4:	4629      	mov	r1, r5
 800eca6:	4630      	mov	r0, r6
 800eca8:	f7ff ffa2 	bl	800ebf0 <__sfputs_r>
 800ecac:	3001      	adds	r0, #1
 800ecae:	f000 80a7 	beq.w	800ee00 <_vfiprintf_r+0x1ec>
 800ecb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecb4:	445a      	add	r2, fp
 800ecb6:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecb8:	f89a 3000 	ldrb.w	r3, [sl]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	f000 809f 	beq.w	800ee00 <_vfiprintf_r+0x1ec>
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	f04f 32ff 	mov.w	r2, #4294967295
 800ecc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eccc:	f10a 0a01 	add.w	sl, sl, #1
 800ecd0:	9304      	str	r3, [sp, #16]
 800ecd2:	9307      	str	r3, [sp, #28]
 800ecd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecd8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ecda:	4654      	mov	r4, sl
 800ecdc:	2205      	movs	r2, #5
 800ecde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ece2:	4853      	ldr	r0, [pc, #332]	@ (800ee30 <_vfiprintf_r+0x21c>)
 800ece4:	f7f1 fa8c 	bl	8000200 <memchr>
 800ece8:	9a04      	ldr	r2, [sp, #16]
 800ecea:	b9d8      	cbnz	r0, 800ed24 <_vfiprintf_r+0x110>
 800ecec:	06d1      	lsls	r1, r2, #27
 800ecee:	bf44      	itt	mi
 800ecf0:	2320      	movmi	r3, #32
 800ecf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecf6:	0713      	lsls	r3, r2, #28
 800ecf8:	bf44      	itt	mi
 800ecfa:	232b      	movmi	r3, #43	@ 0x2b
 800ecfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed00:	f89a 3000 	ldrb.w	r3, [sl]
 800ed04:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed06:	d015      	beq.n	800ed34 <_vfiprintf_r+0x120>
 800ed08:	9a07      	ldr	r2, [sp, #28]
 800ed0a:	4654      	mov	r4, sl
 800ed0c:	2000      	movs	r0, #0
 800ed0e:	f04f 0c0a 	mov.w	ip, #10
 800ed12:	4621      	mov	r1, r4
 800ed14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed18:	3b30      	subs	r3, #48	@ 0x30
 800ed1a:	2b09      	cmp	r3, #9
 800ed1c:	d94b      	bls.n	800edb6 <_vfiprintf_r+0x1a2>
 800ed1e:	b1b0      	cbz	r0, 800ed4e <_vfiprintf_r+0x13a>
 800ed20:	9207      	str	r2, [sp, #28]
 800ed22:	e014      	b.n	800ed4e <_vfiprintf_r+0x13a>
 800ed24:	eba0 0308 	sub.w	r3, r0, r8
 800ed28:	fa09 f303 	lsl.w	r3, r9, r3
 800ed2c:	4313      	orrs	r3, r2
 800ed2e:	9304      	str	r3, [sp, #16]
 800ed30:	46a2      	mov	sl, r4
 800ed32:	e7d2      	b.n	800ecda <_vfiprintf_r+0xc6>
 800ed34:	9b03      	ldr	r3, [sp, #12]
 800ed36:	1d19      	adds	r1, r3, #4
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	9103      	str	r1, [sp, #12]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	bfbb      	ittet	lt
 800ed40:	425b      	neglt	r3, r3
 800ed42:	f042 0202 	orrlt.w	r2, r2, #2
 800ed46:	9307      	strge	r3, [sp, #28]
 800ed48:	9307      	strlt	r3, [sp, #28]
 800ed4a:	bfb8      	it	lt
 800ed4c:	9204      	strlt	r2, [sp, #16]
 800ed4e:	7823      	ldrb	r3, [r4, #0]
 800ed50:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed52:	d10a      	bne.n	800ed6a <_vfiprintf_r+0x156>
 800ed54:	7863      	ldrb	r3, [r4, #1]
 800ed56:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed58:	d132      	bne.n	800edc0 <_vfiprintf_r+0x1ac>
 800ed5a:	9b03      	ldr	r3, [sp, #12]
 800ed5c:	1d1a      	adds	r2, r3, #4
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	9203      	str	r2, [sp, #12]
 800ed62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed66:	3402      	adds	r4, #2
 800ed68:	9305      	str	r3, [sp, #20]
 800ed6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ee40 <_vfiprintf_r+0x22c>
 800ed6e:	7821      	ldrb	r1, [r4, #0]
 800ed70:	2203      	movs	r2, #3
 800ed72:	4650      	mov	r0, sl
 800ed74:	f7f1 fa44 	bl	8000200 <memchr>
 800ed78:	b138      	cbz	r0, 800ed8a <_vfiprintf_r+0x176>
 800ed7a:	9b04      	ldr	r3, [sp, #16]
 800ed7c:	eba0 000a 	sub.w	r0, r0, sl
 800ed80:	2240      	movs	r2, #64	@ 0x40
 800ed82:	4082      	lsls	r2, r0
 800ed84:	4313      	orrs	r3, r2
 800ed86:	3401      	adds	r4, #1
 800ed88:	9304      	str	r3, [sp, #16]
 800ed8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed8e:	4829      	ldr	r0, [pc, #164]	@ (800ee34 <_vfiprintf_r+0x220>)
 800ed90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed94:	2206      	movs	r2, #6
 800ed96:	f7f1 fa33 	bl	8000200 <memchr>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	d03f      	beq.n	800ee1e <_vfiprintf_r+0x20a>
 800ed9e:	4b26      	ldr	r3, [pc, #152]	@ (800ee38 <_vfiprintf_r+0x224>)
 800eda0:	bb1b      	cbnz	r3, 800edea <_vfiprintf_r+0x1d6>
 800eda2:	9b03      	ldr	r3, [sp, #12]
 800eda4:	3307      	adds	r3, #7
 800eda6:	f023 0307 	bic.w	r3, r3, #7
 800edaa:	3308      	adds	r3, #8
 800edac:	9303      	str	r3, [sp, #12]
 800edae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edb0:	443b      	add	r3, r7
 800edb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800edb4:	e76a      	b.n	800ec8c <_vfiprintf_r+0x78>
 800edb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800edba:	460c      	mov	r4, r1
 800edbc:	2001      	movs	r0, #1
 800edbe:	e7a8      	b.n	800ed12 <_vfiprintf_r+0xfe>
 800edc0:	2300      	movs	r3, #0
 800edc2:	3401      	adds	r4, #1
 800edc4:	9305      	str	r3, [sp, #20]
 800edc6:	4619      	mov	r1, r3
 800edc8:	f04f 0c0a 	mov.w	ip, #10
 800edcc:	4620      	mov	r0, r4
 800edce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edd2:	3a30      	subs	r2, #48	@ 0x30
 800edd4:	2a09      	cmp	r2, #9
 800edd6:	d903      	bls.n	800ede0 <_vfiprintf_r+0x1cc>
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d0c6      	beq.n	800ed6a <_vfiprintf_r+0x156>
 800eddc:	9105      	str	r1, [sp, #20]
 800edde:	e7c4      	b.n	800ed6a <_vfiprintf_r+0x156>
 800ede0:	fb0c 2101 	mla	r1, ip, r1, r2
 800ede4:	4604      	mov	r4, r0
 800ede6:	2301      	movs	r3, #1
 800ede8:	e7f0      	b.n	800edcc <_vfiprintf_r+0x1b8>
 800edea:	ab03      	add	r3, sp, #12
 800edec:	9300      	str	r3, [sp, #0]
 800edee:	462a      	mov	r2, r5
 800edf0:	4b12      	ldr	r3, [pc, #72]	@ (800ee3c <_vfiprintf_r+0x228>)
 800edf2:	a904      	add	r1, sp, #16
 800edf4:	4630      	mov	r0, r6
 800edf6:	f3af 8000 	nop.w
 800edfa:	4607      	mov	r7, r0
 800edfc:	1c78      	adds	r0, r7, #1
 800edfe:	d1d6      	bne.n	800edae <_vfiprintf_r+0x19a>
 800ee00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee02:	07d9      	lsls	r1, r3, #31
 800ee04:	d405      	bmi.n	800ee12 <_vfiprintf_r+0x1fe>
 800ee06:	89ab      	ldrh	r3, [r5, #12]
 800ee08:	059a      	lsls	r2, r3, #22
 800ee0a:	d402      	bmi.n	800ee12 <_vfiprintf_r+0x1fe>
 800ee0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ee0e:	f7fd fdf3 	bl	800c9f8 <__retarget_lock_release_recursive>
 800ee12:	89ab      	ldrh	r3, [r5, #12]
 800ee14:	065b      	lsls	r3, r3, #25
 800ee16:	f53f af1f 	bmi.w	800ec58 <_vfiprintf_r+0x44>
 800ee1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee1c:	e71e      	b.n	800ec5c <_vfiprintf_r+0x48>
 800ee1e:	ab03      	add	r3, sp, #12
 800ee20:	9300      	str	r3, [sp, #0]
 800ee22:	462a      	mov	r2, r5
 800ee24:	4b05      	ldr	r3, [pc, #20]	@ (800ee3c <_vfiprintf_r+0x228>)
 800ee26:	a904      	add	r1, sp, #16
 800ee28:	4630      	mov	r0, r6
 800ee2a:	f7ff f9eb 	bl	800e204 <_printf_i>
 800ee2e:	e7e4      	b.n	800edfa <_vfiprintf_r+0x1e6>
 800ee30:	0800f680 	.word	0x0800f680
 800ee34:	0800f68a 	.word	0x0800f68a
 800ee38:	00000000 	.word	0x00000000
 800ee3c:	0800ebf1 	.word	0x0800ebf1
 800ee40:	0800f686 	.word	0x0800f686

0800ee44 <__swbuf_r>:
 800ee44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee46:	460e      	mov	r6, r1
 800ee48:	4614      	mov	r4, r2
 800ee4a:	4605      	mov	r5, r0
 800ee4c:	b118      	cbz	r0, 800ee56 <__swbuf_r+0x12>
 800ee4e:	6a03      	ldr	r3, [r0, #32]
 800ee50:	b90b      	cbnz	r3, 800ee56 <__swbuf_r+0x12>
 800ee52:	f7fd fbe1 	bl	800c618 <__sinit>
 800ee56:	69a3      	ldr	r3, [r4, #24]
 800ee58:	60a3      	str	r3, [r4, #8]
 800ee5a:	89a3      	ldrh	r3, [r4, #12]
 800ee5c:	071a      	lsls	r2, r3, #28
 800ee5e:	d501      	bpl.n	800ee64 <__swbuf_r+0x20>
 800ee60:	6923      	ldr	r3, [r4, #16]
 800ee62:	b943      	cbnz	r3, 800ee76 <__swbuf_r+0x32>
 800ee64:	4621      	mov	r1, r4
 800ee66:	4628      	mov	r0, r5
 800ee68:	f000 f82a 	bl	800eec0 <__swsetup_r>
 800ee6c:	b118      	cbz	r0, 800ee76 <__swbuf_r+0x32>
 800ee6e:	f04f 37ff 	mov.w	r7, #4294967295
 800ee72:	4638      	mov	r0, r7
 800ee74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee76:	6823      	ldr	r3, [r4, #0]
 800ee78:	6922      	ldr	r2, [r4, #16]
 800ee7a:	1a98      	subs	r0, r3, r2
 800ee7c:	6963      	ldr	r3, [r4, #20]
 800ee7e:	b2f6      	uxtb	r6, r6
 800ee80:	4283      	cmp	r3, r0
 800ee82:	4637      	mov	r7, r6
 800ee84:	dc05      	bgt.n	800ee92 <__swbuf_r+0x4e>
 800ee86:	4621      	mov	r1, r4
 800ee88:	4628      	mov	r0, r5
 800ee8a:	f7ff fcad 	bl	800e7e8 <_fflush_r>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	d1ed      	bne.n	800ee6e <__swbuf_r+0x2a>
 800ee92:	68a3      	ldr	r3, [r4, #8]
 800ee94:	3b01      	subs	r3, #1
 800ee96:	60a3      	str	r3, [r4, #8]
 800ee98:	6823      	ldr	r3, [r4, #0]
 800ee9a:	1c5a      	adds	r2, r3, #1
 800ee9c:	6022      	str	r2, [r4, #0]
 800ee9e:	701e      	strb	r6, [r3, #0]
 800eea0:	6962      	ldr	r2, [r4, #20]
 800eea2:	1c43      	adds	r3, r0, #1
 800eea4:	429a      	cmp	r2, r3
 800eea6:	d004      	beq.n	800eeb2 <__swbuf_r+0x6e>
 800eea8:	89a3      	ldrh	r3, [r4, #12]
 800eeaa:	07db      	lsls	r3, r3, #31
 800eeac:	d5e1      	bpl.n	800ee72 <__swbuf_r+0x2e>
 800eeae:	2e0a      	cmp	r6, #10
 800eeb0:	d1df      	bne.n	800ee72 <__swbuf_r+0x2e>
 800eeb2:	4621      	mov	r1, r4
 800eeb4:	4628      	mov	r0, r5
 800eeb6:	f7ff fc97 	bl	800e7e8 <_fflush_r>
 800eeba:	2800      	cmp	r0, #0
 800eebc:	d0d9      	beq.n	800ee72 <__swbuf_r+0x2e>
 800eebe:	e7d6      	b.n	800ee6e <__swbuf_r+0x2a>

0800eec0 <__swsetup_r>:
 800eec0:	b538      	push	{r3, r4, r5, lr}
 800eec2:	4b29      	ldr	r3, [pc, #164]	@ (800ef68 <__swsetup_r+0xa8>)
 800eec4:	4605      	mov	r5, r0
 800eec6:	6818      	ldr	r0, [r3, #0]
 800eec8:	460c      	mov	r4, r1
 800eeca:	b118      	cbz	r0, 800eed4 <__swsetup_r+0x14>
 800eecc:	6a03      	ldr	r3, [r0, #32]
 800eece:	b90b      	cbnz	r3, 800eed4 <__swsetup_r+0x14>
 800eed0:	f7fd fba2 	bl	800c618 <__sinit>
 800eed4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eed8:	0719      	lsls	r1, r3, #28
 800eeda:	d422      	bmi.n	800ef22 <__swsetup_r+0x62>
 800eedc:	06da      	lsls	r2, r3, #27
 800eede:	d407      	bmi.n	800eef0 <__swsetup_r+0x30>
 800eee0:	2209      	movs	r2, #9
 800eee2:	602a      	str	r2, [r5, #0]
 800eee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eee8:	81a3      	strh	r3, [r4, #12]
 800eeea:	f04f 30ff 	mov.w	r0, #4294967295
 800eeee:	e033      	b.n	800ef58 <__swsetup_r+0x98>
 800eef0:	0758      	lsls	r0, r3, #29
 800eef2:	d512      	bpl.n	800ef1a <__swsetup_r+0x5a>
 800eef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eef6:	b141      	cbz	r1, 800ef0a <__swsetup_r+0x4a>
 800eef8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eefc:	4299      	cmp	r1, r3
 800eefe:	d002      	beq.n	800ef06 <__swsetup_r+0x46>
 800ef00:	4628      	mov	r0, r5
 800ef02:	f7fd fd91 	bl	800ca28 <_free_r>
 800ef06:	2300      	movs	r3, #0
 800ef08:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef0a:	89a3      	ldrh	r3, [r4, #12]
 800ef0c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ef10:	81a3      	strh	r3, [r4, #12]
 800ef12:	2300      	movs	r3, #0
 800ef14:	6063      	str	r3, [r4, #4]
 800ef16:	6923      	ldr	r3, [r4, #16]
 800ef18:	6023      	str	r3, [r4, #0]
 800ef1a:	89a3      	ldrh	r3, [r4, #12]
 800ef1c:	f043 0308 	orr.w	r3, r3, #8
 800ef20:	81a3      	strh	r3, [r4, #12]
 800ef22:	6923      	ldr	r3, [r4, #16]
 800ef24:	b94b      	cbnz	r3, 800ef3a <__swsetup_r+0x7a>
 800ef26:	89a3      	ldrh	r3, [r4, #12]
 800ef28:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef30:	d003      	beq.n	800ef3a <__swsetup_r+0x7a>
 800ef32:	4621      	mov	r1, r4
 800ef34:	4628      	mov	r0, r5
 800ef36:	f000 f883 	bl	800f040 <__smakebuf_r>
 800ef3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef3e:	f013 0201 	ands.w	r2, r3, #1
 800ef42:	d00a      	beq.n	800ef5a <__swsetup_r+0x9a>
 800ef44:	2200      	movs	r2, #0
 800ef46:	60a2      	str	r2, [r4, #8]
 800ef48:	6962      	ldr	r2, [r4, #20]
 800ef4a:	4252      	negs	r2, r2
 800ef4c:	61a2      	str	r2, [r4, #24]
 800ef4e:	6922      	ldr	r2, [r4, #16]
 800ef50:	b942      	cbnz	r2, 800ef64 <__swsetup_r+0xa4>
 800ef52:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef56:	d1c5      	bne.n	800eee4 <__swsetup_r+0x24>
 800ef58:	bd38      	pop	{r3, r4, r5, pc}
 800ef5a:	0799      	lsls	r1, r3, #30
 800ef5c:	bf58      	it	pl
 800ef5e:	6962      	ldrpl	r2, [r4, #20]
 800ef60:	60a2      	str	r2, [r4, #8]
 800ef62:	e7f4      	b.n	800ef4e <__swsetup_r+0x8e>
 800ef64:	2000      	movs	r0, #0
 800ef66:	e7f7      	b.n	800ef58 <__swsetup_r+0x98>
 800ef68:	20000198 	.word	0x20000198

0800ef6c <_raise_r>:
 800ef6c:	291f      	cmp	r1, #31
 800ef6e:	b538      	push	{r3, r4, r5, lr}
 800ef70:	4605      	mov	r5, r0
 800ef72:	460c      	mov	r4, r1
 800ef74:	d904      	bls.n	800ef80 <_raise_r+0x14>
 800ef76:	2316      	movs	r3, #22
 800ef78:	6003      	str	r3, [r0, #0]
 800ef7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef7e:	bd38      	pop	{r3, r4, r5, pc}
 800ef80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ef82:	b112      	cbz	r2, 800ef8a <_raise_r+0x1e>
 800ef84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef88:	b94b      	cbnz	r3, 800ef9e <_raise_r+0x32>
 800ef8a:	4628      	mov	r0, r5
 800ef8c:	f000 f830 	bl	800eff0 <_getpid_r>
 800ef90:	4622      	mov	r2, r4
 800ef92:	4601      	mov	r1, r0
 800ef94:	4628      	mov	r0, r5
 800ef96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef9a:	f000 b817 	b.w	800efcc <_kill_r>
 800ef9e:	2b01      	cmp	r3, #1
 800efa0:	d00a      	beq.n	800efb8 <_raise_r+0x4c>
 800efa2:	1c59      	adds	r1, r3, #1
 800efa4:	d103      	bne.n	800efae <_raise_r+0x42>
 800efa6:	2316      	movs	r3, #22
 800efa8:	6003      	str	r3, [r0, #0]
 800efaa:	2001      	movs	r0, #1
 800efac:	e7e7      	b.n	800ef7e <_raise_r+0x12>
 800efae:	2100      	movs	r1, #0
 800efb0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800efb4:	4620      	mov	r0, r4
 800efb6:	4798      	blx	r3
 800efb8:	2000      	movs	r0, #0
 800efba:	e7e0      	b.n	800ef7e <_raise_r+0x12>

0800efbc <raise>:
 800efbc:	4b02      	ldr	r3, [pc, #8]	@ (800efc8 <raise+0xc>)
 800efbe:	4601      	mov	r1, r0
 800efc0:	6818      	ldr	r0, [r3, #0]
 800efc2:	f7ff bfd3 	b.w	800ef6c <_raise_r>
 800efc6:	bf00      	nop
 800efc8:	20000198 	.word	0x20000198

0800efcc <_kill_r>:
 800efcc:	b538      	push	{r3, r4, r5, lr}
 800efce:	4d07      	ldr	r5, [pc, #28]	@ (800efec <_kill_r+0x20>)
 800efd0:	2300      	movs	r3, #0
 800efd2:	4604      	mov	r4, r0
 800efd4:	4608      	mov	r0, r1
 800efd6:	4611      	mov	r1, r2
 800efd8:	602b      	str	r3, [r5, #0]
 800efda:	f7f5 fd53 	bl	8004a84 <_kill>
 800efde:	1c43      	adds	r3, r0, #1
 800efe0:	d102      	bne.n	800efe8 <_kill_r+0x1c>
 800efe2:	682b      	ldr	r3, [r5, #0]
 800efe4:	b103      	cbz	r3, 800efe8 <_kill_r+0x1c>
 800efe6:	6023      	str	r3, [r4, #0]
 800efe8:	bd38      	pop	{r3, r4, r5, pc}
 800efea:	bf00      	nop
 800efec:	2000524c 	.word	0x2000524c

0800eff0 <_getpid_r>:
 800eff0:	f7f5 bd40 	b.w	8004a74 <_getpid>

0800eff4 <__swhatbuf_r>:
 800eff4:	b570      	push	{r4, r5, r6, lr}
 800eff6:	460c      	mov	r4, r1
 800eff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800effc:	2900      	cmp	r1, #0
 800effe:	b096      	sub	sp, #88	@ 0x58
 800f000:	4615      	mov	r5, r2
 800f002:	461e      	mov	r6, r3
 800f004:	da0d      	bge.n	800f022 <__swhatbuf_r+0x2e>
 800f006:	89a3      	ldrh	r3, [r4, #12]
 800f008:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f00c:	f04f 0100 	mov.w	r1, #0
 800f010:	bf14      	ite	ne
 800f012:	2340      	movne	r3, #64	@ 0x40
 800f014:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f018:	2000      	movs	r0, #0
 800f01a:	6031      	str	r1, [r6, #0]
 800f01c:	602b      	str	r3, [r5, #0]
 800f01e:	b016      	add	sp, #88	@ 0x58
 800f020:	bd70      	pop	{r4, r5, r6, pc}
 800f022:	466a      	mov	r2, sp
 800f024:	f000 f848 	bl	800f0b8 <_fstat_r>
 800f028:	2800      	cmp	r0, #0
 800f02a:	dbec      	blt.n	800f006 <__swhatbuf_r+0x12>
 800f02c:	9901      	ldr	r1, [sp, #4]
 800f02e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f032:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f036:	4259      	negs	r1, r3
 800f038:	4159      	adcs	r1, r3
 800f03a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f03e:	e7eb      	b.n	800f018 <__swhatbuf_r+0x24>

0800f040 <__smakebuf_r>:
 800f040:	898b      	ldrh	r3, [r1, #12]
 800f042:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f044:	079d      	lsls	r5, r3, #30
 800f046:	4606      	mov	r6, r0
 800f048:	460c      	mov	r4, r1
 800f04a:	d507      	bpl.n	800f05c <__smakebuf_r+0x1c>
 800f04c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f050:	6023      	str	r3, [r4, #0]
 800f052:	6123      	str	r3, [r4, #16]
 800f054:	2301      	movs	r3, #1
 800f056:	6163      	str	r3, [r4, #20]
 800f058:	b003      	add	sp, #12
 800f05a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f05c:	ab01      	add	r3, sp, #4
 800f05e:	466a      	mov	r2, sp
 800f060:	f7ff ffc8 	bl	800eff4 <__swhatbuf_r>
 800f064:	9f00      	ldr	r7, [sp, #0]
 800f066:	4605      	mov	r5, r0
 800f068:	4639      	mov	r1, r7
 800f06a:	4630      	mov	r0, r6
 800f06c:	f7fc fb76 	bl	800b75c <_malloc_r>
 800f070:	b948      	cbnz	r0, 800f086 <__smakebuf_r+0x46>
 800f072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f076:	059a      	lsls	r2, r3, #22
 800f078:	d4ee      	bmi.n	800f058 <__smakebuf_r+0x18>
 800f07a:	f023 0303 	bic.w	r3, r3, #3
 800f07e:	f043 0302 	orr.w	r3, r3, #2
 800f082:	81a3      	strh	r3, [r4, #12]
 800f084:	e7e2      	b.n	800f04c <__smakebuf_r+0xc>
 800f086:	89a3      	ldrh	r3, [r4, #12]
 800f088:	6020      	str	r0, [r4, #0]
 800f08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f08e:	81a3      	strh	r3, [r4, #12]
 800f090:	9b01      	ldr	r3, [sp, #4]
 800f092:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f096:	b15b      	cbz	r3, 800f0b0 <__smakebuf_r+0x70>
 800f098:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f09c:	4630      	mov	r0, r6
 800f09e:	f000 f81d 	bl	800f0dc <_isatty_r>
 800f0a2:	b128      	cbz	r0, 800f0b0 <__smakebuf_r+0x70>
 800f0a4:	89a3      	ldrh	r3, [r4, #12]
 800f0a6:	f023 0303 	bic.w	r3, r3, #3
 800f0aa:	f043 0301 	orr.w	r3, r3, #1
 800f0ae:	81a3      	strh	r3, [r4, #12]
 800f0b0:	89a3      	ldrh	r3, [r4, #12]
 800f0b2:	431d      	orrs	r5, r3
 800f0b4:	81a5      	strh	r5, [r4, #12]
 800f0b6:	e7cf      	b.n	800f058 <__smakebuf_r+0x18>

0800f0b8 <_fstat_r>:
 800f0b8:	b538      	push	{r3, r4, r5, lr}
 800f0ba:	4d07      	ldr	r5, [pc, #28]	@ (800f0d8 <_fstat_r+0x20>)
 800f0bc:	2300      	movs	r3, #0
 800f0be:	4604      	mov	r4, r0
 800f0c0:	4608      	mov	r0, r1
 800f0c2:	4611      	mov	r1, r2
 800f0c4:	602b      	str	r3, [r5, #0]
 800f0c6:	f7f5 fd3d 	bl	8004b44 <_fstat>
 800f0ca:	1c43      	adds	r3, r0, #1
 800f0cc:	d102      	bne.n	800f0d4 <_fstat_r+0x1c>
 800f0ce:	682b      	ldr	r3, [r5, #0]
 800f0d0:	b103      	cbz	r3, 800f0d4 <_fstat_r+0x1c>
 800f0d2:	6023      	str	r3, [r4, #0]
 800f0d4:	bd38      	pop	{r3, r4, r5, pc}
 800f0d6:	bf00      	nop
 800f0d8:	2000524c 	.word	0x2000524c

0800f0dc <_isatty_r>:
 800f0dc:	b538      	push	{r3, r4, r5, lr}
 800f0de:	4d06      	ldr	r5, [pc, #24]	@ (800f0f8 <_isatty_r+0x1c>)
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	4604      	mov	r4, r0
 800f0e4:	4608      	mov	r0, r1
 800f0e6:	602b      	str	r3, [r5, #0]
 800f0e8:	f7f5 fd3c 	bl	8004b64 <_isatty>
 800f0ec:	1c43      	adds	r3, r0, #1
 800f0ee:	d102      	bne.n	800f0f6 <_isatty_r+0x1a>
 800f0f0:	682b      	ldr	r3, [r5, #0]
 800f0f2:	b103      	cbz	r3, 800f0f6 <_isatty_r+0x1a>
 800f0f4:	6023      	str	r3, [r4, #0]
 800f0f6:	bd38      	pop	{r3, r4, r5, pc}
 800f0f8:	2000524c 	.word	0x2000524c

0800f0fc <_init>:
 800f0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0fe:	bf00      	nop
 800f100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f102:	bc08      	pop	{r3}
 800f104:	469e      	mov	lr, r3
 800f106:	4770      	bx	lr

0800f108 <_fini>:
 800f108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f10a:	bf00      	nop
 800f10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f10e:	bc08      	pop	{r3}
 800f110:	469e      	mov	lr, r3
 800f112:	4770      	bx	lr
