vendor_name = ModelSim
source_file = 1, /home/virtualgod/Altera/RISC1/DataPath_RISC.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/controlpath.vhdl
source_file = 1, /home/virtualgod/Altera/RISC1/memPackage.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/Comparator.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/datapathComponents.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/regFile.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/dataRegister.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/alu.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/memory.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/RISC1.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/PE.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/finalComponents.vhd
source_file = 1, /home/virtualgod/Altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/virtualgod/Altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/virtualgod/Altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/virtualgod/Altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/virtualgod/Altera/RISC1/db/RISC1.cbx.xml
design_name = RISC1
instance = comp, \reset~input\, reset~input, RISC1, 1
instance = comp, \clk~input\, clk~input, RISC1, 1
