
<html>
    <head>
        <title>
            
            
            
            
            
CS369
            
            
            
            
            
            
        </title>
        
        

        
        <link rel="stylesheet" href="../../../css/sylb.css"> 
<script src="../../../cordova.js"></script> 
<script>
        function onLoad()
            {document.addEventListener("deviceready", onDeviceReady, false);}
        function onDeviceReady() { }
</script>
        
                
    </head>
     <body onload="onLoad()">  <div data-role="page" data-theme="c"> <div class="ui-content">

         
         
         
        <div class="head"><b>
            
            
            
            
              
                  
                  <center><h1> 
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
Digital System Testing & Testable
Design
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      
                      </h1> </center>  
            
            
          
            
            
            
            
            
            
            
            
            
            </b></div>
        
                  
       
         
         
         

         
         
         
         
       
         
         
                
         
        
               
        <br><br><b>Syllabus</b>
        <p>
            
            
            
            
            
            
            
            
 Basic terminology used in testing - functional and structural models of digital systems -logic
simulation for design verification and testing-fault modeling - fault simulation - testing for faults
- design for testability.
            
            
            
        </p>
        
               
            
        <br><div class="div1"><b>&nbsp; Module I<div class="div2">15%</div> </b> </div>
        
         
Fundamentals of Testing: Testing & Diagnosis, testing
at different levels of abstraction, errors & faults,
modeling & evaluation,types of testing, test generation
Modeling: Functional modeling at logic level,
functional modeling at register level & structural
models.
         
         
         
         
         
         
         
         
         

        <br><br><div class="div1"><b> &nbsp; Module II<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
         
Fault Modeling : Logic fault models, Fault detection
and redundancy, Fault equivalence & fault location,
fault dominance, single stuck faults, multiple stuck
fault models .
         
         
         
         
         
         
        

        <hr>FIRST INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module III<div class="div2">15%</div> </b> </div>
       
         
         
         
         
         
         
  Logic & fault Simulation: Simulationfor verification&
test evaluation, types of simulation - compiled code &
Event driven, serial fault simulation, statistical method
for fault simulation.
         
         
         
       


        <br><br><div class="div1"><b>&nbsp; Module IV<div class="div2">15%</div> </b> </div>
        
         
         
         
         
         
         
         
Combinational circuit test generation: ATG for SSFs in
combinational circuits - fault oriented ATG- fault
independent ATG- random test generation, Sensitized
path, D-algorithm, PODEM and FAN.
         
        
        
        
        <hr>SECOND INTERNAL EXAMINATION<hr>


        <br><div class="div1"><b>&nbsp; Module V<div class="div2">20%</div> </b> </div>
      
         
         
         
         
         
Sequential circuit test generation: ATPG for single
clock synchronous circuits, time frame expansion
method, simulation based sequential circuit ATPG -
genetic algorithm.
         
         
         
         
         
         <br><br><div class="div1"><b>&nbsp; Module VI<div class="div2">20%</div> </b> </div>
        
         
         
         
         
         
         
Design for Testability: introduction to testability,
design for testability techniques, controllability and observability by means of scan registers, generic scan
based designs - scan path, boundary scan, Introduction
to BIST.
         
         
         
         
         
         
         
         
         
         
         <hr>END SEMESTER EXAM<hr> 
        
        <br><div class="div3"></div><br>
        
         
         
         
         
         
         
         
            <b> Course Objectives</b><br> 
        
           
         
         
  <ol>
  
      
      <li> To expose the students to the basics of digital testing techniques applied to VLSI circuits.</li>
<li> To introduce the concepts of algorithm development for automatic test pattern generation for
    digital circuits.</li>
      <li> To discuss fundamentals of design for testability.</li>
         </ol>       
         
    
         
         
         
         
         
            <br><br><b>Expected Outcome</b><br> 
        
            
           
            <ol>
              
                
                
             
                
                
                
                
              <br>Student is able to
                <li>Appreciate the basics of VLSI testing and functions modeling of circuits.</li>
                <li> Apply fault modeling using single stuck & multiple stuck modeling for combinational circuits.</li>
                <li> Evaluate different methods for logic and fault simulations.</li>
<li> Generate test patterns using automatic test pattern generation methods like D, PODEM & FAN
    algorithms for combinational circuits.</li>
<li> Explain automatic test pattern generation using time frame expansion and simulation based
    method for sequential circuits.</li>
                <li> Design digital circuits using scan path and self tests.</li>
         
         
         
         
         
         
         
         
         
         
         
         
         </ol>   
            <br><br><b>Text Book</b><br> 
        
            
           
            <ol>
                
                
              <li>MironAbramovici, Melvin A. Breuer, Arthur D. Friedman, Digital Systems Testing and
                  Testable Design, Jaico Publishers.</li>
<li> Michael L. Bushnell and Vishwani D. Agrawal, Essentials of Electronic Testing for Digital,
    Memory and Mixed-Signal VLSI Circuits, Springer.</li>
                <li> Alexander Miczo, Digital Logic Testing and Simulation, Wiley.</li>
                
                
            </ol>
            
        
        
            <br><br><b>Reference Books</b><br> 
        
            
           
            <ol>
                
                
                
                
                
        ZainalabedinNavabi, Digital System test and testable design, Springer
                
                
                
                
            </ol>
        
             <br><br><b>QUESTION PAPER PATTERN (End semester exam)</b><br> 
        
        
           
      
         
         
         
         
         
         
         
         
         
<br>  1. There will be five parts in the question paper - A, B, C, D, E
<br> Part A
<br>a. Total marks : 12
<br>b. Four questions each having 3 marks, uniformly covering modules I and II;
Allfour questions have to be answered.
<br> Part B
<br>a. Total marks : 18

<br>b. Threequestions each having 9 marks, uniformly covering modules I and II; Two
questions have to be answered. Each question can have a maximum of three
subparts.
<br> Part C
<br>a. Total marks : 12
<br>b. Four questions each having 3 marks, uniformly covering modules III and IV;
<br>Allfour questions have to be answered.
<br> Part D
<br>a. Total marks : 18
<br>b. Threequestions each having 9 marks, uniformly covering modules III and IV;
Two questions have to be answered. Each question can have a maximum of three
subparts
<br> Part E
<br>a. Total Marks: 40
<br>b. Six questions each carrying 10 marks, uniformly covering modules V and VI; four
questions have to be answered.
<br>c. A question can have a maximum of three sub-parts.
<br> There should be at least 60% analytical/numerical questions.
    
         
         
         
         
         
         
          
   


         
    
    
    
    
    </div></div><!-- container close --> </body>








</html>