#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  5 17:12:40 2024
# Process ID: 5424
# Current directory: E:/VLSI/HW2/Vivado/Cordic_AL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2256 E:\VLSI\HW2\Vivado\Cordic_AL\Cordic_AL.xpr
# Log file: E:/VLSI/HW2/Vivado/Cordic_AL/vivado.log
# Journal file: E:/VLSI/HW2/Vivado/Cordic_AL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb1_sub.tcl
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_clock -period 20.000 -name clk -waveform {0.000 10.000} clk
close [ open E:/VLSI/HW2/Constraint/con_w24i7.xdc w ]
add_files -fileset constrs_1 E:/VLSI/HW2/Constraint/con_w24i7.xdc
set_property target_constrs_file E:/VLSI/HW2/Constraint/con_w24i7.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
close_sim
launch_simulation
source tb1_sub.tcl
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
current_design synth_1
refresh_design
close_design
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
relaunch_sim
run 1 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
relaunch_sim
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source tb1_sub.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
run 1 ms
relaunch_sim
run 1 ms
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
run 1 ms
close_sim
launch_simulation
source tb1_sub.tcl
run 1 ms
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
