<stg><name>sectors_weed_classif</name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln895" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="12" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="49" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="51" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="53" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
:3  %quadrant_space = alloca [5 x i16], align 2

]]></Node>
<StgValue><ssdm name="quadrant_space"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="64">
<![CDATA[
:4  %quadrant_weed_V = alloca [5 x i24], align 4

]]></Node>
<StgValue><ssdm name="quadrant_weed_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="8">
<![CDATA[
:5  call fastcc void @bitwise_and(i2* %weed_mask_tmp_data_V, i8* %opened_data_V, i8* %weed_mask_out_data_V)

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weed_mask_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %opened_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="8" op_3_bw="8">
<![CDATA[
:5  call fastcc void @bitwise_and(i2* %weed_mask_tmp_data_V, i8* %opened_data_V, i8* %weed_mask_out_data_V)

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %seg_index_0 = phi i4 [ 0, %0 ], [ %seg_index, %sectors_weed_classification_label0_end ]

]]></Node>
<StgValue><ssdm name="seg_index_0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln13 = icmp eq i4 %seg_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %seg_index = add i4 %seg_index_0, 1

]]></Node>
<StgValue><ssdm name="seg_index"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln13, label %11, label %sectors_weed_classification_label0_begin

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label0_begin:2  br label %.preheader250

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader250:0  %i_0 = phi i3 [ %i, %sectors_weed_classification_label1 ], [ 0, %sectors_weed_classification_label0_begin ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader250:1  %icmp_ln16 = icmp eq i3 %i_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader250:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader250:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader250:4  br i1 %icmp_ln16, label %2, label %sectors_weed_classification_label1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label1:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label1:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str37)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
sectors_weed_classification_label1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
sectors_weed_classification_label1:3  %zext_ln17 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sectors_weed_classification_label1:4  %quadrant_space_addr = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="quadrant_space_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
sectors_weed_classification_label1:5  store i16 0, i16* %quadrant_space_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
sectors_weed_classification_label1:6  %quadrant_weed_V_addr = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="quadrant_weed_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="3">
<![CDATA[
sectors_weed_classification_label1:7  store i24 0, i24* %quadrant_weed_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sectors_weed_classification_label1:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str37, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label1:9  br label %.preheader250

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln20 = zext i4 %seg_index_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %segments_addr = getelementptr [13 x i8]* @segments, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="segments_addr"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:2  %v_limit = load i8* %segments_addr, align 1

]]></Node>
<StgValue><ssdm name="v_limit"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln22 = zext i4 %seg_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %segments_addr_1 = getelementptr [13 x i8]* @segments, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="segments_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:5  %segments_load = load i8* %segments_addr_1, align 1

]]></Node>
<StgValue><ssdm name="segments_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
:2  %v_limit = load i8* %segments_addr, align 1

]]></Node>
<StgValue><ssdm name="v_limit"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:5  %segments_load = load i8* %segments_addr_1, align 1

]]></Node>
<StgValue><ssdm name="segments_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %p_v_0 = phi i5 [ 0, %2 ], [ %p_v, %sectors_weed_classification_label7_end ]

]]></Node>
<StgValue><ssdm name="p_v_0"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
:1  %zext_ln21 = zext i5 %p_v_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln21 = icmp eq i5 %p_v_0, -13

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %p_v = add i5 %p_v_0, 1

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln21, label %.preheader247.preheader, label %sectors_weed_classification_label7_begin

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label7_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sectors_weed_classification_label7_begin:2  %v = add i8 %segments_load, %zext_ln21

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sectors_weed_classification_label7_begin:3  %icmp_ln23 = icmp ult i8 %v, %v_limit

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sectors_weed_classification_label7_begin:4  br i1 %icmp_ln23, label %.preheader248.preheader, label %sectors_weed_classification_label7_end

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader248.preheader:0  br label %.preheader248

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader247.preheader:0  br label %.preheader247

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader248:0  %quadrant_index_0 = phi i8 [ 0, %.preheader248.preheader ], [ %quadrant_index_0_be, %.preheader248.backedge ]

]]></Node>
<StgValue><ssdm name="quadrant_index_0"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader248:1  %flag_quadrant_0 = phi i1 [ false, %.preheader248.preheader ], [ %flag_quadrant_0_be, %.preheader248.backedge ]

]]></Node>
<StgValue><ssdm name="flag_quadrant_0"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader248:2  %h_0 = phi i9 [ 0, %.preheader248.preheader ], [ %h, %.preheader248.backedge ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248:3  %icmp_ln26 = icmp eq i9 %h_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader248:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248:5  %h = add i9 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader248:6  br i1 %icmp_ln26, label %sectors_weed_classification_label7_end.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln27 = icmp ult i8 %quadrant_index_0, 5

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln27, label %5, label %.preheader248.backedge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0  %weed_mask_tmp_data_V_1 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V)

]]></Node>
<StgValue><ssdm name="weed_mask_tmp_data_V_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln895 = icmp eq i2 %weed_mask_tmp_data_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln895, label %7, label %6

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln30 = zext i8 %quadrant_index_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %quadrant_space_addr_2 = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="quadrant_space_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="3">
<![CDATA[
:2  %quadrant_space_load = load i16* %quadrant_space_addr_2, align 2

]]></Node>
<StgValue><ssdm name="quadrant_space_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="8">
<![CDATA[
:0  %trunc_ln26 = trunc i8 %quadrant_index_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %add_ln35 = add i3 1, %trunc_ln26

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:2  %select_ln34 = select i1 %flag_quadrant_0, i3 %add_ln35, i3 %trunc_ln26

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="3">
<![CDATA[
:3  %zext_ln34 = zext i3 %select_ln34 to i8

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader248.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label7_end.loopexit:0  br label %sectors_weed_classification_label7_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sectors_weed_classification_label7_end:0  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str38, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label7_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="3">
<![CDATA[
:2  %quadrant_space_load = load i16* %quadrant_space_addr_2, align 2

]]></Node>
<StgValue><ssdm name="quadrant_space_load"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln30 = add i16 %quadrant_space_load, 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
:4  store i16 %add_ln30, i16* %quadrant_space_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:5  %weed_mask_out_data_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %weed_mask_out_data_V)

]]></Node>
<StgValue><ssdm name="weed_mask_out_data_V_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln895_1 = icmp eq i8 %weed_mask_out_data_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln895_1, label %._crit_edge251, label %_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:0  %quadrant_weed_V_addr_2 = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="quadrant_weed_V_addr_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:1  %p_Val2_7 = load i24* %quadrant_weed_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:1  %p_Val2_7 = load i24* %quadrant_weed_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:2  %add_ln703 = add i24 %p_Val2_7, 256

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="3" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:3  store i24 %add_ln703, i24* %quadrant_weed_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi9ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.i:4  br label %._crit_edge251

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge251:0  br label %.preheader248.backedge

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader248.backedge:0  %quadrant_index_0_be = phi i8 [ %quadrant_index_0, %._crit_edge251 ], [ %zext_ln34, %7 ], [ %quadrant_index_0, %4 ]

]]></Node>
<StgValue><ssdm name="quadrant_index_0_be"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.preheader248.backedge:1  %flag_quadrant_0_be = phi i1 [ true, %._crit_edge251 ], [ false, %7 ], [ %flag_quadrant_0, %4 ]

]]></Node>
<StgValue><ssdm name="flag_quadrant_0_be"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader248.backedge:2  br label %.preheader248

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader247:0  %i1_0 = phi i3 [ %i_3, %sectors_weed_classification_label16_end ], [ 0, %.preheader247.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader247:1  %icmp_ln44 = icmp eq i3 %i1_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader247:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader247:3  %i_3 = add i3 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader247:4  br i1 %icmp_ln44, label %.preheader246.preheader, label %sectors_weed_classification_label16_begin

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="3">
<![CDATA[
sectors_weed_classification_label16_begin:3  %zext_ln45 = zext i3 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
sectors_weed_classification_label16_begin:4  %quadrant_space_addr_1 = getelementptr inbounds [5 x i16]* %quadrant_space, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="quadrant_space_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
sectors_weed_classification_label16_begin:5  %p_Val2_s = load i16* %quadrant_space_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="155" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="3">
<![CDATA[
sectors_weed_classification_label16_begin:5  %p_Val2_s = load i16* %quadrant_space_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
sectors_weed_classification_label16_begin:6  %icmp_ln45 = icmp eq i16 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sectors_weed_classification_label16_begin:7  br i1 %icmp_ln45, label %sectors_weed_classification_label16_end, label %_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:1  %quadrant_weed_V_addr_1 = getelementptr [5 x i24]* %quadrant_weed_V, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="quadrant_weed_V_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:2  %p_Val2_5 = load i24* %quadrant_weed_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:0  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:2  %p_Val2_5 = load i24* %quadrant_weed_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:3  %t_V = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %p_Val2_5, i8 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="24">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:4  %zext_ln1148 = zext i24 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="171" st_id="21" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="179" st_id="29" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="180" st_id="30" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="181" st_id="31" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="182" st_id="32" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="184" st_id="34" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="186" st_id="36" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="187" st_id="37" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="188" st_id="38" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="191" st_id="41" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="192" st_id="42" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="193" st_id="43" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="194" st_id="44" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="195" st_id="45" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="197" st_id="47" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="198" st_id="48" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="199" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label16_begin:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="200" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label16_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([36 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="201" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
sectors_weed_classification_label16_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="202" st_id="49" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:5  %r_V = udiv i32 %t_V, %zext_ln1148

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="203" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:6  %trunc_ln703 = trunc i32 %r_V to i24

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="204" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="3" op_2_bw="24">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:7  store i24 %trunc_ln703, i24* %quadrant_weed_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="205" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
_ZN9ap_ufixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit:8  br label %sectors_weed_classification_label16_end

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sectors_weed_classification_label16_end:0  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([36 x i8]* @p_str39, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="207" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label16_end:1  br label %.preheader247

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.preheader246.preheader:0  br label %.preheader246

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="209" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader246:0  %p_v2_0 = phi i5 [ %p_v_1, %sectors_weed_classification_label8_end ], [ 0, %.preheader246.preheader ]

]]></Node>
<StgValue><ssdm name="p_v2_0"/></StgValue>
</operation>

<operation id="210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="5">
<![CDATA[
.preheader246:1  %zext_ln49 = zext i5 %p_v2_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader246:2  %icmp_ln49 = icmp eq i5 %p_v2_0, -13

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader246:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="213" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader246:4  %p_v_1 = add i5 %p_v2_0, 1

]]></Node>
<StgValue><ssdm name="p_v_1"/></StgValue>
</operation>

<operation id="214" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader246:5  br i1 %icmp_ln49, label %sectors_weed_classification_label0_end, label %sectors_weed_classification_label8_begin

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="215" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label8_begin:0  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="216" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sectors_weed_classification_label8_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([35 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="217" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
sectors_weed_classification_label8_begin:2  %v_1 = add i8 %segments_load, %zext_ln49

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="218" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
sectors_weed_classification_label8_begin:3  %icmp_ln51 = icmp ult i8 %v_1, %v_limit

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="219" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sectors_weed_classification_label8_begin:4  br i1 %icmp_ln51, label %.preheader.preheader, label %sectors_weed_classification_label8_end

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="220" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sectors_weed_classification_label0_end:0  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str36, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="222" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %quadrant_index4_0 = phi i8 [ 0, %.preheader.preheader ], [ %quadrant_index4_0_be, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="quadrant_index4_0"/></StgValue>
</operation>

<operation id="224" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader:1  %flag_quadrant5_0 = phi i1 [ false, %.preheader.preheader ], [ %flag_quadrant5_0_be, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="flag_quadrant5_0"/></StgValue>
</operation>

<operation id="225" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:2  %h6_0 = phi i9 [ 0, %.preheader.preheader ], [ %h_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="h6_0"/></StgValue>
</operation>

<operation id="226" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %icmp_ln54 = icmp eq i9 %h6_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="227" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="228" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:5  %h_1 = add i9 %h6_0, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="229" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln54, label %sectors_weed_classification_label8_end.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="230" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln55 = icmp ult i8 %quadrant_index4_0, 5

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="231" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln55, label %9, label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="232" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:0  %weed_mask_tmp_data_V_2 = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V)

]]></Node>
<StgValue><ssdm name="weed_mask_tmp_data_V_2"/></StgValue>
</operation>

<operation id="233" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln895_2 = icmp eq i2 %weed_mask_tmp_data_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="234" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln895_2, label %10, label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="235" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="8">
<![CDATA[
:0  %trunc_ln54 = trunc i8 %quadrant_index4_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="236" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %add_ln62 = add i3 1, %trunc_ln54

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="237" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:2  %select_ln61 = select i1 %flag_quadrant5_0, i3 %add_ln62, i3 %trunc_ln54

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="238" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="3">
<![CDATA[
:3  %zext_ln61 = zext i3 %select_ln61 to i8

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln55" val="1"/>
<literal name="icmp_ln895_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label8_end.loopexit:0  br label %sectors_weed_classification_label8_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
sectors_weed_classification_label8_end:0  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([35 x i8]* @p_str40, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
sectors_weed_classification_label8_end:1  br label %.preheader246

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="243" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader.backedge:0  %quadrant_index4_0_be = phi i8 [ %zext_ln61, %10 ], [ %quadrant_index4_0, %8 ], [ %quadrant_index4_0, %9 ]

]]></Node>
<StgValue><ssdm name="quadrant_index4_0_be"/></StgValue>
</operation>

<operation id="244" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.preheader.backedge:1  %flag_quadrant5_0_be = phi i1 [ false, %10 ], [ %flag_quadrant5_0, %8 ], [ true, %9 ]

]]></Node>
<StgValue><ssdm name="flag_quadrant5_0_be"/></StgValue>
</operation>

<operation id="245" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
