$date
	Mon Jul 22 23:54:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiply_tb $end
$var wire 9 ! c [8:0] $end
$var reg 9 " a [8:0] $end
$var reg 9 # b [8:0] $end
$scope module m0 $end
$var wire 9 $ A [8:0] $end
$var wire 9 % B [8:0] $end
$var wire 9 & C [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000010 &
b101010101 %
b10101010 $
b101010101 #
b10101010 "
b10000010 !
$end
