; ModuleID = '/mnt/vault0/jchoudh3/custom-blackbox/vitis-hls-blackbox/tensor_slice_bb_fp16/proj_tensor_slice_test_fp16/solution1/.autopilot/db/a.g.ld.5.gdce.bc'
source_filename = "llvm-link"
target datalayout = "e-m:e-i64:64-i128:128-i256:256-i512:512-i1024:1024-i2048:2048-i4096:4096-n8:16:32:64-S128-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "fpga64-xilinx-none"

%"struct.ap_uint<256>" = type { %"struct.ap_int_base<256, false>" }
%"struct.ap_int_base<256, false>" = type { %"struct.ssdm_int<256, false>" }
%"struct.ssdm_int<256, false>" = type { i256 }
%"struct.ap_uint<128>" = type { %"struct.ap_int_base<128, false>" }
%"struct.ap_int_base<128, false>" = type { %"struct.ssdm_int<128, false>" }
%"struct.ssdm_int<128, false>" = type { i128 }

; Function Attrs: argmemonly noinline norecurse readnone willreturn
define internal fastcc void @copy_in() unnamed_addr #0 {
entry:
  ret void
}

; Function Attrs: argmemonly noinline norecurse readnone willreturn
define internal fastcc void @copy_out() unnamed_addr #1 {
entry:
  ret void
}

declare void @apatb_tensor_slice_test_fp16_hw(%"struct.ap_uint<256>"*, %"struct.ap_uint<128>"*, %"struct.ap_uint<128>"*)

; Function Attrs: argmemonly noinline norecurse readnone willreturn
define internal fastcc void @copy_back() unnamed_addr #1 {
entry:
  ret void
}

define void @tensor_slice_test_fp16_hw_stub_wrapper(%"struct.ap_uint<256>"*, %"struct.ap_uint<128>"*, %"struct.ap_uint<128>"*) #2 {
entry:
  call void @copy_out()
  call void @tensor_slice_test_fp16_hw_stub(%"struct.ap_uint<256>"* %0, %"struct.ap_uint<128>"* %1, %"struct.ap_uint<128>"* %2)
  call void @copy_in()
  ret void
}

declare void @tensor_slice_test_fp16_hw_stub(%"struct.ap_uint<256>"*, %"struct.ap_uint<128>"* nocapture readonly, %"struct.ap_uint<128>"* nocapture readonly)

; Function Attrs: noinline
define void @apatb_tensor_slice_test_fp16_ir(%"struct.ap_uint<256>"* %ret, %"struct.ap_uint<128>"* nocapture readonly %a_data, %"struct.ap_uint<128>"* nocapture readonly %b_data) #3 {
entry:
  call fastcc void @copy_in()
  %0 = alloca %"struct.ap_uint<256>"
  call void @apatb_tensor_slice_test_fp16_hw(%"struct.ap_uint<256>"* %0, %"struct.ap_uint<128>"* %a_data, %"struct.ap_uint<128>"* %b_data)
  %1 = load volatile %"struct.ap_uint<256>", %"struct.ap_uint<256>"* %0
  call void @copy_back()
  %2 = load volatile %"struct.ap_uint<256>", %"struct.ap_uint<256>"* %0
  store %"struct.ap_uint<256>" %2, %"struct.ap_uint<256>"* %ret
  ret void
}

attributes #0 = { argmemonly noinline norecurse readnone willreturn "fpga.wrapper.func"="copyin" }
attributes #1 = { argmemonly noinline norecurse readnone willreturn "fpga.wrapper.func"="copyout" }
attributes #2 = { "fpga.wrapper.func"="stub" }
attributes #3 = { noinline "fpga.wrapper.func"="wrapper" }

!llvm.dbg.cu = !{}
!llvm.ident = !{!0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0, !0}
!llvm.module.flags = !{!1, !2, !3}
!blackbox_cfg = !{!4}

!0 = !{!"clang version 7.0.0 "}
!1 = !{i32 2, !"Dwarf Version", i32 4}
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 1, !"wchar_size", i32 4}
!4 = !{!"tensor_slice_wrapper_fp16", !5}
!5 = !{!"tensor_slice_wrapper_fp16", !6, !13, !15, !16, !17, !14}
!6 = !{!7, !9, !11}
!7 = !{!"scalar", !"in", !"ram_none", i32 0, !8}
!8 = !{!"data_read_in", !"a_data"}
!9 = !{!"scalar", !"in", !"ram_none", i32 0, !10}
!10 = !{!"data_read_in", !"b_data"}
!11 = !{!"pointer", !"out", !"ram_none", i32 0, !12}
!12 = !{!"data_write_out", !"c_data_out", !"data_write_valid", !"c_data_available_port"}
!13 = !{!"void", !"none", !"ram_none", i32 0, !14}
!14 = !{}
!15 = !{!"ap_ctrl_chain_protocol_continue", !"ap_continue", !"ap_ctrl_chain_protocol_done", !"ap_done", !"ap_ctrl_chain_protocol_idle", !"ap_idle", !"ap_ctrl_chain_protocol_ready", !"ap_ready", !"ap_ctrl_chain_protocol_start", !"ap_start", !"module_clock", !"ap_clk", !"module_clock_enable", !"ap_ce", !"module_reset", !"ap_rst"}
!16 = !{i32 2, i32 1, double 0.000000e+00, !14, !14}
!17 = !{!"FF", i32 0, !"LUT", i32 0, !"BRAM", i32 0, !"URAM", i32 0, !"DSP", i32 0}
