# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/cortexm0ds_logic.v" \
"../../../../project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
