# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 6.4e-05 1024 180 640 272384 24.8614 13.5284 214.824 418.998 672.373 672.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000128 4096 270 2380 134784 23.1107 28.3677 1287.45 837.82 2176.83 2176.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 400 0.000128 1024 130 750 38912 24.477 6.8247 35.5448 208.922 275.953 276.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 3.2e-05 4096 470 2190 557568 205.567 125.361 5931.78 3715.6 9978.57 9978.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000256 4096 480 4950 60160 11.5077 13.9305 1137.92 418.464 1581.9 1581.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000256 512 320 690 57344 3.52995 1.70189 23.8564 64.9084 94.1527 94.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 0.000128 1024 50 660 154048 6.85283 92.7788 211.939 311.614 311.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000128 1024 230 1460 92160 18.5185 6.83008 171.146 208.918 405.6 405.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000128 512 360 480 138240 6.14019 3.40672 42.4387 104.546 156.69 156.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 6.4e-05 4096 80 8510 281088 81.6319 61.6865 10546.7 1843.12 12533.4 12533.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 6.4e-05 1024 180 640 271872 24.9644 13.5469 243.963 418.916 701.552 701.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000128 4096 270 2380 134640 23.15 28.4093 1455.35 837.681 2344.67 2344.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 400 0.000128 1024 130 750 39168 24.2347 6.82598 41.1862 207.263 279.696 279.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 3.2e-05 4096 470 2190 556992 206.197 125.564 6731.06 3714.88 10778 10778.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000256 4096 480 4950 60192 11.5692 13.9675 1330.1 419.123 1774.83 1774.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000256 512 320 690 56448 3.53776 1.69382 27.592 64.2464 97.2308 97.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 0.000128 1024 50 660 154008 6.84803 107.435 209.557 323.883 323.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000128 1024 230 1460 89856 18.5974 6.82006 195.067 207.256 427.926 428.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000128 512 360 480 137088 6.18848 3.4176 48.1491 104.478 162.391 162.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 6.4e-05 4096 80 8510 280800 81.8972 61.8231 12498 1843.94 14485.9 14486.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 6.4e-05 1024 180 640 271360 24.9796 13.5331 255.166 419.465 713.305 713.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000128 4096 270 2380 134720 23.0728 28.4037 1525.33 838.779 2415.67 2415.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 400 0.000128 1024 130 750 40960 24.322 6.84058 45.1501 209.855 286.354 286.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 3.2e-05 4096 470 2190 557440 205.557 125.501 7046.7 3715.52 11093.5 11093.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000256 4096 480 4950 60000 11.5031 13.9505 1377.55 418.815 1821.89 1821.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000256 512 320 690 56320 3.50525 1.6856 28.8834 64.6829 98.9128 99.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 0.000128 1024 50 660 154000 6.85149 112.169 209.734 328.799 328.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000128 1024 230 1460 92160 18.6301 6.83981 208.933 209.852 444.438 444.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000128 512 360 480 138240 6.17898 3.41354 50.9812 105.005 165.734 165.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 6.4e-05 4096 80 8510 280960 81.7521 61.788 13002.2 1848.38 14994.4 14994.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 6.4e-05 1024 180 640 271872 24.826 13.51 238.655 418.507 695.662 695.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000128 4096 270 2380 134592 23.0543 28.3568 1421.76 837.96 2311.21 2311.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 0.000128 1024 130 750 36864 24.3014 7.57405 38.1835 206.3 276.549 276.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 3.2e-05 4096 470 2190 556800 205.421 125.362 6567.95 3724.56 10623.6 10623.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000256 4096 480 4950 60096 11.4944 13.9255 1285.81 418.795 1730.1 1730.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000256 512 320 690 55296 3.54067 1.68269 26.2636 63.671 95.3183 95.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 0.000128 1024 50 660 153984 6.84851 104.702 209.591 321.185 321.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000128 1024 230 1460 89088 18.4537 6.79664 187.925 206.3 419.659 419.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000128 512 360 480 136704 6.15725 3.4048 47.173 104.257 161.152 161.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 6.4e-05 4096 80 8510 280704 81.6057 61.7437 12097.8 1844.96 14086.3 14086.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 6.4e-05 1024 180 640 272000 24.9598 13.5457 241.538 418.703 698.911 699.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000128 4096 270 2380 134600 23.231 28.4297 1437.01 837.341 2326.09 2326.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 0.000128 1024 130 750 38400 24.1685 6.89888 40.1685 206.274 277.696 277.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 3.2e-05 4096 470 2190 557600 206.492 125.713 6650.6 3712.81 10695.9 10696.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000256 4096 480 4950 60200 11.5937 13.9851 1301.58 419.014 1746.25 1746.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000256 512 320 690 56000 3.5296 1.68755 26.9583 63.8428 96.1755 96.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 0.000128 1024 50 660 154000 6.85421 105.925 209.59 322.415 322.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000128 1024 230 1460 89600 18.4718 6.8096 191.136 206.282 422.882 423.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000128 512 360 480 137600 6.15939 3.41968 47.7127 104.285 161.728 161.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 6.4e-05 4096 80 8510 281200 82.2243 61.8554 12291.5 1844.29 14280.1 14280.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 6.4e-05 1024 180 640 270592 24.9786 13.5315 247.681 418.87 705.233 705.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000128 4096 270 2380 134624 23.0912 28.3932 1469.48 838.912 2359.95 2360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 0.000128 1024 130 750 35840 24.5439 6.81718 38.6895 207.181 277.416 277.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 3.2e-05 4096 470 2190 557312 205.609 125.508 6774.7 3715.75 10821.8 10822.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000256 4096 480 4950 60032 11.5111 13.9482 1324.3 419.227 1769.06 1769.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000256 512 320 690 55552 3.55805 1.69206 27.755 63.7711 96.9331 97.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 0.000128 1024 50 660 154000 6.86077 108.749 209.806 325.46 325.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000128 1024 230 1460 89600 18.5482 6.81523 196.357 207.174 429.082 429.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000128 512 360 480 137984 6.16214 3.41606 49.7121 104.871 164.319 164.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 6.4e-05 4096 80 8510 280896 81.5989 61.7888 12483.9 1848.51 14476 14476.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 6.4e-05 1024 180 640 270720 24.902 13.515 248.592 417.456 704.629 704.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000128 4096 270 2380 134640 23.1306 28.3996 1481.46 837.458 2370.52 2370.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 0.000128 1024 130 750 38400 24.1822 6.81178 41.5886 206.304 279.071 279.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 3.2e-05 4096 470 2190 556800 206.113 125.504 6839.59 3708.71 10880.2 10880.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000256 4096 480 4950 60000 11.5692 13.9712 1337.24 419.132 1781.99 1782.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000256 512 320 690 55680 3.53779 1.6855 27.8199 63.4793 96.6786 96.8153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 0.000128 1024 50 660 153960 6.8504 109.499 209.557 325.949 326.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000128 1024 230 1460 88320 18.6699 6.81856 194.661 206.297 426.631 426.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000128 512 360 480 136320 6.22144 3.41606 49.1411 104.523 163.455 163.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 6.4e-05 4096 80 8510 280800 81.9276 61.7508 12613.2 1842.39 14599.4 14599.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 6.4e-05 1024 180 640 270336 24.8916 13.5014 240.471 418.2 697.23 697.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000128 4096 270 2380 134400 23.0681 28.3515 1431.69 837.762 2320.95 2321.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 0.000128 1024 130 750 36864 24.7385 6.83315 38.6311 209.259 279.647 279.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 3.2e-05 4096 470 2190 557056 205.961 125.404 6612.01 3722.67 10666.3 10666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000256 4096 480 4950 59904 11.4934 13.9252 1289.84 418.665 1734 1734.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000256 512 320 690 57344 3.53757 1.70598 27.7195 64.1194 97.2376 97.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 0.000128 1024 50 660 153984 6.85485 105.813 211.836 324.548 324.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000128 1024 230 1460 90112 18.7892 6.82979 192.034 209.268 427.11 427.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000128 512 360 480 137216 6.1839 3.40749 47.9465 104.709 162.402 162.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 6.4e-05 4096 80 8510 281088 81.6895 61.7304 12207.4 1846.1 14197.2 14197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 6.4e-05 1024 180 640 270336 24.7298 13.4607 241.709 416.834 696.896 697.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000128 4096 270 2380 134400 23.065 28.3484 1444.27 837.93 2333.69 2333.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 0.000128 1024 130 750 36864 24.3259 6.8096 38.9756 206.552 276.848 276.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 3.2e-05 4096 470 2190 556032 205.558 125.304 6664.07 3713.01 10708.2 10708.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000256 4096 480 4950 59520 11.482 13.9144 1296.22 419.432 1741.12 1741.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000256 512 320 690 55296 3.55341 1.68483 27.0512 63.374 95.8172 95.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 0.000128 1024 50 660 153792 6.8545 106.256 209.587 322.74 322.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000128 1024 230 1460 86016 18.8812 6.79827 185.226 206.548 417.642 417.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000128 512 360 480 135168 6.10925 3.39424 47.5814 103.353 160.592 160.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 6.4e-05 4096 80 8510 280320 81.5337 61.6706 12284.5 1845.06 14273 14273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 6.4e-05 1024 180 640 268800 24.9664 13.5023 256.819 416.756 712.211 712.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000128 4096 270 2380 134400 23.1485 28.4189 1532.05 837.996 2421.68 2421.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 0.000128 1024 130 750 38400 24.1802 6.8216 43.4222 206.436 281.049 281.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 3.2e-05 4096 470 2190 556800 205.964 125.534 7081.58 3710.06 11123.4 11123.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000256 4096 480 4950 59600 11.5081 13.9424 1386.34 417.464 1829.33 1829.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000256 512 320 690 54400 3.59898 1.68634 28.7216 63.1569 97.3189 97.4566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 0.000128 1024 50 660 153800 6.9079 114.321 209.483 330.756 330.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000128 1024 230 1460 89600 18.457 6.81472 207.281 208.555 441.299 441.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000128 512 360 480 134400 6.16752 3.40458 50.6532 103.296 163.676 163.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 6.4e-05 4096 80 8510 280800 81.7304 61.7708 13119.7 1843.52 15107 15107.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 6.4e-05 1024 180 640 270336 24.9008 13.5025 304.438 418.324 761.331 761.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000128 4096 270 2380 134144 23.0622 28.339 1798.55 836.991 2687.02 2687.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 0.000128 1024 130 750 32768 25.2189 6.83085 43.7773 209.406 285.419 285.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 3.2e-05 4096 470 2190 557056 205.591 125.435 8283.65 3718.86 12333.8 12334.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000256 4096 480 4950 59904 11.4813 13.9444 1610.57 420.154 2056.23 2056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000256 512 320 690 57344 3.54765 1.70742 35.1757 63.8731 104.464 104.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 0.000128 1024 50 660 153856 6.85434 132.716 209.782 349.396 349.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000128 1024 230 1460 90112 18.8008 6.83418 240.49 209.4 475.716 475.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000128 512 360 480 135168 6.27642 3.41197 59.6961 104.779 174.317 174.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 6.4e-05 4096 80 8510 279552 81.5822 61.7103 15166.7 1850.74 17161 17161.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 6.4e-05 1024 180 645 271872 24.8949 13.5092 233.337 419.053 690.956 691.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 0.000128 4096 270 2385 134848 23.1526 28.332 2313.94 837.847 3203.35 3203.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 0.000128 1024 130 750 38912 24.4621 6.82803 39.3599 208.926 279.766 279.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 3.2e-05 4096 470 2190 557568 206.251 125.379 11054.3 3725.43 15111.6 15111.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 0.000256 4096 480 4950 60288 11.5159 13.9332 1137.54 419.089 1582.16 1582.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1060 0.000256 512 320 690 56832 3.55197 1.69984 23.5381 65.3632 94.3068 94.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 0.000128 1024 50 660 154080 6.8552 91.7014 209.607 308.208 308.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.000128 1024 230 1455 91136 18.6292 6.82598 168.158 208.932 402.735 402.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000128 512 360 480 138240 6.17514 3.41005 41.3217 104.891 155.955 156.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 820 6.4e-05 4096 80 8505 281216 81.5764 61.6965 10707.7 1844.09 12695.3 12695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 6.4e-05 1024 180 645 272000 24.9701 13.8715 213.103 419.374 671.489 671.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000128 4096 270 2385 134800 23.2329 28.414 1269.26 838.499 2159.48 2159.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 400 0.000128 1024 130 750 39680 24.5714 6.8489 35.831 209.777 277.213 277.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1970 3.2e-05 4096 470 2190 557440 207.011 125.695 7215.21 3720.86 11269.1 11269.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000256 4096 480 4950 60240 11.583 13.969 1146.49 419.45 1591.57 1591.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000256 512 320 690 56960 3.57872 1.71078 23.777 64.943 94.1661 94.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 0.000128 1024 50 660 154080 6.85274 92.586 209.774 309.258 309.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.000128 1024 230 1455 92160 18.6944 6.8431 172.526 209.777 408.033 408.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000128 512 360 480 138240 6.19907 3.41606 41.8372 104.971 156.579 156.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 6.4e-05 4096 80 8505 280960 82.037 61.8518 10777.3 1845.44 12766.8 12767.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 6.4e-05 1024 180 645 271104 24.9058 13.5332 211.328 418.778 668.71 668.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000128 4096 270 2385 134880 23.1165 28.4017 1266.09 838.877 2156.57 2156.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 400 0.000128 1024 130 750 38400 24.4402 6.82614 34.6418 208.454 274.545 274.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 3.2e-05 4096 470 2190 557184 206.266 125.525 6693.06 3718.33 10743.5 10743.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000256 4096 480 4950 60192 11.5343 13.9525 1143.01 419.385 1587.96 1588.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000256 512 320 690 56064 3.56781 1.6945 23.3891 64.6905 93.5013 93.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 0.000128 1024 50 660 154080 6.856 92.7193 209.818 309.438 309.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000128 1024 230 1455 90624 18.6313 6.82458 167.968 208.455 402.067 402.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000128 512 360 480 137472 6.18723 3.41421 41.4811 104.823 156.061 156.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 6.4e-05 4096 80 8505 281088 81.6867 61.7824 10760.9 1845.93 12750.6 12750.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 6.4e-05 1024 180 645 271488 24.9634 13.5373 217.259 418.743 674.676 674.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000128 4096 270 2385 134736 23.1638 28.4109 1293.06 838.488 2183.21 2183.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 400 0.000128 1024 130 750 39424 24.5627 6.86976 36.6679 209.475 277.768 277.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 3.2e-05 4096 470 2190 556864 206.882 125.677 5947.97 3718.37 9999.16 9999.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000256 4096 480 4950 60256 11.5732 13.9675 1162.73 419.591 1607.94 1608.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000256 512 320 690 56448 3.59046 1.70784 24.3822 64.9114 94.7453 94.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 0.000128 1024 50 660 154056 6.85123 94.591 209.777 311.264 311.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000128 1024 230 1455 91392 18.7284 6.84442 173.996 209.474 409.231 409.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000128 512 360 480 137984 6.1905 3.41402 42.966 104.82 157.548 157.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 6.4e-05 4096 80 8505 280896 81.8901 61.823 10935.2 1845.4 12924.5 12924.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 6.4e-05 1024 180 645 271360 24.9791 13.5146 222.249 419.082 679.994 680.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000128 4096 270 2385 134784 23.0911 28.3749 1324.46 838.012 2214.02 2214.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 400 0.000128 1024 130 750 38912 24.4511 6.83818 36.9516 208.966 277.394 277.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 3.2e-05 4096 470 2190 557056 206.004 125.396 6096.46 3714.39 10142.5 10142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000256 4096 480 4950 60160 11.5066 13.9346 1172.58 418.562 1616.66 1616.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000256 512 320 690 56320 3.57632 1.70467 24.6479 64.5813 94.6683 94.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 0.000128 1024 50 660 154048 6.8567 95.9201 209.603 312.423 312.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000128 1024 230 1455 90112 18.7806 6.8296 173.218 208.97 407.985 408.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000128 512 360 480 137216 6.17981 3.40752 43.6689 104.565 157.976 158.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 6.4e-05 4096 80 8505 281088 81.5675 61.687 10858.5 1844.84 12846.8 12847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 6.4e-05 1024 180 645 271872 24.9588 13.9067 251.948 419.321 710.303 710.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000128 4096 270 2385 134784 23.1135 28.4088 1484.62 838.5 2374.73 2374.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 400 0.000128 1024 130 750 36864 24.515 6.82189 40.1567 207.462 279.145 279.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 3.2e-05 4096 470 2190 556992 205.985 125.56 6827.59 3714.75 10874.2 10874.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000256 4096 480 4950 60192 11.5625 13.9776 1341.58 419.524 1786.73 1786.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000256 512 320 690 55296 3.58051 1.69578 27.9532 63.7127 97.1004 97.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 0.000128 1024 50 660 154008 6.84941 109.832 209.769 326.495 326.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000128 1024 230 1455 89856 18.5733 6.82477 198.553 207.457 431.601 431.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000128 512 360 480 137088 6.18445 3.42186 49.566 104.634 163.964 164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 6.4e-05 4096 80 8505 280800 81.8245 61.8276 12596.4 1845.66 14585.9 14586.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 6.4e-05 1024 180 645 271360 24.9794 13.5296 246.127 419.176 703.979 704.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000128 4096 270 2385 134720 23.0871 28.3836 1447.71 838.212 2337.48 2337.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 0.000128 1024 130 750 38400 24.6338 6.84451 41.0465 209.708 282.424 282.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 3.2e-05 4096 470 2190 556800 206.001 125.572 6653.97 3716.54 10702.4 10702.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000256 4096 480 4950 60000 11.5086 13.9468 1302.51 418.542 1746.59 1746.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000256 512 320 690 55040 3.55584 1.6896 27.1458 63.4344 95.9826 96.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1770 0.000128 1024 50 660 154000 6.84851 106.984 209.586 323.46 323.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000128 1024 230 1455 92160 18.6495 6.8409 198.575 209.708 433.968 434.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000128 512 360 480 138240 6.17651 3.41606 48.8945 104.932 163.575 163.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 6.4e-05 4096 80 8505 280960 81.7039 61.7654 12280.3 1845.22 14269.2 14269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 6.4e-05 1024 180 645 270336 24.9809 13.5281 261.925 418.844 719.443 719.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000128 4096 270 2385 134784 23.0167 28.3666 1540.74 838.628 2430.83 2430.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 0.000128 1024 130 750 36864 24.2726 6.79203 42.1069 206.723 280.074 280.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 3.2e-05 4096 470 2190 556800 205.158 125.343 7086.56 3716.1 11133.4 11133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000256 4096 480 4950 60096 11.4708 13.9393 1386.48 419.128 1831.09 1831.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000256 512 320 690 55296 3.5417 1.68742 29.3194 63.4066 98.1098 98.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 0.000128 1024 50 660 153984 6.94886 114.217 209.867 331.076 331.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000128 1024 230 1455 89088 18.4484 6.79798 204.462 206.459 436.353 436.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000128 512 360 480 136704 6.14704 3.40176 51.8799 104.341 165.926 166.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 6.4e-05 4096 80 8505 280704 81.5158 61.739 13045.7 1846.37 15035.6 15035.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 6.4e-05 1024 180 645 270400 25.1597 13.5535 259.61 418.766 717.254 717.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000128 4096 270 2385 134600 23.2223 28.4208 1528.4 837.465 2417.59 2417.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 0.000128 1024 130 750 35200 24.5602 6.81222 39.7636 206.304 277.625 277.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 3.2e-05 4096 470 2190 556800 207.049 125.862 7043.58 3718.31 11095.1 11095.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000256 4096 480 4950 60200 11.5753 13.9796 1382.42 420.342 1828.4 1828.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000256 512 320 690 56000 3.53142 1.68925 29.4671 63.2888 98.1344 98.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 0.000128 1024 50 660 154000 6.85235 113.891 209.621 330.41 330.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000128 1024 230 1455 89600 18.4434 6.81395 204.741 206.298 436.485 436.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000128 512 360 480 136000 6.22176 3.41254 51.1095 104.301 165.198 165.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 6.4e-05 4096 80 8505 280800 82.1989 61.8973 12994.9 1856.49 14995.7 14995.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 6.4e-05 1024 180 645 270592 24.9924 13.5229 261.505 418.473 718.655 718.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000128 4096 270 2385 134624 23.0828 28.3997 1544.83 838.104 2434.49 2434.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 0.000128 1024 130 750 35840 24.5368 6.81574 40.9146 206.978 279.43 279.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 3.2e-05 4096 470 2190 556416 206.387 125.637 7106.27 3717.08 11155.6 11155.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000256 4096 480 4950 60032 11.5026 13.9551 1389.49 420.91 1835.93 1836.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000256 512 320 690 55552 3.55718 1.6919 29.3286 63.3768 98.1074 98.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 0.000128 1024 50 660 154000 6.85981 114.51 209.607 331.021 331.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000128 1024 230 1455 89600 18.5318 6.81014 206.28 206.974 438.784 438.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000128 512 360 480 137984 6.16538 3.412 52.2722 104.771 166.777 166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 6.4e-05 4096 80 8505 280896 81.5968 61.7654 13108.2 1862.63 15114.4 15114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 6.4e-05 1024 180 645 270720 24.9004 13.613 257.111 417.811 713.605 713.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000128 4096 270 2385 134640 23.1267 28.4014 1525.12 838.442 2415.17 2415.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 0.000128 1024 130 750 34560 24.6748 6.80874 38.7795 206.475 276.919 277.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 3.2e-05 4096 470 2190 555840 206.896 125.631 7012.38 3716.98 11062.2 11062.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000256 4096 480 4950 60000 11.5528 13.9678 1375.07 419.466 1820.14 1820.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000256 512 320 690 55680 3.54573 1.68976 28.922 63.3437 97.6547 97.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 0.000128 1024 50 660 153960 6.84646 112.392 209.733 329.016 329.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000128 1024 230 1455 88320 18.6461 6.8137 199.792 207.05 432.488 432.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000128 512 360 480 136320 6.21555 3.41389 50.8429 104.61 165.24 165.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 6.4e-05 4096 80 8505 280320 81.9949 61.8375 12941.2 1860.1 14945.3 14945.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 6.4e-05 1024 180 645 270336 24.8926 13.5007 245.835 418.112 702.511 702.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000128 4096 270 2385 134400 23.0625 28.3572 1459 837.6 2348.1 2348.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 0.000128 1024 130 750 36864 24.7247 6.83418 39.6602 209.212 280.613 280.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 3.2e-05 4096 470 2190 557056 205.825 125.442 6729.56 3717 10778.1 10778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000256 4096 480 4950 59904 11.4852 13.9264 1314.14 418.529 1758.16 1758.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000256 512 320 690 55296 3.62413 1.70544 27.7348 64.2803 97.4998 97.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 0.000128 1024 50 660 153984 6.85834 107.659 209.757 324.317 324.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000128 1024 230 1455 90112 18.7893 6.8287 194.706 209.21 429.717 429.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000128 512 360 480 137216 6.1768 3.4095 48.9625 104.685 163.391 163.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 6.4e-05 4096 80 8505 281088 81.6428 61.7287 12426.7 1845.74 14416 14416.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 6.4e-05 1024 180 645 267264 25.0205 13.4622 285.354 416.862 740.868 741.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000128 4096 270 2385 134400 23.0347 28.3464 1690.1 838.019 2579.58 2579.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 0.000128 1024 130 750 36864 24.3379 6.79907 46.7479 206.562 284.633 284.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 3.2e-05 4096 470 2190 556032 205.358 125.318 7746.32 3713.26 11790.5 11790.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000256 4096 480 4950 59520 11.4688 13.9102 1500.34 417.535 1943.33 1943.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000256 512 320 690 55296 3.55418 1.68538 32.2923 63.0014 100.69 100.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 0.000128 1024 50 660 153792 6.84906 124.959 209.605 341.456 341.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000128 1024 230 1455 86016 18.8912 6.93018 216.469 206.568 449.047 449.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000128 512 360 480 135168 6.10938 3.39763 56.3522 103.367 169.379 169.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 6.4e-05 4096 80 8505 280320 81.4639 61.7004 14246.8 1845.15 16235.3 16235.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 6.4e-05 1024 180 645 268800 24.9738 13.5086 286.894 416.597 742.145 742.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000128 4096 270 2385 134400 23.1404 28.4096 1697.61 837.683 2586.93 2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 0.000128 1024 130 750 32000 25.0142 6.81827 40.6381 206.349 279.009 279.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 3.2e-05 4096 470 2190 555200 207.415 125.899 7783.49 3717.24 11834.3 11834.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000256 4096 480 4950 59600 11.5015 13.9366 1521.67 417.303 1964.49 1964.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000256 512 320 690 54400 3.60765 1.68685 32.034 62.9458 100.43 100.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 0.000128 1024 50 660 153800 6.85712 125.32 209.403 341.623 341.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000128 1024 230 1455 89600 18.4462 6.81571 226.929 206.355 458.732 458.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000128 512 360 480 134400 6.15853 3.40422 56.3428 103.256 169.318 169.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 6.4e-05 4096 80 8505 280000 81.9925 61.9061 14407.2 1846.97 16398.3 16398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 6.4e-05 1024 180 645 270336 24.8944 13.8505 262.958 418.32 720.192 720.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000128 4096 270 2385 134144 23.0667 28.3322 1553.04 837.002 2441.52 2441.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 0.000128 1024 130 750 32768 25.2281 6.82803 38.2298 209.412 279.88 280.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 3.2e-05 4096 470 2190 557056 205.653 125.45 7169.23 3719.76 11220.4 11220.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000256 4096 480 4950 59904 11.4979 13.9469 1396.1 419.253 1840.88 1840.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000256 512 320 690 53248 3.70704 1.70803 28.3705 63.8711 97.8128 97.9442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 0.000128 1024 50 660 153856 6.85421 114.418 209.78 331.095 331.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000128 1024 230 1455 90112 18.8054 6.82394 207.236 209.403 442.457 442.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000128 512 360 480 135168 6.27808 3.41277 51.6173 104.778 166.241 166.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 6.4e-05 4096 80 8505 279552 81.606 61.6638 13151.4 1844.39 15139.3 15139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 6.4e-05 1024 180 640 270336 25.0817 13.5149 220.684 419.44 678.887 679.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 0.000128 4096 270 2380 134656 23.1517 28.3361 2237.63 838.732 3127.92 3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 0.000128 1024 130 760 37888 24.5909 6.82803 36.4165 209.124 277.144 277.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 3.2e-05 4096 470 2200 556800 206.311 125.526 6778.36 3721.91 10832.4 10832.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000256 4096 480 4960 60224 11.5214 13.9566 1069.72 420.852 1516.13 1516.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1060 0.000256 512 320 700 56832 3.54848 1.70166 22.3371 66.0224 93.7708 93.9074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 0.000128 1024 50 660 154080 6.85466 86.559 209.799 303.258 303.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.000128 1024 230 1460 91136 18.635 6.82803 159.8 209.125 394.576 394.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000128 512 360 480 138240 6.16637 3.40787 39.3828 104.984 154.103 154.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 6.4e-05 4096 80 8520 281088 81.73 61.7243 10070.7 1846.29 12060.6 12060.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 6.4e-05 1024 180 640 270080 25.2265 13.5455 223.264 419.409 681.613 681.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000128 4096 270 2380 134640 23.1884 28.4082 1333.84 838.576 2224.09 2224.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 400 0.000128 1024 130 760 38400 24.6959 6.84442 37.2523 209.794 278.77 278.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 3.2e-05 4096 470 2200 556800 207.482 125.878 7097.64 3722.01 11153.3 11153.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000256 4096 480 4960 60240 11.5692 13.9694 1206.34 419.469 1651.43 1651.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000256 512 320 700 56960 3.57869 1.71136 25.5156 64.8696 95.8296 95.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 0.000128 1024 50 660 154080 6.85466 97.9306 209.786 314.614 314.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.000128 1024 230 1460 90880 18.8529 6.84784 179.649 209.793 415.332 415.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000128 512 360 480 138240 6.19117 3.42346 44.578 104.981 159.33 159.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 6.4e-05 4096 80 8520 280960 82.0954 61.8036 11332.1 1870.16 13346.4 13346.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 6.4e-05 1024 180 640 269568 25.1546 13.525 207.523 418.377 664.755 664.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000128 4096 270 2380 134688 23.109 28.4013 1239.22 838.071 2128.88 2128.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 400 0.000128 1024 130 760 36864 24.622 6.82598 33.1863 208.262 273.084 273.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 3.2e-05 4096 470 2200 556416 206.964 125.713 5725.88 3732.28 9791.13 9791.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000256 4096 480 4960 60192 11.5317 13.9517 1119.27 418.984 1563.81 1563.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000256 512 320 700 56064 3.56662 1.69779 23.3384 64.3699 93.1326 93.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 0.000128 1024 50 660 154080 6.85875 90.896 209.622 307.421 307.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000128 1024 230 1460 90624 18.6496 6.91808 166.789 208.262 400.811 400.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000128 512 360 480 138240 6.15792 3.41558 41.4278 104.724 155.88 156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 6.4e-05 4096 80 8520 281088 81.668 61.744 10520.5 1844.22 12508.4 12508.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 6.4e-05 1024 180 640 269696 25.2184 13.5352 211.681 418.687 669.294 669.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000128 4096 270 2380 134624 23.1696 28.3994 1265.95 838.375 2155.97 2156.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 400 0.000128 1024 130 760 37632 24.7314 6.87344 34.8744 209.443 276.108 276.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 3.2e-05 4096 470 2200 556416 207.244 125.757 5844.72 3737.7 9915.7 9915.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000256 4096 480 4960 60256 11.5684 13.9738 1136.6 419.528 1581.74 1581.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000256 512 320 700 56448 3.5913 1.71126 24.2657 64.9593 94.6775 94.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 0.000128 1024 50 660 154056 6.85456 92.729 209.749 309.379 309.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000128 1024 230 1460 91392 18.731 6.84205 170.51 209.443 405.708 405.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000128 512 360 480 137984 6.19069 3.41402 42.5515 104.801 157.107 157.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 6.4e-05 4096 80 8520 280896 82.0884 61.8131 10675.3 1845.08 12664.5 12664.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 6.4e-05 1024 180 640 270336 25.0948 13.5476 214.318 419.01 672.132 672.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000128 4096 270 2380 134656 23.073 28.3636 1281.26 837.945 2170.72 2170.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 400 0.000128 1024 130 760 36864 24.7148 6.83395 34.4929 208.906 275.132 275.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 3.2e-05 4096 470 2200 556544 206.462 125.534 5928.13 3728.98 9989.39 9989.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000256 4096 480 4960 60032 11.4934 13.9384 1135.07 420.392 1580.97 1581.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000256 512 320 700 56320 3.57312 1.70352 23.8813 64.4191 93.7286 93.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 0.000128 1024 50 660 154048 6.85914 92.8156 209.543 309.263 309.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000128 1024 230 1460 90112 18.7769 6.83171 167.918 208.915 402.627 402.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000128 512 360 480 137216 6.17136 3.40826 42.5656 104.539 156.842 156.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 6.4e-05 4096 80 8520 280832 81.7941 61.7369 10504 1863.7 12511.4 12511.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 6.4e-05 1024 180 640 269568 25.2673 13.538 262.999 419 720.968 721.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000128 4096 270 2380 134640 23.107 28.4109 1553.72 837.841 2443.16 2443.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 400 0.000128 1024 130 760 36864 24.5122 6.82394 42.7991 207.302 281.621 281.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 3.2e-05 4096 470 2200 555840 207.111 125.804 7169.33 3718.74 11221.3 11221.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000256 4096 480 4960 60192 11.5569 13.9817 1404.41 419.171 1849.2 1849.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000256 512 320 700 55296 3.58221 1.6969 29.6785 63.5378 98.6526 98.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 0.000128 1024 50 660 154008 6.84528 114.883 209.587 331.358 331.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000128 1024 230 1460 89856 18.585 6.82451 208.435 207.291 441.32 441.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000128 512 360 480 137088 6.17619 3.41773 52.6034 104.497 166.854 166.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 6.4e-05 4096 80 8520 280800 81.9961 61.7984 13188.7 1844.16 15176.9 15177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 6.4e-05 1024 180 640 267264 25.1308 13.9757 182.275 417.822 639.373 639.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000128 4096 270 2380 134496 23.0748 28.3987 1077.8 838.783 1968.14 1968.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 400 0.000128 1024 130 760 32256 24.6479 6.79168 26.3603 204.433 262.419 262.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 3.2e-05 4096 470 2200 555264 207.091 125.875 4954.66 3728.53 9016.43 9016.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000256 4096 480 4960 59904 11.4809 13.9405 967.602 418.306 1411.4 1411.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000256 512 320 700 52992 3.58426 1.67395 20.0645 63.652 89.1267 89.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 0.000128 1024 50 660 153936 6.85642 80.1915 209.732 296.825 296.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.000128 1024 230 1460 87552 18.4063 6.78358 141.981 204.43 371.788 371.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000128 512 360 480 135936 6.13149 3.41024 36.6422 103.848 150.193 150.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 6.4e-05 4096 80 8520 280512 81.7874 61.8128 9101.73 1847.62 11093.2 11093.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 6.4e-05 1024 180 640 270080 25.1549 13.5332 252.58 419.117 710.559 710.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000128 4096 270 2380 134560 23.0863 28.4104 1504.48 838.094 2394.15 2394.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 0.000128 1024 130 760 38400 24.6193 6.84394 42.8074 209.686 284.142 284.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 3.2e-05 4096 470 2200 556160 206.635 125.75 6957.16 3718.57 11008.4 11008.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000256 4096 480 4960 60000 11.4913 13.9551 1360.53 418.487 1804.54 1804.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000256 512 320 700 55040 3.55462 1.6873 28.5232 63.1647 97.0882 97.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 0.000128 1024 50 660 154000 6.85021 111.38 209.568 327.842 327.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000128 1024 230 1460 89600 18.9253 6.84019 201.958 209.674 437.584 437.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000128 512 360 480 138240 6.17459 3.41654 51.4521 104.915 166.115 166.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 6.4e-05 4096 80 8520 280960 81.5278 61.7759 12809 1844.49 14797 14797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 6.4e-05 1024 180 640 268800 25.1647 13.5138 177.331 419.561 635.735 635.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000128 4096 270 2380 134080 23.0263 28.3669 1041.04 837.496 1930.01 1930.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 400 0.000128 1024 130 760 35840 24.4245 6.80166 28.3053 206.513 266.225 266.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 3.2e-05 4096 470 2200 555520 206.61 125.776 4821.91 3725.89 8880.46 8880.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000256 4096 480 4960 59840 11.4688 13.9224 939.37 418.388 1383.22 1383.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000256 512 320 700 53760 3.6105 1.68346 19.7748 63.1214 88.3463 88.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 0.000128 1024 50 660 153920 6.85037 77.4884 209.731 294.112 294.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000128 1024 230 1460 87040 18.7663 6.8033 136.533 206.512 368.801 368.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000128 512 360 480 135680 6.07456 3.39501 35.46 103.342 148.427 148.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 6.4e-05 4096 80 8520 280960 81.4785 61.7646 8873.18 1850.57 10867.2 10867.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 6.4e-05 1024 180 640 268800 25.1593 13.5091 235.535 418.91 693.286 693.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000128 4096 270 2380 134592 23.0316 28.3513 1411.34 838.423 2301.23 2301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 0.000128 1024 130 760 33792 24.6916 6.79773 35.4869 206.407 273.566 273.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 3.2e-05 4096 470 2200 556032 206.088 125.54 6529.26 3720.03 10581.2 10581.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000256 4096 480 4960 60096 11.4763 13.9366 1275.28 419.032 1719.8 1719.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000256 512 320 700 55296 3.54118 1.6824 26.9246 63.5188 95.8255 95.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 0.000128 1024 50 660 153984 6.86522 103.766 209.71 320.383 320.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000128 1024 230 1460 89088 18.4456 6.7976 187.359 206.412 419.204 419.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000128 512 360 480 136704 6.14547 3.40582 47.6456 104.318 161.67 161.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 6.4e-05 4096 80 8520 280704 81.4802 61.7074 12012.4 1848.29 14004.1 14004.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 6.4e-05 1024 180 640 267264 25.0128 14.0821 168.797 416.92 624.975 625.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000128 4096 270 2380 134400 23.0487 28.3508 998.54 838.116 1888.13 1888.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 400 0.000128 1024 130 760 30720 25.0523 6.79872 23.4949 206.592 262.119 262.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 3.2e-05 4096 470 2200 554496 206.783 125.655 4609.19 3721.25 8663.15 8663.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000256 4096 480 4960 59520 11.4636 13.9074 896.436 417.593 1339.48 1339.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000256 512 320 700 55296 3.55434 1.68755 19.333 63.037 87.7643 87.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 0.000128 1024 50 660 153792 6.8568 74.053 209.632 290.583 290.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.000128 1024 230 1460 86016 18.8832 6.79789 129.523 206.587 361.979 362.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000128 512 360 480 135168 6.10854 3.39597 33.814 103.379 146.855 146.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 6.4e-05 4096 80 8520 280320 81.4922 61.6793 8481.66 1845.31 10470.3 10470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 6.4e-05 1024 180 640 268800 25.2578 13.5493 246.356 419.011 704.346 704.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000128 4096 270 2380 134400 23.2335 28.434 1468.12 837.946 2357.81 2357.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 0.000128 1024 130 760 35200 24.5752 6.81878 38.7121 206.427 276.721 276.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 3.2e-05 4096 470 2200 556000 207.923 126.044 6783 3724.48 10841.7 10842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000256 4096 480 4960 60200 11.5692 13.9757 1329.08 419.319 1774.02 1774.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000256 512 320 700 56000 3.53482 1.68723 28.3868 63.2936 97.0606 97.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 0.000128 1024 50 660 154000 6.85056 109.072 209.74 325.705 325.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000128 1024 230 1460 86400 18.9229 6.8137 190.208 206.415 422.542 422.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000128 512 360 480 136000 6.2199 3.41811 49.4597 104.362 163.614 163.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 6.4e-05 4096 80 8520 280800 82.219 61.9212 12476.1 1847.81 14468.2 14468.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 6.4e-05 1024 180 640 265600 25.2564 13.4984 173.037 420.781 632.737 632.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000128 4096 270 2380 134400 23.1342 28.4109 1027.09 846.08 1924.79 1924.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 0.000128 1024 130 760 32000 25.0064 6.81718 25.0539 208.426 265.49 265.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 3.2e-05 4096 470 2200 555200 207.402 125.922 4740.69 3754.54 8828.83 8829.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000256 4096 480 4960 59600 11.5074 13.9429 919.965 421.495 1366.98 1367.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000256 512 320 700 54400 3.60006 1.68835 19.6121 63.5308 88.5885 88.7201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 0.000128 1024 50 660 153800 6.85597 76.3196 211.509 294.726 294.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000128 1024 230 1460 83200 19.2269 6.81494 128.643 208.421 363.289 363.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000128 512 360 480 134400 6.15981 3.40483 34.6708 104.297 148.685 148.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 6.4e-05 4096 80 8520 280000 82.0113 61.9174 8694.23 1867.48 10705.8 10706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 6.4e-05 1024 180 640 268800 25.2103 13.525 316.584 418.426 773.913 774.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000128 4096 270 2380 134624 23.0868 28.3966 1868.61 838.013 2758.19 2758.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 0.000128 1024 130 760 35840 24.5471 6.81574 50.138 206.947 288.635 288.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 3.2e-05 4096 470 2200 556416 206.267 125.62 8586.54 3716.59 12635.3 12635.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000256 4096 480 4960 60032 11.4893 13.9503 1672.41 418.777 2116.7 2116.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000256 512 320 700 55552 3.55555 1.69165 35.865 63.2527 104.524 104.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 0.000128 1024 50 660 154000 6.85475 137.562 211.945 356.407 356.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000128 1024 230 1460 89600 18.5388 6.81872 248.971 206.95 481.467 481.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000128 512 360 480 137984 6.16198 3.41165 63.8103 104.758 178.299 178.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 6.4e-05 4096 80 8520 280896 81.5001 61.7636 15734.6 1844.19 17722.2 17722.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 6.4e-05 1024 180 640 268800 25.1597 13.5129 206.526 418.548 663.91 664.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000128 4096 270 2380 134400 23.0025 28.3525 1232.89 837.349 2121.67 2121.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 0.000128 1024 130 760 28672 24.6745 6.75165 26.7939 202.284 260.688 260.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 3.2e-05 4096 470 2200 555520 205.723 125.381 5674.47 3716.15 9721.99 9722.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000256 4096 480 4960 59584 11.4364 13.9061 1096.62 416.94 1538.98 1539.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000256 512 320 700 53760 3.49555 1.65485 23.1726 61.9779 90.4624 90.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 0.000128 1024 50 660 153888 6.85875 90.5988 211.501 309 309.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.000128 1024 230 1460 86016 18.2317 6.75344 157.404 202.278 384.852 385.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000128 512 360 480 136192 6.09888 3.39558 41.9188 103.628 155.196 155.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 6.4e-05 4096 80 8520 280448 81.3996 61.7149 10390.6 1842.99 12377 12377.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 6.4e-05 1024 180 640 268800 25.0938 13.5209 301.865 417.844 758.491 758.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000128 4096 270 2380 134400 23.126 28.3985 1795.57 838.244 2685.42 2685.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 0.000128 1024 130 760 34560 24.6734 6.81494 46.1625 206.496 284.33 284.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 3.2e-05 4096 470 2200 555840 206.655 125.637 8263.4 3736.53 12332.5 12332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000256 4096 480 4960 60000 11.555 13.9777 1610.63 419.513 2055.75 2055.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000256 512 320 700 55680 3.54166 1.68758 34.6163 63.2178 103.223 103.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 0.000128 1024 50 660 153960 6.85056 132.051 209.765 348.709 348.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000128 1024 230 1460 88320 18.6469 6.81005 235.617 206.496 467.758 467.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000128 512 360 480 136320 6.21984 3.41443 60.7475 104.615 175.157 175.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 6.4e-05 4096 80 8520 280320 81.8802 61.8284 15138.6 1846.6 17129.1 17129.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 6.4e-05 1024 180 640 268800 25.0269 13.5148 205.491 417.664 661.863 662.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000128 4096 270 2380 134400 23.0748 28.4108 1217.64 838.209 2107.41 2107.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 0.000128 1024 130 760 30720 25.071 6.80886 28.46 206.49 267.017 267.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 3.2e-05 4096 470 2200 554880 207.113 125.968 5584.52 3720.83 9638.71 9638.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000256 4096 480 4960 59520 11.4919 13.9533 1082.73 418.537 1526.79 1526.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000256 512 320 700 53760 3.6168 1.69165 22.778 63.1436 91.3848 91.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 0.000128 1024 50 660 153840 6.8512 89.4958 209.601 305.992 306.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000128 1024 230 1460 84480 19.0311 6.8096 152.998 206.485 385.508 385.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000128 512 360 480 134400 6.57741 3.39763 40.6439 103.325 154.312 154.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 6.4e-05 4096 80 8520 280320 81.7964 61.8431 10241.2 1860.16 12245.2 12245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 6.4e-05 1024 180 640 268288 25.1909 13.4963 291.56 418.147 748.558 748.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000128 4096 270 2380 134400 23.0577 28.3484 1749.16 837.675 2638.31 2638.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 0.000128 1024 130 760 36864 24.7176 6.82893 47.7701 209.229 288.731 288.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 3.2e-05 4096 470 2200 556032 206.753 125.643 8057.38 3723.6 12113.7 12113.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000256 4096 480 4960 59904 11.4753 13.9272 1566.18 418.562 2010.22 2010.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000256 512 320 700 55296 3.62115 1.70154 33.4402 63.7817 102.699 102.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 0.000128 1024 50 660 153984 6.85466 128.08 209.776 344.753 344.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.000128 1024 230 1460 90112 18.7924 6.83226 232.999 209.226 468.033 468.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000128 512 360 480 137216 6.17171 3.41152 59.3785 104.695 173.81 173.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 6.4e-05 4096 80 8520 280576 81.7502 61.7637 14800.3 1848.52 16792.6 16792.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 6.4e-05 1024 180 640 266240 25.2148 13.5042 195.64 418.278 652.797 652.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000128 4096 270 2380 134144 23.0711 28.3391 1170.43 836.887 2058.8 2058.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 0.000128 1024 130 760 32768 25.2019 6.82861 29.2385 209.375 270.825 270.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 3.2e-05 4096 470 2200 555008 207.341 125.886 5389.56 3748.61 9471.66 9471.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000256 4096 480 4960 59904 11.4869 13.9387 1050.91 419.213 1495.63 1495.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000256 512 320 700 53248 3.70656 1.70851 21.6471 63.8996 91.1184 91.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 0.000128 1024 50 660 153856 6.9247 85.9853 209.757 302.712 302.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.000128 1024 230 1460 90112 18.8093 6.83066 156.552 209.377 391.751 391.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000128 512 360 480 135168 6.2807 3.41402 39.47 104.768 154.088 154.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 6.4e-05 4096 80 8520 279552 81.5558 61.6994 9867.27 1844.21 11854.9 11855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 6.4e-05 1024 180 640 267264 25.0246 13.4599 252.663 416.853 708.163 708.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000128 4096 270 2380 134400 23.0482 28.3789 1530.44 838.023 2419.96 2420.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 0.000128 1024 130 760 30720 25.0484 6.79949 35.2126 206.577 273.824 273.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 3.2e-05 4096 470 2200 554496 206.847 125.662 7049.43 3721.6 11103.8 11104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000256 4096 480 4960 59520 11.4647 13.9182 1368.25 417.525 1811.23 1811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000256 512 320 700 55296 3.55245 1.68659 29.1081 64.0799 98.5797 98.7095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 0.000128 1024 50 660 153792 6.85056 111.577 209.599 328.072 328.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.000128 1024 230 1460 86016 18.8791 6.80262 194.191 206.565 426.619 426.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000128 512 360 480 135168 6.1073 3.39862 50.8617 103.363 163.886 164.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 6.4e-05 4096 80 8520 280320 81.5037 61.6758 12988.2 1847.73 14979.4 14979.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 6.4e-05 1024 180 640 264192 24.8483 13.5887 178.029 413.047 629.678 629.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000128 4096 270 2380 133632 23.0237 28.3287 1056.14 835.023 1942.6 1942.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 0.000128 1024 130 760 24576 24.6571 6.72003 20.0662 198.599 250.233 250.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 3.2e-05 4096 470 2200 552960 208.102 126.018 4879.16 3731.53 8945.09 8945.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000256 4096 480 4960 59136 11.4815 13.9249 943.506 418.614 1387.6 1387.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000256 512 320 700 49152 3.57587 1.62611 18.4785 61.2326 85.0707 85.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 0.000128 1024 50 660 153600 6.85594 78.737 209.629 295.266 295.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.000128 1024 230 1460 73728 19.1196 6.71994 118.296 198.597 342.922 343.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000128 512 360 480 135168 6.11978 3.39584 36.1414 103.506 149.314 149.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 6.4e-05 4096 80 8520 279552 82.056 61.9028 8962.84 1851.48 10958.5 10958.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 6.4e-05 1024 180 640 265600 25.2537 13.5012 262.42 417.041 718.38 718.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000128 4096 270 2380 134400 23.1432 28.4205 1568.76 838.575 2458.98 2459.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 0.000128 1024 130 760 32000 25.0216 6.81504 38.1624 206.579 276.764 276.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 3.2e-05 4096 470 2200 555200 207.434 125.902 7212.07 3726.07 11271.8 11272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000256 4096 480 4960 59600 11.5005 13.9439 1404.05 417.745 1847.31 1847.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000256 512 320 700 54400 3.60237 1.68829 29.8218 63.0688 98.3377 98.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 0.000128 1024 50 660 153800 6.8513 116.263 209.625 332.782 332.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000128 1024 230 1460 83200 19.2152 6.81427 196.538 206.572 429.324 429.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000128 512 360 480 134400 6.15853 3.40378 52.5982 103.367 165.679 165.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 6.4e-05 4096 80 8520 280000 82.0473 61.8936 13203.6 1849 15196.7 15196.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 6.4e-05 1024 180 640 262400 25.0182 13.3491 184.002 413.008 635.541 635.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000128 4096 270 2380 133600 23.0508 28.3976 1105.34 835.361 1992.22 1992.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 0.000128 1024 130 760 25600 25.7101 6.82144 21.759 206.843 261.315 261.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 3.2e-05 4096 470 2200 553600 208.147 126.192 5137.58 3732.79 9204.98 9205.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000256 4096 480 4960 59200 11.4817 13.9518 1007.88 418.83 1452.22 1452.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000256 512 320 700 51200 3.72922 1.69206 20.5697 64.3331 90.4754 90.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 0.000128 1024 50 660 153600 6.8567 83.6599 209.623 300.18 300.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000128 1024 230 1460 76800 19.8604 6.81165 131.698 206.843 365.394 365.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000128 512 360 480 134400 6.15875 3.40061 37.7606 103.505 150.983 151.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 6.4e-05 4096 80 8520 280000 82.0209 61.8947 9553.05 1851.19 11548.4 11548.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 6.4e-05 1024 180 648 270336 25.0757 13.5127 220.673 418.995 678.422 678.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.000128 4096 270 2400 134528 23.1178 28.3365 2176.68 838.077 3066.29 3066.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 400 0.000128 1024 130 744 35840 24.815 6.82598 30.151 208.894 270.876 271.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1970 3.2e-05 4096 470 2208 556544 206.723 125.577 6656.32 3723.13 10712 10712.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000256 4096 480 4944 60288 11.5202 13.943 1055.67 419.027 1500.24 1500.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1060 0.000256 512 320 696 56320 3.56166 1.70394 21.9823 64.8358 92.2387 92.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 0.000128 1024 50 672 154048 6.85706 87.1767 209.598 303.675 303.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.000128 1024 230 1464 91136 18.6185 6.82813 158.077 208.898 392.614 392.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000128 512 360 480 138240 6.16541 3.41235 38.9447 104.874 153.554 153.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 6.4e-05 4096 80 8520 281088 81.7112 61.6971 9984.31 1844.4 11972.3 11972.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 6.4e-05 1024 180 648 270080 25.2126 13.5437 209.934 419.116 667.971 668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000128 4096 270 2400 134560 23.1875 28.4166 1245.03 838.001 2134.71 2134.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 400 0.000128 1024 130 744 35840 25.0024 6.84592 32.026 209.653 273.713 273.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1970 3.2e-05 4096 470 2208 556480 207.833 125.923 6502.49 3721.37 10557.9 10558.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000256 4096 480 4944 60320 11.5742 13.9731 1115.92 422.251 1563.79 1563.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000256 512 320 696 56320 3.60941 1.71008 23.4256 64.6926 93.5926 93.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 0.000128 1024 50 672 154040 6.85421 92.4544 209.64 308.992 309.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.000128 1024 230 1464 92160 18.6685 6.84442 169.727 209.651 405.073 405.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000128 512 360 480 138240 6.19139 3.41997 41.3433 104.908 156.017 156.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 6.4e-05 4096 80 8520 280960 82.0975 61.7899 10500.2 1844.4 12488.7 12488.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 6.4e-05 1024 180 648 269568 25.1512 13.5352 207.049 418.723 664.628 664.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000128 4096 270 2400 134592 23.087 28.3976 1224.94 838.793 2115.3 2115.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 400 0.000128 1024 130 744 35328 24.8544 6.82717 31.3665 208.435 271.665 271.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1970 3.2e-05 4096 470 2208 556416 206.968 125.732 5637.92 3722.32 9693.23 9693.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000256 4096 480 4944 60288 11.514 13.951 1098.07 419.343 1542.96 1543.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000256 512 320 696 56064 3.56906 1.69661 23.287 64.1452 92.8505 92.9853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 0.000128 1024 50 672 154032 6.85491 91.2323 209.786 307.918 307.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000128 1024 230 1464 90624 18.632 6.82762 164.732 208.436 398.808 398.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000128 512 360 480 137472 6.18032 3.41242 40.7638 104.813 155.325 155.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 6.4e-05 4096 80 8520 280896 81.638 61.7799 10344 1846.83 12334.5 12334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 6.4e-05 1024 180 648 268800 25.172 13.6028 133.234 418.835 591.009 591.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000128 4096 270 2400 134400 23.0472 28.3501 786.939 838.623 1677.03 1677.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 400 0.000128 1024 130 744 33792 24.6946 6.79773 19.7232 206.453 257.854 257.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1970 3.2e-05 4096 470 2208 556032 206.301 125.528 4852.96 3721.25 8906.32 8906.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000256 4096 480 4944 60096 11.4852 13.9359 704.288 419.193 1148.98 1149.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000256 512 320 696 55296 3.53933 1.68342 15.1329 63.1744 83.6921 83.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 0.000128 1024 50 672 153984 6.8585 59.1791 209.808 275.892 275.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.000128 1024 230 1464 89088 18.457 6.79488 104.982 206.516 336.938 337.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000128 512 360 480 136704 6.16464 3.40122 26.6879 104.34 140.751 140.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 6.4e-05 4096 80 8520 280704 81.5148 61.6903 6692.77 1846.3 8682.51 8682.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 6.4e-05 1024 180 648 269696 25.1907 14.0873 239.066 418.3 696.808 696.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000128 4096 270 2400 134512 23.1322 28.4108 1426.05 837.614 2315.28 2315.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 400 0.000128 1024 130 744 35840 24.9617 6.84442 36.9545 209.266 278.216 278.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 3.2e-05 4096 470 2208 555968 207.483 125.898 6540.17 3717.99 10591.8 10592.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000256 4096 480 4944 60256 11.5446 13.9733 1270.14 419.134 1714.86 1714.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000256 512 320 696 56448 3.59405 1.71213 27.5096 64.2312 97.2 97.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 0.000128 1024 50 672 154000 6.8567 105.204 209.537 321.64 321.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000128 1024 230 1464 91392 18.7129 6.84061 190.539 209.259 425.541 425.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000128 512 360 480 137984 6.17882 3.41709 47.8938 104.713 162.361 162.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 6.4e-05 4096 80 8520 280896 81.9841 61.8084 11981 1843.47 13968.5 13968.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 6.4e-05 1024 180 648 268800 25.2039 13.7748 152.337 418.861 610.344 610.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000128 4096 270 2400 134400 23.0865 28.3975 901.684 838.888 1792.13 1792.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 400 0.000128 1024 130 744 32256 24.9952 6.81542 21.4075 207.166 260.578 260.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1970 3.2e-05 4096 470 2208 555520 207.197 125.806 5546.64 3728.77 9608.7 9608.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000256 4096 480 4944 60032 11.5121 13.9551 796.138 419.222 1240.9 1240.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000256 512 320 696 55552 3.5576 1.6919 17.2447 63.228 85.88 86.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 0.000128 1024 50 672 153888 6.85466 66.7295 209.7 283.327 283.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000128 1024 230 1464 89600 18.5279 6.81181 119.012 207.172 351.718 351.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000128 512 360 480 137984 6.17341 3.41606 30.4391 104.868 145.05 145.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 6.4e-05 4096 80 8520 280896 81.5436 61.7971 7551.46 1846.26 9541.28 9541.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 6.4e-05 1024 180 648 270336 25.0877 13.6013 233.607 418.977 691.441 691.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000128 4096 270 2400 134528 23.0595 28.3549 1379.57 837.812 2268.87 2268.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 400 0.000128 1024 130 744 34816 24.958 6.83213 34.7023 208.913 275.591 275.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 3.2e-05 4096 470 2208 556032 206.887 125.623 6363.36 3718.93 10415.1 10415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000256 4096 480 4944 60160 11.4879 13.9315 1211.45 420.683 1657.63 1657.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000256 512 320 696 56320 3.57642 1.70435 25.9064 64.9333 96.2752 96.4086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 0.000128 1024 50 672 153984 6.85104 101.888 209.515 318.297 318.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000128 1024 230 1464 90112 18.7665 6.86336 180.43 208.912 415.157 415.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000128 512 360 480 137216 6.1768 3.40992 46.0165 104.55 160.31 160.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 6.4e-05 4096 80 8520 280832 81.7701 61.7473 11248.6 1844.79 13237.1 13237.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 6.4e-05 1024 180 648 268288 25.1796 13.8404 155.097 418.195 612.476 612.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000128 4096 270 2400 134144 23.0541 28.3525 915.917 837.755 1805.15 1805.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 400 0.000128 1024 130 744 32768 25.1944 6.83213 22.126 209.246 263.586 263.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1970 3.2e-05 4096 470 2208 556032 206.802 125.671 4219.88 3724.02 8276.64 8276.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000256 4096 480 4944 59904 11.4832 13.9295 782.871 418.607 1226.96 1227.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000256 512 320 696 55296 3.62742 1.70416 16.9898 63.8129 86.2926 86.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 0.000128 1024 50 672 153856 7.74758 66.6018 209.684 284.076 284.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.000128 1024 230 1464 90112 18.782 6.83405 118.658 209.252 353.711 353.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000128 512 360 480 137216 6.18198 3.40806 30.708 104.706 145.16 145.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 6.4e-05 4096 80 8520 280576 81.8327 61.7585 7227.98 1850.64 9222.43 9222.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 6.4e-05 1024 180 648 269568 25.2552 13.5385 253.309 419.228 711.5 711.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000128 4096 270 2400 134496 23.1165 28.406 1502.55 838.292 2392.44 2392.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 0.000128 1024 130 744 34560 24.8237 6.83008 37.9452 207.412 277.194 277.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 3.2e-05 4096 470 2208 555840 207.184 125.83 6915.23 3725.32 10973.8 10974.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000256 4096 480 4944 60192 11.5634 13.9694 1349.06 419.426 1794.1 1794.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000256 512 320 696 55296 3.58256 1.69568 28.4956 64.5813 98.5136 98.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 0.000128 1024 50 672 154008 6.85635 112.71 209.768 329.378 329.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000128 1024 230 1464 89856 18.5724 6.82496 201.384 207.408 434.373 434.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000128 512 360 480 137088 6.18394 3.41347 50.2411 104.558 164.553 164.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 6.4e-05 4096 80 8520 280800 81.9626 61.8034 12713 1845.34 14702.3 14702.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 6.4e-05 1024 180 648 267264 25.1374 13.5168 177.139 417.826 633.789 633.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000128 4096 270 2400 134496 23.079 28.3976 1047.16 838.799 1937.51 1937.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 400 0.000128 1024 130 744 32256 24.641 6.79347 25.1796 204.44 261.24 261.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 3.2e-05 4096 470 2208 555264 207.101 125.892 4812.33 3728.61 8874.22 8874.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000256 4096 480 4944 59904 11.481 13.941 934.675 418.314 1378.49 1378.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000256 512 320 696 52992 3.58102 1.67322 19.3774 62.4875 87.2771 87.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 0.000128 1024 50 672 153936 6.85485 78.6698 209.789 295.36 295.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.000128 1024 230 1464 87552 18.4096 6.79014 137.185 204.439 367.013 367.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000128 512 360 480 135936 6.1295 3.41146 35.1814 103.85 148.727 148.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 6.4e-05 4096 80 8520 280512 81.7624 61.8071 8860.41 1854.55 10858.8 10859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 6.4e-05 1024 180 648 270080 25.1285 13.8281 241.289 419.097 699.502 699.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000128 4096 270 2400 134560 23.0707 28.4038 1430.49 838.071 2320.11 2320.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 0.000128 1024 130 744 35840 24.9709 6.84032 37.4819 209.68 279.156 279.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 3.2e-05 4096 470 2208 556160 206.701 125.719 6578.56 3718.54 10629.8 10630
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000256 4096 480 4944 60160 11.5036 13.9448 1282.46 418.464 1726.45 1726.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000256 512 320 696 55040 3.5521 1.6855 26.8817 63.217 95.493 95.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 0.000128 1024 50 672 154000 6.85469 106.834 209.605 323.338 323.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000128 1024 230 1464 92160 18.6323 6.85533 196.145 209.676 431.496 431.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000128 512 360 480 138240 6.16774 3.41741 48.2863 104.916 162.944 163.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 6.4e-05 4096 80 8520 280960 81.5875 61.7612 12111.1 1844.67 14099.4 14099.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 6.4e-05 1024 180 648 268800 25.1575 13.5147 173.444 419.213 631.491 631.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000128 4096 270 2400 134080 23.0188 28.3467 1013.91 836.768 1902.12 1902.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 400 0.000128 1024 130 744 30720 25.003 6.80182 23.2234 206.345 261.56 261.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 3.2e-05 4096 470 2208 555520 206.641 125.806 4669.57 3722.74 8725.02 8725.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000256 4096 480 4944 59840 11.471 13.9259 905.184 418.028 1348.69 1348.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000256 512 320 696 53760 3.61222 1.68448 18.9672 62.9654 87.3817 87.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 0.000128 1024 50 672 153920 6.85363 76.2203 209.609 292.725 292.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000128 1024 230 1464 87040 18.759 6.91814 132.53 206.343 364.732 364.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000128 512 360 480 135680 6.07648 3.39366 34.2821 103.25 147.156 147.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 6.4e-05 4096 80 8520 280960 81.4818 61.7189 8574.38 1845.22 10563 10563.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 6.4e-05 1024 180 648 268800 25.1641 13.5068 310.68 418.446 767.964 768.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000128 4096 270 2400 134400 23.0176 28.3668 1818.9 837.826 2708.19 2708.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 0.000128 1024 130 744 33792 24.6774 6.8096 45.2716 206.258 283.196 283.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 3.2e-05 4096 470 2208 556032 206.011 125.548 8334.12 3716.64 12382.6 12382.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000256 4096 480 4944 60096 11.4663 13.9366 1615.25 418.737 2059.46 2059.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000256 512 320 696 55296 3.53862 1.6857 34.635 62.9598 102.975 103.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 0.000128 1024 50 672 153984 6.85056 135.827 209.607 352.326 352.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000128 1024 230 1464 89088 18.4348 7.47782 240.747 206.259 473.1 473.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000128 512 360 480 136704 6.14797 3.40787 61.1402 104.241 175.091 175.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 6.4e-05 4096 80 8520 280704 81.3929 61.7271 15250.8 1844.52 17238.6 17238.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 6.4e-05 1024 180 648 267264 25.0123 13.5789 197.741 416.903 653.406 653.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000128 4096 270 2400 134016 23.0482 28.3537 1173.27 838.112 2062.86 2062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 0.000128 1024 130 744 30720 25.0397 6.80141 26.8235 206.586 265.436 265.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 3.2e-05 4096 470 2208 554496 206.829 125.647 5413.48 3734.35 9480.59 9480.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000256 4096 480 4944 59520 11.4643 13.9139 1039.99 417.577 1483.02 1483.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000256 512 320 696 55296 3.55098 1.68678 22.8188 62.9593 91.1687 91.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 0.000128 1024 50 672 153792 6.85286 87.5868 209.681 304.163 304.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.000128 1024 230 1464 86016 18.8748 6.80141 150.4 206.584 382.843 382.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000128 512 360 480 135168 6.10899 3.39763 39.7632 103.373 152.794 152.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 6.4e-05 4096 80 8520 280320 81.4699 61.6791 9868.19 1845.52 11857.1 11857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 6.4e-05 1024 180 648 268800 25.2704 13.5502 303.894 419.05 761.934 762.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000128 4096 270 2400 134400 23.2141 28.4289 1799.22 838.039 2688.98 2689.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 0.000128 1024 130 744 32000 25.0097 6.98285 42.2768 206.44 280.897 281.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 3.2e-05 4096 470 2208 556000 207.865 126.048 8231.16 3724.52 12289.9 12290.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000256 4096 480 4944 60200 11.5635 13.9801 1597.64 419.369 2042.63 2042.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000256 512 320 696 54400 3.59674 1.6896 33.6341 63.0847 102.164 102.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 0.000128 1024 50 672 153900 6.8512 133.614 209.678 350.187 350.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000128 1024 230 1464 89600 18.4477 6.8176 238.167 206.442 470.068 470.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000128 512 360 480 136000 6.21699 3.42234 60.0619 104.381 174.24 174.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 6.4e-05 4096 80 8520 280800 82.236 61.9025 15094.5 1850.05 17088.9 17089.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 6.4e-05 1024 180 648 265600 25.2541 13.6991 204.22 417.095 660.43 660.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000128 4096 270 2400 134400 23.1427 28.4145 1222.52 838.678 2112.83 2112.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 0.000128 1024 130 744 32000 25.0243 6.8137 29.0645 206.602 267.694 267.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 3.2e-05 4096 470 2208 555200 207.413 125.889 5584.3 3726.2 9644.07 9644.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000256 4096 480 4944 59600 11.4972 13.9407 1075.68 417.805 1519 1519.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000256 512 320 696 54400 3.60173 1.68934 22.9701 62.963 91.3811 91.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 0.000128 1024 50 672 153800 6.93382 90.6875 210.9 308.565 308.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000128 1024 230 1464 89600 18.4699 6.81779 161.863 206.599 393.935 394.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000128 512 360 480 134400 6.15616 3.40621 40.3391 103.38 153.437 153.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 6.4e-05 4096 80 8520 280000 81.995 61.8967 10201.7 1849.36 12195.2 12195.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 6.4e-05 1024 180 648 268800 25.212 13.5188 296.683 418.347 753.927 754.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000128 4096 270 2400 134400 23.0918 28.3894 1767.07 837.868 2656.49 2656.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 0.000128 1024 130 744 32256 24.9974 6.81542 41.7724 206.931 280.696 280.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 3.2e-05 4096 470 2208 555520 207.092 125.813 8083.6 3719.98 12136.8 12137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000256 4096 480 4944 60032 11.5007 13.9471 1567.58 420.756 2013.85 2013.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000256 512 320 696 55552 3.55478 1.69165 33.714 63.1668 102.285 102.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 0.000128 1024 50 672 153888 6.85443 130.783 209.446 347.127 347.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000128 1024 230 1464 89600 18.5354 6.81802 233.715 206.915 466.168 466.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000128 512 360 480 137984 6.16115 3.41274 59.6273 104.742 174.1 174.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 6.4e-05 4096 80 8520 280896 81.5094 61.7701 14812 1850.36 16805.9 16806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 6.4e-05 1024 180 648 268800 25.1619 13.5803 198.192 419.012 656.112 656.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000128 4096 270 2400 133952 23.0093 28.3582 1159.18 838.405 2049.03 2049.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 0.000128 1024 130 744 28672 24.6868 6.75379 25.0485 202.507 259.177 259.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 3.2e-05 4096 470 2208 553728 207.131 125.725 5307.38 3740.84 9381.35 9381.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000256 4096 480 4944 59584 11.4483 13.9088 1026.12 417.422 1468.97 1469.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000256 512 320 696 53760 3.49725 1.6568 21.7232 62.9701 89.9979 90.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 0.000128 1024 50 672 153664 6.8559 86.7696 209.555 303.223 303.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.000128 1024 230 1464 86016 18.236 6.86899 149.053 202.518 376.861 377.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000128 512 360 480 136192 6.10419 3.39741 39.3131 103.742 152.711 152.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 6.4e-05 4096 80 8520 280448 81.4074 61.7079 9745.29 1857.82 11746.4 11746.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 6.4e-05 1024 180 648 268800 25.1069 14.5239 290.112 417.757 747.669 747.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000128 4096 270 2400 134400 23.1182 28.406 1704.86 838.075 2594.54 2594.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 0.000128 1024 130 744 30720 25.1015 6.8112 38.8231 206.45 277.369 277.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 3.2e-05 4096 470 2208 554880 207.671 125.852 7786.84 3722.7 11843.3 11843.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000256 4096 480 4944 60240 11.5354 13.973 1517.59 419.432 1962.6 1962.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000256 512 320 696 53760 3.62 1.69165 31.7476 63.0904 100.305 100.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 0.000128 1024 50 672 153960 6.84986 127.746 209.767 344.406 344.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000128 1024 230 1464 88320 18.6566 6.81344 224.193 206.447 456.3 456.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000128 512 360 480 136320 6.22083 3.41747 57.3858 104.591 171.774 171.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 6.4e-05 4096 80 8520 280320 81.8978 61.8217 14283.2 1848.91 16276 16276.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 6.4e-05 1024 180 648 268800 25.0271 13.5087 188.373 417.905 644.979 645.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000128 4096 270 2400 134400 23.0769 28.3974 1097.31 838.688 1987.55 1987.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 0.000128 1024 130 744 30720 25.0584 6.8071 25.5226 206.597 264.166 264.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 3.2e-05 4096 470 2208 554880 207.068 125.958 5013.3 3727.06 9073.65 9073.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000256 4096 480 4944 60000 11.4975 13.9489 972.058 418.771 1416.35 1416.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000256 512 320 696 53760 3.62304 1.6896 20.7238 63.0925 89.2832 89.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 0.000128 1024 50 672 153840 6.85059 82.3419 209.757 298.994 299.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000128 1024 230 1464 84480 19.0542 6.8055 138.679 206.601 371.32 371.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000128 512 360 480 134400 6.14704 3.40298 36.9507 105.325 151.979 152.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 6.4e-05 4096 80 8520 280320 81.8241 61.8429 9190.11 1848.82 11182.8 11183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 6.4e-05 1024 180 648 268288 25.1962 13.513 277.236 418.153 734.264 734.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000128 4096 270 2400 134144 23.0467 28.3484 1627.49 837.671 2516.63 2516.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 0.000128 1024 130 744 32768 25.1841 6.83418 39.5757 209.229 281.003 281.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 3.2e-05 4096 470 2208 556032 206.755 125.651 7462.62 3722.88 11518.2 11518.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000256 4096 480 4944 59904 11.4768 13.9325 1443.07 418.563 1887.12 1887.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000256 512 320 696 55296 3.62758 1.70598 31.0999 63.7052 100.297 100.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 0.000128 1024 50 672 153856 6.85235 121.761 209.652 338.311 338.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.000128 1024 230 1464 90112 18.7679 6.83139 218.35 209.227 453.362 453.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000128 512 360 480 137216 6.1751 3.40982 55.0313 104.699 169.471 169.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 6.4e-05 4096 80 8520 280576 81.7541 61.7932 13679.4 1848.51 15671.6 15671.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 6.4e-05 1024 180 648 266240 25.2166 13.6131 185.372 418.319 642.684 642.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000128 4096 270 2400 133632 23.0631 28.3396 1096.79 837.063 1985.34 1985.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 0.000128 1024 130 744 32768 25.2079 6.82803 27.0708 209.398 268.684 268.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 3.2e-05 4096 470 2208 555008 207.289 125.909 5069.35 3733.93 9136.76 9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000256 4096 480 4944 59904 11.4954 13.9463 984.175 419.262 1428.95 1429.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000256 512 320 696 53248 3.7056 1.7047 20.6563 63.8305 90.0523 90.1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 0.000128 1024 50 672 153600 6.85046 82.3979 209.487 298.777 298.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.000128 1024 230 1464 90112 18.8151 6.83034 147.943 209.405 383.174 383.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000128 512 360 480 135168 6.2825 3.41021 36.9535 104.779 151.577 151.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 6.4e-05 4096 80 8520 279552 81.5502 61.6753 9272.16 1851.77 11267.4 11267.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 6.4e-05 1024 180 650 270848 25.0135 13.5146 249.479 419.101 707.278 707.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.000128 4096 270 2400 134656 23.1051 28.3566 2517.93 837.951 3407.42 3407.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 400 0.000128 1024 130 750 36864 24.6923 6.82394 35.49 209.042 276.231 276.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1970 3.2e-05 4096 470 2200 557312 205.651 125.43 7484.74 3719.68 11535.8 11536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000256 4096 480 4950 60224 11.5046 13.9538 1194.65 419.139 1639.32 1639.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1060 0.000256 512 320 700 55808 3.58672 1.70022 25.0658 64.4167 94.9279 95.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 0.000128 1024 50 675 154048 6.86275 99.2898 209.651 315.846 315.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.000128 1024 230 1475 90112 18.7352 6.82602 178.242 208.955 412.943 413.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000128 512 360 475 138240 6.16288 3.41062 44.199 104.902 158.827 158.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 6.4e-05 4096 80 8525 281088 81.4794 61.7208 11251.9 1845.03 13240.3 13240.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 6.4e-05 1024 180 650 270720 25.1591 13.6815 202.828 419.402 661.243 661.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000128 4096 270 2400 134640 23.1734 28.4164 1195.55 838.573 2085.8 2085.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 400 0.000128 1024 130 750 37120 24.9054 6.84237 32.0243 209.797 273.755 273.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1970 3.2e-05 4096 470 2200 557440 206.924 125.708 6249.25 3722.09 10304.3 10304.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000256 4096 480 4950 60160 11.5795 13.9805 1070.48 421.698 1517.81 1517.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000256 512 320 700 56320 3.6049 1.71213 22.8798 64.9054 93.2632 93.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 0.000128 1024 50 675 154040 6.85379 89.3707 209.799 306.067 306.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.000128 1024 230 1475 90880 18.8589 6.84237 160.214 211.941 398.052 398.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000128 512 360 475 138240 6.18739 3.42131 39.5716 104.985 154.322 154.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 6.4e-05 4096 80 8525 280960 82.1448 61.8196 10088.2 1845.57 12078 12078.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 6.4e-05 1024 180 650 270080 25.1645 13.535 159.068 419.171 617.108 617.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 0.000128 4096 270 2400 134560 23.1854 28.4055 2134.33 838.205 3024.2 3024.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 400 0.000128 1024 130 750 35840 24.9547 6.84442 20.6739 209.708 262.372 262.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1970 3.2e-05 4096 470 2200 556800 206.544 125.581 5088.26 3721.81 9142.47 9142.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000256 4096 480 4950 60000 11.5041 13.9506 686.195 418.538 1130.27 1130.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 0.000256 512 320 700 55040 3.55568 1.68704 14.6508 63.7218 83.7726 83.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 0.000128 1024 50 675 154000 6.85715 57.5508 209.665 274.119 274.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.000128 1024 230 1475 89600 18.9231 6.84032 103.296 209.708 338.95 339.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000128 512 360 475 138240 6.17376 3.41747 26.0132 104.933 140.696 140.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 6.4e-05 4096 80 8525 280960 81.6149 61.7722 6508.35 1844.74 8496.7 8496.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 6.4e-05 1024 180 650 270336 25.009 13.546 214.768 418.439 671.931 672.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000128 4096 270 2400 134688 23.1117 28.4119 1271.45 838.202 2161.26 2161.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 400 0.000128 1024 130 750 36864 24.6144 6.82563 33.8067 208.297 273.729 273.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1970 3.2e-05 4096 470 2200 557184 205.96 125.554 5867.3 3714.7 9913.79 9914.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000256 4096 480 4950 60192 11.5297 13.9551 1142.81 419.056 1587.43 1587.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000256 512 320 700 55296 3.60579 1.69574 24.1139 65.5518 95.1281 95.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 0.000128 1024 50 675 154032 6.85091 94.936 209.652 311.483 311.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000128 1024 230 1475 89088 18.8421 6.82186 169.131 208.291 403.27 403.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000128 512 360 475 137472 6.1855 3.4152 42.3577 104.737 156.853 156.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 6.4e-05 4096 80 8525 281088 81.6376 61.7614 10777.4 1844.37 12765.3 12765.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 6.4e-05 1024 180 650 270336 24.9819 13.6033 139.313 418.799 596.863 597.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000128 4096 270 2400 134592 23.0272 28.3581 819.005 838.529 1709.01 1709.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 400 0.000128 1024 130 750 33792 24.6894 6.79622 20.4924 206.432 258.594 258.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1970 3.2e-05 4096 470 2200 556800 205.503 125.377 4927.51 3738.86 8997.53 8997.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000256 4096 480 4950 60096 11.4832 13.951 737.151 419.083 1181.75 1181.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000256 512 320 700 53760 3.61005 1.68637 15.3657 63.5133 84.3282 84.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 0.000128 1024 50 675 153984 6.85747 61.5997 209.801 278.301 278.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.000128 1024 230 1475 86016 18.849 6.80307 105.828 206.436 338.107 338.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000128 512 360 475 136704 6.14941 3.53581 27.6036 106.479 143.928 144.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 6.4e-05 4096 80 8525 280704 81.5008 61.6859 6972.16 1846.11 8961.68 8961.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 6.4e-05 1024 180 650 269696 25.1916 13.5445 230.238 418.366 687.505 687.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000128 4096 270 2400 134624 23.1547 28.4057 1368.26 837.734 2257.64 2257.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 400 0.000128 1024 130 750 37632 24.7199 6.8496 37.268 209.279 278.305 278.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 3.2e-05 4096 470 2200 556864 206.484 125.651 6286.84 3713.56 10332.8 10333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000256 4096 480 4950 60144 11.5507 13.9775 1221.91 419.091 1666.61 1666.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000256 512 320 700 55552 3.63034 1.71264 26.0636 63.9863 95.5496 95.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 0.000128 1024 50 675 154000 6.86013 100.988 209.576 317.468 317.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000128 1024 230 1475 89600 18.9257 6.84141 180.985 209.282 416.219 416.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000128 512 360 475 137984 6.1847 3.41443 45.8576 104.719 160.337 160.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 6.4e-05 4096 80 8525 280896 81.847 61.7811 11506.6 1843.85 13494.3 13494.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 6.4e-05 1024 180 650 268800 25.1954 13.525 146.71 418.532 604.125 604.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000128 4096 270 2400 134624 23.0792 28.3914 869.573 838.204 1759.32 1759.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 400 0.000128 1024 130 750 35840 24.5416 6.81485 22.9596 206.998 261.497 261.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1970 3.2e-05 4096 470 2200 556416 206.361 125.658 4006.12 3721.06 8059.46 8059.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000256 4096 480 4950 60032 11.5036 13.9485 768.661 419.012 1213.2 1213.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000256 512 320 700 53760 3.6311 1.69466 16.1307 63.2885 84.9016 85.0362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 0.000128 1024 50 675 153888 6.84637 64.5161 209.543 280.948 281.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000128 1024 230 1475 86016 18.9552 6.81459 111.015 207.001 343.971 344.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000128 512 360 475 137984 6.16992 3.41475 29.3362 104.782 143.863 143.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 6.4e-05 4096 80 8525 280896 81.5254 61.7621 7262.09 1844.67 9250.26 9250.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 6.4e-05 1024 180 650 270336 25.0957 13.5155 241.269 419.034 699.087 699.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000128 4096 270 2400 134656 23.0579 28.3689 1415.65 837.905 2305.06 2305.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 400 0.000128 1024 130 750 36864 24.6981 6.83418 38.2049 208.947 278.872 279.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 3.2e-05 4096 470 2200 557056 205.668 125.41 6521.92 3714.15 10567.4 10567.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000256 4096 480 4950 60032 11.4812 13.9339 1253.24 418.502 1697.23 1697.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000256 512 320 700 55296 3.62512 1.70406 26.7114 63.9322 96.1296 96.2678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 0.000128 1024 50 675 153984 6.85274 106.121 209.553 322.572 322.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000128 1024 230 1475 90112 18.7718 6.82394 188.863 208.938 423.589 423.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000128 512 360 475 137216 6.17466 3.41034 47.4657 104.554 161.76 161.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 6.4e-05 4096 80 8525 280832 81.5885 61.7308 11714.9 1844.88 13703.3 13703.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 6.4e-05 1024 180 650 268288 25.1782 13.5026 159.762 417.754 616.358 616.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000128 4096 270 2400 134400 23.0571 28.3514 940.751 836.871 1829.11 1829.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 400 0.000128 1024 130 750 36864 24.7073 6.82778 25.6562 209.024 266.401 266.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1970 3.2e-05 4096 470 2200 557056 205.723 125.417 4350.54 3714.93 8396.88 8397.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000256 4096 480 4950 59904 11.4834 13.9251 816.617 418.167 1260.27 1260.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000256 512 320 700 55296 3.6295 1.70557 17.7615 63.6553 86.9073 87.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 0.000128 1024 50 675 153856 6.8545 69.3488 209.468 285.716 285.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.000128 1024 230 1475 90112 18.7827 6.8424 123.527 209.025 358.365 358.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000128 512 360 475 137216 6.18464 3.41142 31.6493 104.597 145.997 146.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 6.4e-05 4096 80 8525 280576 81.7431 61.826 7549.65 1848.81 9542.25 9542.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 6.4e-05 1024 180 650 270720 25.117 13.5422 254.634 418.852 712.315 712.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000128 4096 270 2400 134496 23.1137 28.4189 1499.32 837.565 2388.5 2388.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 0.000128 1024 130 750 34560 24.8251 6.82784 38.0066 207.237 277.082 277.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 3.2e-05 4096 470 2200 556416 206.592 125.694 6912.7 3717.95 10963.2 10963.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000256 4096 480 4950 60192 11.5515 13.969 1354.06 419.052 1798.71 1798.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000256 512 320 700 55296 3.58336 1.69165 28.7789 64.5738 98.7855 98.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 0.000128 1024 50 675 154008 6.85347 113.152 209.595 329.645 329.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000128 1024 230 1475 87552 18.8916 6.8281 197.222 207.221 430.349 430.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000128 512 360 475 137088 6.18253 3.41616 50.291 104.47 164.512 164.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 6.4e-05 4096 80 8525 280800 81.9575 61.8 12738 1845.53 14727.5 14727.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 6.4e-05 1024 180 650 269568 24.9241 13.5066 182.852 417.792 639.239 639.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000128 4096 270 2400 134496 23.0694 28.4008 1068.49 838.71 1958.74 1958.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 400 0.000128 1024 130 750 32256 24.6395 6.78707 25.9224 204.424 261.959 262.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 3.2e-05 4096 470 2200 556416 205.948 125.619 4919 3722.11 8972.94 8973.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000256 4096 480 4950 59904 11.4877 13.9418 960.357 418.268 1404.13 1404.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000256 512 320 700 52992 3.58483 1.67322 19.9464 63.5733 88.9332 89.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 0.000128 1024 50 675 153936 6.85056 80.807 209.782 297.481 297.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.000128 1024 230 1475 82944 18.9528 6.78381 134.063 204.414 364.395 364.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000128 512 360 475 135936 6.13536 3.41194 35.9625 103.831 149.492 149.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 6.4e-05 4096 80 8525 280512 81.6765 61.8545 9057.39 1852.84 11054 11054.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 6.4e-05 1024 180 650 270080 25.1451 13.6799 247.222 419.421 705.629 705.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000128 4096 270 2400 134560 23.0792 28.4012 1458.67 838.711 2348.93 2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 0.000128 1024 130 750 35840 24.9601 6.84474 38.6549 209.839 280.481 280.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 3.2e-05 4096 470 2200 556800 205.974 125.559 6709.6 3718.24 10759.7 10759.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000256 4096 480 4950 60000 11.5016 13.9516 1307.76 418.888 1752.18 1752.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000256 512 320 700 55040 3.55542 1.68694 27.8931 64.506 97.7981 97.9294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 0.000128 1024 50 675 154000 6.85402 109.922 209.783 326.602 326.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000128 1024 230 1475 89600 18.9231 6.83533 196.284 209.833 432.056 432.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000128 512 360 475 138240 6.16896 3.41261 49.6183 104.996 164.356 164.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 6.4e-05 4096 80 8525 280960 81.5258 61.7549 12335.2 1845.75 14324.5 14324.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 6.4e-05 1024 180 650 268800 25.1618 13.5129 174.733 419.269 632.841 632.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000128 4096 270 2400 134080 23.0309 28.3464 1016.24 836.911 1904.6 1904.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 400 0.000128 1024 130 750 30720 25.0143 6.80534 23.3775 206.376 261.757 261.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 3.2e-05 4096 470 2200 556800 205.654 125.511 4694.01 3716.49 8741.94 8742.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000256 4096 480 4950 59840 11.462 13.9174 909.853 418.096 1353.4 1353.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000256 512 320 700 53760 3.61178 1.68346 19.2464 63.0088 87.7066 87.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1770 0.000128 1024 50 675 153920 6.85949 76.9061 209.848 293.658 293.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000128 1024 230 1475 87040 18.7612 6.80512 133.876 206.38 366.011 366.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000128 512 360 475 135680 6.08301 3.39853 34.4198 103.268 147.327 147.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 6.4e-05 4096 80 8525 280960 81.5161 61.7755 8614.26 1845.51 10603.3 10603.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 6.4e-05 1024 180 650 270336 24.9935 13.5063 303.133 418.473 760.273 760.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000128 4096 270 2400 134592 23.0235 28.3485 1775.14 837.878 2664.46 2664.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 0.000128 1024 130 750 33792 24.6934 6.80346 44.2226 206.274 282.178 282.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 3.2e-05 4096 470 2200 556800 205.121 125.389 8134.47 3713.53 12178.8 12179.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000256 4096 480 4950 60096 11.4628 13.9407 1579.44 418.75 2023.68 2023.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000256 512 320 700 53760 3.60298 1.68749 33.2587 64.0612 102.764 102.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 0.000128 1024 50 675 153984 6.85242 132.782 209.635 349.312 349.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000128 1024 230 1475 86016 18.8446 6.80141 227.535 206.28 459.649 459.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000128 512 360 475 136704 6.14774 3.40346 59.8138 104.25 173.77 173.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 6.4e-05 4096 80 8525 280704 81.4096 61.7196 14873.2 1851.17 16867.7 16867.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 6.4e-05 1024 180 650 267264 25.0177 13.4595 201.513 416.571 656.729 656.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000128 4096 270 2400 134400 23.026 28.3494 1190.48 837.456 2079.39 2079.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 0.000128 1024 130 750 30720 25.0417 6.79936 27.149 206.427 265.601 265.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 3.2e-05 4096 470 2200 556032 205.378 125.282 5476.33 3710.1 9517.37 9517.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000256 4096 480 4950 59520 11.4618 13.9105 1055.37 419.179 1500 1500.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000256 512 320 700 52224 3.6697 1.68346 21.8389 62.9541 90.3037 90.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 0.000128 1024 50 675 153792 6.85062 89.1801 209.527 305.602 305.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.000128 1024 230 1475 86016 18.8796 6.79782 153.029 206.426 385.319 385.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000128 512 360 475 135168 6.10755 3.39472 39.9053 103.293 152.856 152.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 6.4e-05 4096 80 8525 280320 81.4722 61.6852 9999.21 1843.95 11986.5 11986.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 6.4e-05 1024 180 650 270400 25.1549 13.5535 301.709 419.092 759.677 759.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000128 4096 270 2400 134400 23.2156 28.4404 1785.29 838.126 2675.15 2675.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 0.000128 1024 130 750 35200 24.5865 6.81952 46.2132 206.463 284.272 284.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 3.2e-05 4096 470 2200 556800 206.948 125.877 8185.66 3721.37 12240.1 12240.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000256 4096 480 4950 60000 11.5638 13.9874 1587.11 419.406 2032.14 2032.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000256 512 320 700 54400 3.59619 1.69152 33.6676 64.1808 103.296 103.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 0.000128 1024 50 675 153900 6.8567 132.5 209.713 349.113 349.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000128 1024 230 1475 86400 18.926 6.82179 228.548 206.463 460.942 461.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000128 512 360 475 136000 6.2223 3.4215 59.5636 104.384 173.757 173.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 6.4e-05 4096 80 8525 280800 82.2004 61.9124 15054 1848.18 17046.6 17046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 6.4e-05 1024 180 650 268800 24.976 13.503 202.655 417.004 658.301 658.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000128 4096 270 2400 134400 23.1567 28.416 1196.46 838.581 2086.69 2086.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 0.000128 1024 130 750 32000 25.0161 6.8121 28.447 206.558 267.018 267.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 3.2e-05 4096 470 2200 555200 207.394 125.919 5473.31 3720.91 9527.81 9528.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000256 4096 480 4950 59600 11.49 13.9387 1059.43 417.712 1502.65 1502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000256 512 320 700 54400 3.60397 1.68771 22.7439 62.9877 91.1789 91.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1770 0.000128 1024 50 675 153800 6.85078 88.7349 209.679 305.308 305.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000128 1024 230 1475 83200 19.2393 6.97654 147.776 206.558 380.739 380.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000128 512 360 475 134400 6.16605 3.40378 39.5639 103.357 152.645 152.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 6.4e-05 4096 80 8525 280000 81.9952 61.9093 10015.3 1848.84 12008.3 12008.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 6.4e-05 1024 180 650 268800 25.2192 13.5209 294.18 418.857 751.948 752.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000128 4096 270 2400 134624 23.0748 28.4035 1722.17 838.867 2612.6 2612.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 0.000128 1024 130 750 35840 24.5408 6.81626 45.7014 207.165 284.411 284.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 3.2e-05 4096 470 2200 556416 206.254 125.661 7882.52 3724.77 11939.5 11939.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000256 4096 480 4950 60032 11.4975 13.9489 1531.41 419.206 1976.13 1976.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000256 512 320 700 53760 3.62883 1.69165 32.1494 63.2714 100.899 101.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 0.000128 1024 50 675 153888 6.84832 129.335 209.713 345.942 345.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000128 1024 230 1475 86016 18.9478 6.81843 221.689 207.167 454.813 454.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000128 512 360 475 137984 6.17043 3.41245 58.3556 104.868 172.965 173.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 6.4e-05 4096 80 8525 280896 81.5786 61.7517 14458.8 1846.13 16448.5 16448.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 6.4e-05 1024 180 650 268800 25.1629 14.2137 193.423 418.613 651.578 651.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000128 4096 270 2400 134400 23.0166 28.3571 1123.73 837.566 2012.75 2012.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 0.000128 1024 130 750 28672 24.6898 6.75242 24.4615 202.313 258.403 258.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 3.2e-05 4096 470 2200 555520 205.665 125.389 5145.89 3712.58 9189.81 9190.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000256 4096 480 4950 59584 11.4529 13.9039 994.677 417.03 1437.14 1437.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000256 512 320 700 50176 3.63306 1.65478 19.9927 61.9086 87.3459 87.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 0.000128 1024 50 675 153664 6.85261 84.5673 209.374 300.839 300.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.000128 1024 230 1475 78848 19.0739 6.75443 133.431 202.316 361.766 361.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000128 512 360 475 136192 6.09965 3.40128 38.0047 103.639 151.301 151.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 6.4e-05 4096 80 8525 280448 81.3984 61.703 9427.23 1843.32 11413.9 11414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 6.4e-05 1024 180 650 268800 25.0923 13.5188 284.267 417.351 740.399 740.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000128 4096 270 2400 134400 23.1383 28.4076 1661.69 837.262 2550.57 2550.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 0.000128 1024 130 750 34560 24.6831 6.81731 42.6542 206.255 280.599 280.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 3.2e-05 4096 470 2200 555840 206.716 125.628 7610.4 3713.8 11656.8 11657.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000256 4096 480 4950 60000 11.5467 13.9729 1480.21 419.015 1924.82 1924.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000256 512 320 700 53760 3.62378 1.68701 31.2915 63.0771 99.8343 99.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 0.000128 1024 50 675 153960 6.8567 124.827 209.576 341.303 341.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000128 1024 230 1475 88320 18.6468 6.81606 219.826 206.245 451.721 451.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000128 512 360 475 136320 6.22003 3.41962 56.013 104.493 170.304 170.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 6.4e-05 4096 80 8525 280320 81.8845 61.8209 13947.1 1844.9 15935.9 15936.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 6.4e-05 1024 180 650 268800 25.0363 13.5177 189.154 417.987 645.859 646.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000128 4096 270 2400 134400 23.0769 28.3916 1107.09 838.878 1997.51 1997.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 0.000128 1024 130 750 30720 25.0597 6.8096 25.6771 206.647 264.378 264.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 3.2e-05 4096 470 2200 554880 207.119 125.968 5072.85 3723.74 9129.95 9130.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000256 4096 480 4950 59520 11.4997 13.9551 981.806 418.874 1426.21 1426.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000256 512 320 700 53760 3.62557 1.69091 21.2045 64.1939 90.8724 91.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 0.000128 1024 50 675 153840 6.85658 83.4377 209.814 300.151 300.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000128 1024 230 1475 84480 19.0272 6.80467 140.857 206.646 373.521 373.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000128 512 360 475 134400 6.14688 3.40243 37.3077 103.406 150.419 150.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 6.4e-05 4096 80 8525 280320 81.8363 61.8418 9306.48 1847.97 11298.4 11298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 6.4e-05 1024 180 650 268288 25.1984 13.4998 270.906 418.184 727.952 728.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000128 4096 270 2400 134400 23.0665 28.3565 1590.19 837.879 2479.57 2479.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 0.000128 1024 130 750 36864 24.724 6.83008 43.4799 209.244 284.462 284.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 3.2e-05 4096 470 2200 557056 205.704 125.449 7305.35 3717.72 11354.5 11354.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000256 4096 480 4950 59904 11.4789 13.9281 1416.27 418.601 1860.35 1860.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000256 512 320 700 55296 3.62496 1.70557 30.7158 63.7029 99.9058 100.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 0.000128 1024 50 675 153856 6.85501 119.106 209.69 335.695 335.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.000128 1024 230 1475 90112 18.788 6.82947 213.988 209.248 449.042 449.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000128 512 360 475 137216 6.17296 3.40992 53.8382 104.701 168.283 168.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 6.4e-05 4096 80 8525 280576 81.7123 61.8189 13397.5 1848.65 15389.9 15390
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 6.4e-05 1024 180 650 266240 25.2159 13.5168 189.873 418.041 646.811 646.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000128 4096 270 2400 134144 23.054 28.3418 1132.88 836.421 2020.77 2020.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 0.000128 1024 130 750 32768 25.2043 6.8311 27.6515 209.253 269.123 269.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 3.2e-05 4096 470 2200 557056 205.56 125.438 5231 3721.07 9283.34 9283.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000256 4096 480 4950 59904 11.4954 13.9403 1014.16 418.981 1458.65 1458.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000256 512 320 700 53248 3.70128 1.70835 21.1676 64.8832 91.6165 91.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 0.000128 1024 50 675 153600 6.85261 84.4022 209.362 300.659 300.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.000128 1024 230 1475 90112 18.7948 6.82608 152.027 209.264 387.096 387.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000128 512 360 475 135168 6.29069 3.41162 37.7053 104.711 152.27 152.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 6.4e-05 4096 80 8525 279552 81.5528 61.6738 9542.94 1843.15 11529.5 11529.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 6.4e-05 1024 180 640 270336 25.0793 13.5099 216.356 419.053 674.172 674.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 0.000128 4096 270 2400 134656 23.0522 28.3402 1177.22 838.02 2066.71 2066.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 400 0.000128 1024 130 768 31744 25.2635 6.82355 27.5045 208.924 268.702 268.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1970 3.2e-05 4096 470 2208 557056 206.13 125.46 6452.32 3716.08 10500.3 10500.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000256 4096 480 4960 60288 11.5149 13.951 1045.52 419.193 1490.25 1490.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 0.000256 512 320 704 56832 3.55299 1.70579 22.7331 64.7295 92.8842 93.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 0.000128 1024 50 672 154048 6.85773 86.8048 209.611 303.319 303.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.000128 1024 230 1472 90112 18.7481 6.82794 156.483 208.989 391.243 391.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000128 512 360 480 137728 6.17552 3.41197 39.0422 104.889 153.679 153.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 6.4e-05 4096 80 8512 281088 81.5747 61.7431 9827.79 1844.55 11815.9 11816.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 6.4e-05 1024 180 640 270336 25.0985 13.5158 154.718 419.487 612.988 613.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 0.000128 4096 270 2400 134656 23.1871 28.3507 2069.83 838.791 2960.24 2960.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 0.000128 1024 130 768 30720 25.4612 6.83008 21.6054 209.167 263.248 263.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1970 3.2e-05 4096 470 2208 556544 207.046 125.561 9982.75 3723.78 14039.4 14039.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 0.000256 4096 480 4960 60160 11.5007 13.9284 670.582 421.499 1117.58 1117.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1060 0.000256 512 320 704 56320 3.57546 1.70234 14.8415 64.2341 84.5108 84.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 0.000128 1024 50 672 153984 6.8513 56.0271 209.765 272.686 272.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.000128 1024 230 1472 90112 18.7734 6.82726 100.677 209.273 335.745 335.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000128 512 360 480 137216 6.16218 3.40688 25.2603 104.659 139.643 139.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 820 6.4e-05 4096 80 8512 280832 81.687 61.7439 6332.22 1846.65 8322.51 8322.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 6.4e-05 1024 180 640 270720 25.1498 13.542 201.641 419.014 659.513 659.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000128 4096 270 2400 134640 23.1791 28.4152 1192.79 837.801 2082.26 2082.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 400 0.000128 1024 130 768 32000 25.4862 6.84237 28.3419 209.593 270.452 270.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1970 3.2e-05 4096 470 2208 557120 207.284 125.775 6261.18 3735.51 10330 10330.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000256 4096 480 4960 60320 11.577 13.9642 1072.22 419.189 1517.02 1517.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000256 512 320 704 56960 3.58259 1.71213 23.5139 64.7486 93.7138 93.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 0.000128 1024 50 672 154040 6.85734 88.9242 209.589 305.412 305.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.000128 1024 230 1472 90880 18.8385 6.88038 161.709 209.598 397.211 397.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000128 512 360 480 137600 6.21709 3.41446 40.2414 104.885 154.914 155.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 6.4e-05 4096 80 8512 280960 81.9222 61.8174 10074.2 1843.85 12062 12062.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 6.4e-05 1024 180 640 270080 25.1364 13.693 129.486 419.504 587.983 588.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.000128 4096 270 2400 134560 23.0883 28.3894 766.873 838.881 1657.31 1657.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 400 0.000128 1024 130 768 30720 25.5868 6.84307 18.0529 209.873 260.539 260.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1970 3.2e-05 4096 470 2208 556800 206.42 125.549 5095.03 3738.07 9165.34 9165.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000256 4096 480 4960 60160 11.4973 13.9511 685.883 418.953 1130.36 1130.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000256 512 320 704 55040 3.5583 1.68413 14.8153 63.2941 83.5097 83.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 0.000128 1024 50 672 154000 6.85014 57.1156 209.809 273.817 273.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.000128 1024 230 1472 89600 18.9364 6.84202 102.995 209.871 338.823 338.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000128 512 360 480 136960 6.23069 3.41846 25.9335 105.018 140.755 140.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 6.4e-05 4096 80 8512 280960 81.694 61.7677 6491.13 1846.13 8480.93 8481.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 6.4e-05 1024 180 640 269568 25.123 14.0676 217.268 418.864 675.489 675.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000128 4096 270 2400 134688 23.083 28.4037 1288.19 838.787 2178.54 2178.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 400 0.000128 1024 130 768 30720 25.3862 6.82669 29.6762 208.437 270.51 270.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1970 3.2e-05 4096 470 2208 556800 206.228 125.642 5937.14 3730.14 9999.42 9999.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000256 4096 480 4960 60288 11.5133 13.9573 1158.24 420.085 1603.88 1603.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000256 512 320 704 56832 3.53312 1.69824 25.5402 64.0536 94.9817 95.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 0.000128 1024 50 672 154032 6.85392 96.6615 209.785 313.346 313.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.000128 1024 230 1472 89088 18.834 6.82598 170.427 208.433 404.708 404.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000128 512 360 480 137472 6.18733 3.4153 43.6377 104.812 158.207 158.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 6.4e-05 4096 80 8512 280896 81.7137 61.7736 10875.9 1846.62 12866.2 12866.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 6.4e-05 1024 180 640 268800 25.1574 13.5152 140.069 418.45 597.359 597.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000128 4096 270 2400 134592 23.0134 28.3505 820.564 837.821 1709.83 1709.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 400 0.000128 1024 130 768 27648 25.4018 6.79747 17.8178 206.26 256.464 256.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1970 3.2e-05 4096 470 2208 556032 206.196 125.54 5041.59 3717.04 9090.64 9090.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000256 4096 480 4960 60096 11.4765 13.9305 734.352 418.733 1178.57 1178.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000256 512 320 704 55296 3.54659 1.68346 16.3677 63.3016 85.0535 85.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 0.000128 1024 50 672 153984 6.85466 61.9826 209.61 278.491 278.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.000128 1024 230 1472 86016 18.8542 6.80112 106.602 206.266 338.709 338.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000128 512 360 480 136704 6.15843 3.40368 28.3241 104.24 142.281 142.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 6.4e-05 4096 80 8512 280704 81.5052 61.7527 6919.49 1844.6 8907.56 8907.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 6.4e-05 1024 180 640 269696 25.1827 13.5333 215.502 418.747 673.13 673.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000128 4096 270 2400 134624 23.1568 28.418 1267.02 838.499 2157.17 2157.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 400 0.000128 1024 130 768 32256 25.3789 6.84038 30.9303 209.477 272.808 272.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 3.2e-05 4096 470 2208 556416 207.111 125.781 5821.94 3718.97 9874.06 9874.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000256 4096 480 4960 60256 11.5569 13.9813 1132.03 419.581 1577.22 1577.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000256 512 320 704 57344 3.55901 1.70605 25.2666 64.4421 95.1284 95.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 0.000128 1024 50 672 154000 6.8608 94.8654 209.753 311.521 311.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.000128 1024 230 1472 89600 18.9304 6.8417 169.494 209.477 404.926 405.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000128 512 360 480 137088 6.21466 3.4167 42.8039 104.816 157.409 157.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 6.4e-05 4096 80 8512 280896 81.8121 61.8089 10630.8 1852.39 12627 12627.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 6.4e-05 1024 180 640 268800 25.2071 13.5261 138.155 418.861 595.919 596.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000128 4096 270 2400 134624 23.0933 28.4119 818.915 838.887 1709.38 1709.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 400 0.000128 1024 130 768 28672 25.4476 6.81779 18.1861 207.168 257.801 257.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1970 3.2e-05 4096 470 2208 556416 206.354 125.628 3776.46 3722.66 7831.38 7831.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000256 4096 480 4960 60032 11.5017 13.9531 724.169 421.229 1170.93 1171.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000256 512 320 704 55552 3.55741 1.69136 15.8895 63.4301 84.7228 84.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 0.000128 1024 50 672 153888 6.84806 60.7316 209.703 277.325 277.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.000128 1024 230 1472 86016 18.9742 6.8137 105.157 207.171 338.296 338.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000128 512 360 480 136192 6.25485 3.40992 27.5521 104.866 142.239 142.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 6.4e-05 4096 80 8512 280896 81.5963 61.7535 6843.51 1846.15 8833.23 8833.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 6.4e-05 1024 180 640 268800 25.2762 13.5435 113.79 418.932 571.706 571.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000128 4096 270 2400 134400 23.1382 28.4128 676.313 837.987 1565.93 1565.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 400 0.000128 1024 130 768 32256 25.3978 6.86822 16.8622 209.65 258.962 259.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1970 3.2e-05 4096 470 2208 555072 207.189 125.691 4259.03 3722.99 8315.17 8315.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000256 4096 480 4960 60144 11.5486 13.9756 593.571 419.514 1038.68 1038.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000256 512 320 704 56448 3.60573 1.7119 13.497 64.0123 82.979 83.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 0.000128 1024 50 672 153888 6.84746 49.8121 209.776 266.478 266.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.000128 1024 230 1472 86016 19.3407 6.83923 85.9301 209.654 321.945 322.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000128 512 360 480 137088 6.22346 3.41613 22.9727 104.907 137.676 137.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 6.4e-05 4096 80 8512 280224 81.9687 61.8125 5616.49 1845.56 7606.05 7606.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 6.4e-05 1024 180 640 270336 25.08 13.5086 218.403 419.439 676.593 676.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000128 4096 270 2400 134656 23.0748 28.3648 1291.76 838.704 2181.97 2182.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 400 0.000128 1024 130 768 30720 25.4513 6.82758 29.7472 209.138 271.35 271.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 3.2e-05 4096 470 2208 556544 206.278 125.495 5966.81 3719.78 10018.6 10018.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000256 4096 480 4960 60160 11.4874 13.9305 1134.62 418.916 1579.03 1579.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000256 512 320 704 56320 3.57648 1.70189 24.9101 63.9234 94.2715 94.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 0.000128 1024 50 672 153984 6.85411 95.1869 209.746 311.832 311.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.000128 1024 230 1472 90112 18.7681 6.82864 170.5 209.142 405.425 405.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000128 512 360 480 137216 6.18058 3.40973 43.5316 104.647 157.926 158.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 6.4e-05 4096 80 8512 280832 81.5993 61.7411 10515 1846.67 12505.2 12505.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 6.4e-05 1024 180 640 268288 25.1703 13.5004 146.741 418.106 603.681 603.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000128 4096 270 2400 134400 23.042 28.345 874.448 837.574 1763.49 1763.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 400 0.000128 1024 130 768 28672 25.6764 6.82947 19.1127 209.203 261.01 261.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 3.2e-05 4096 470 2208 556032 206.723 125.649 4042.47 3722.57 8097.69 8097.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000256 4096 480 4960 59904 11.4812 13.9192 752.2 418.616 1196.29 1196.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000256 512 320 704 55296 3.62973 1.70253 16.5804 63.8915 85.958 86.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 0.000128 1024 50 672 153856 6.85443 63.734 209.633 280.264 280.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.000128 1024 230 1472 90112 18.7765 6.82797 113.289 209.202 348.279 348.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000128 512 360 480 137216 6.17882 3.41245 29.6471 104.684 144.08 144.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 6.4e-05 4096 80 8512 280576 81.8681 61.7711 6911.18 1854.72 8909.77 8909.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 6.4e-05 1024 180 640 267264 24.993 13.4617 121.72 416.505 576.844 576.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000128 4096 270 2400 134400 23.0339 28.3524 725.156 837.369 1613.99 1614.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 400 0.000128 1024 130 768 24576 25.784 6.7977 14.2846 206.395 253.445 253.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1970 3.2e-05 4096 470 2208 554496 206.758 125.659 3327.71 3718.18 7378.59 7378.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000256 4096 480 4960 59520 11.4647 13.9056 617.366 417.177 1059.99 1060.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000256 512 320 704 55296 3.56186 1.68374 14.0127 62.9828 82.398 82.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 0.000128 1024 50 672 153792 6.85056 52.9797 209.474 269.346 269.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.000128 1024 230 1472 86016 18.8786 6.79683 90.4539 206.389 322.704 322.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000128 512 360 480 135168 6.11261 3.39626 24.4295 103.269 137.364 137.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 6.4e-05 4096 80 8512 280320 81.5081 61.6775 5697.43 1843.48 7684.3 7684.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 6.4e-05 1024 180 640 269568 25.2468 13.5414 311.956 419.301 770.213 770.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000128 4096 270 2400 134496 23.0989 28.398 1816.95 838.461 2706.98 2707.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 0.000128 1024 130 768 29952 25.3663 6.82614 41.4981 207.449 281.327 281.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 3.2e-05 4096 470 2208 556416 206.46 125.681 8334.3 3720.78 12387.5 12387.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000256 4096 480 4960 60192 11.5487 13.9693 1623.25 419.51 2068.36 2068.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000256 512 320 704 56448 3.53926 1.69562 35.8967 63.4345 104.721 104.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 0.000128 1024 50 672 154008 6.8567 136.229 209.806 352.933 352.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.000128 1024 230 1472 87552 18.8764 6.82387 237.64 207.452 470.976 471.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000128 512 360 480 137088 6.18656 3.4224 61.7908 104.581 176.138 176.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 6.4e-05 4096 80 8512 280800 81.7654 61.8211 15248.8 1845.48 17238.1 17238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 6.4e-05 1024 180 640 267264 25.1547 13.5148 195.333 417.479 651.656 651.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000128 4096 270 2400 134496 23.081 28.4157 1169.08 838.08 2058.74 2058.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 400 0.000128 1024 130 768 27648 25.1659 6.7873 24.7696 204.263 261.177 261.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 3.2e-05 4096 470 2208 556416 205.929 125.602 5383.54 3730.18 9445.54 9445.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000256 4096 480 4960 59904 11.479 13.9366 1048.42 417.959 1491.87 1491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000256 512 320 704 55296 3.48829 1.67328 23.2382 62.5535 91.1104 91.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 0.000128 1024 50 672 153936 6.85056 87.2479 209.612 303.754 303.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.000128 1024 230 1472 82944 18.9558 6.78672 145.479 204.266 375.678 375.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000128 512 360 480 135936 6.12653 3.40938 40.1826 103.758 153.635 153.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 6.4e-05 4096 80 8512 280512 81.7647 61.8109 9899.47 1846.09 11889.4 11889.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 6.4e-05 1024 180 640 266112 25.285 13.521 160.002 417.926 616.902 617.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000128 4096 270 2400 134352 23.1045 28.4158 949.137 838.4 1839.13 1839.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 400 0.000128 1024 130 768 27648 25.2459 6.79526 20.9884 204.601 257.814 257.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1970 3.2e-05 4096 470 2208 554688 207.634 125.901 4383.97 3722.1 8439.88 8440.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000256 4096 480 4960 59616 11.5242 13.9613 854.557 418.697 1298.82 1298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000256 512 320 704 55296 3.50659 1.67539 19.2331 62.6427 87.2112 87.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 0.000128 1024 50 672 153792 6.85194 72.4566 209.688 289.039 289.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.000128 1024 230 1472 82944 18.9974 6.7873 120.907 204.534 351.406 351.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000128 512 360 480 134784 6.31309 3.41651 33.1637 104.668 147.717 147.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 6.4e-05 4096 80 8512 279936 82.0287 61.9252 8065.85 1862.8 10072.8 10073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 6.4e-05 1024 180 640 270080 25.1516 13.5267 289.284 419.462 747.586 747.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000128 4096 270 2400 134560 23.0748 28.3976 1702.89 838.794 2593.23 2593.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 0.000128 1024 130 768 30720 25.5791 6.84026 40.0291 209.868 282.5 282.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 3.2e-05 4096 470 2208 556800 205.851 125.546 7850.47 3731.43 11913.6 11913.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000256 4096 480 4960 60160 11.4934 13.9465 1525.82 418.821 1970.15 1970.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000256 512 320 704 55040 3.55971 1.68723 33.164 63.0649 101.63 101.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 0.000128 1024 50 672 154000 6.94448 127.11 209.785 343.881 343.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.000128 1024 230 1472 89600 18.9244 6.84032 228.01 209.849 463.805 463.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000128 512 360 480 136960 6.2343 3.42013 58.3986 105.006 173.213 173.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 6.4e-05 4096 80 8512 280960 81.6143 61.7786 14389.8 1846.02 16379.4 16379.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 6.4e-05 1024 180 640 268800 25.1565 13.5602 194.154 419.203 652.242 652.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000128 4096 270 2400 134080 23.0272 28.3505 1149.29 836.871 2037.61 2037.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 0.000128 1024 130 768 25600 25.6204 6.80371 22.7578 206.349 261.715 261.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 3.2e-05 4096 470 2208 556800 205.645 125.541 5277.37 3715.92 9324.76 9325.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000256 4096 480 4960 59840 11.4683 13.9289 1021.67 418.053 1465.19 1465.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000256 512 320 704 53760 3.60944 1.68461 21.8061 63.0769 90.3355 90.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 0.000128 1024 50 672 153920 6.8584 84.7727 209.613 301.287 301.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.000128 1024 230 1472 87040 18.7769 6.80083 148.641 206.357 380.766 380.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000128 512 360 480 133120 6.18038 3.39558 37.9788 103.256 150.964 151.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 6.4e-05 4096 80 8512 280960 81.4104 61.7514 9669.25 1845.25 11657.9 11658.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 6.4e-05 1024 180 640 268800 25.0239 13.5166 163.206 417.957 619.868 619.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000128 4096 270 2400 134400 23.0876 28.3905 965.171 838.776 1855.5 1855.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 400 0.000128 1024 130 768 23040 25.9919 6.80976 17.5435 206.628 257.155 257.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 3.2e-05 4096 470 2208 554880 207.128 125.954 4431.21 3738.26 8502.84 8503.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000256 4096 480 4960 60000 11.4974 13.9474 863.401 418.821 1307.74 1307.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000256 512 320 704 53760 3.61843 1.68813 18.3982 63.1746 87.0405 87.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 0.000128 1024 50 672 153840 6.85584 71.4382 209.785 288.121 288.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.000128 1024 230 1472 84480 19.0288 6.80797 121.082 206.629 353.736 353.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000128 512 360 480 134400 6.14829 3.4016 32.5531 103.395 145.655 145.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 6.4e-05 4096 80 8512 280320 81.8169 61.8428 8121.13 1847.76 10112.8 10112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 6.4e-05 1024 180 640 268800 25.1732 13.5079 274.576 418.837 732.265 732.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000128 4096 270 2400 134592 23.0195 28.3385 1613.99 838.632 2504.05 2504.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 0.000128 1024 130 768 27648 25.4032 6.79936 34.3812 206.456 273.22 273.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 3.2e-05 4096 470 2208 556032 205.983 125.546 7387.32 3720.29 11439.4 11439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000256 4096 480 4960 60096 11.4616 13.9388 1436.36 419.123 1880.96 1881.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000256 512 320 704 55296 3.53702 1.68352 31.5909 63.1203 100.09 100.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 0.000128 1024 50 672 153984 6.85632 120.959 209.809 337.668 337.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.000128 1024 230 1472 86016 18.8492 6.89562 207.919 206.465 440.313 440.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000128 512 360 480 136704 6.14317 3.40595 55.1675 104.339 169.214 169.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 6.4e-05 4096 80 8512 280704 81.5546 61.7242 13526.6 1846.32 15516.4 15516.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 6.4e-05 1024 180 640 267264 24.9945 13.6888 177.017 416.821 632.687 632.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000128 4096 270 2400 134400 23.0268 28.3484 1042.51 837.999 1931.96 1932.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 0.000128 1024 130 768 24576 25.7731 6.80141 20.4384 206.544 259.745 259.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 3.2e-05 4096 470 2208 554496 206.799 125.652 4809.21 3738.91 8880.84 8881.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000256 4096 480 4960 59520 11.4559 13.9131 929.06 417.491 1371.99 1372.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000256 512 320 704 55296 3.5537 1.6855 21.0265 63.0222 89.4453 89.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 0.000128 1024 50 672 153792 6.84947 78.834 209.637 295.361 295.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.000128 1024 230 1472 86016 18.8854 6.79757 136.423 206.546 368.836 368.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000128 512 360 480 135168 6.1121 3.39533 36.0082 103.36 149.03 149.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 6.4e-05 4096 80 8512 280320 81.4772 61.6679 8810 1844.92 10798.3 10798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 6.4e-05 1024 180 640 262656 25.1279 14.1544 152.527 414.972 606.947 607.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000128 4096 270 2400 133632 23.0019 28.3463 903.542 836.553 1791.52 1791.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 0.000128 1024 130 768 18432 25.3118 6.71571 13.8576 198.467 244.535 244.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 3.2e-05 4096 470 2208 555264 206.943 125.789 4161.48 3726.4 8220.88 8221.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000256 4096 480 4960 59904 11.4745 13.9349 808.382 419.118 1252.99 1253.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000256 512 320 704 50688 3.51725 1.62493 16.4273 61.1991 82.9245 83.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 0.000128 1024 50 672 153792 6.85466 68.0855 209.814 284.799 284.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.000128 1024 230 1472 73728 19.0925 6.71744 101.294 198.466 325.753 325.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000128 512 360 480 133632 6.0815 3.38077 30.4302 102.403 142.449 142.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 6.4e-05 4096 80 8512 279936 81.8806 61.9138 7597.4 1852.62 9594.04 9594.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 6.4e-05 1024 180 640 270400 25.1599 14.6651 271.76 418.773 730.521 730.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000128 4096 270 2400 134400 23.1997 28.4666 1584.59 837.468 2473.8 2473.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 0.000128 1024 130 768 28800 25.3968 6.8175 35.2429 206.299 273.938 274.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 3.2e-05 4096 470 2208 556800 206.94 125.865 7281.27 3721.24 11335.6 11335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000256 4096 480 4960 60200 11.5596 13.976 1417.15 419.073 1861.84 1861.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000256 512 320 704 56000 3.53405 1.68867 31.534 65.3707 102.282 102.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 0.000128 1024 50 672 153900 6.85683 118.409 209.531 334.841 334.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.000128 1024 230 1472 86400 18.9029 6.81619 204.795 206.3 437.005 437.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000128 512 360 480 136000 6.22608 3.42426 53.8314 104.308 167.945 168.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 6.4e-05 4096 80 8512 280800 82.1981 61.9151 13336.5 1846.58 15327.4 15327.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 6.4e-05 1024 180 640 268800 24.9678 13.5077 187.881 416.749 643.27 643.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000128 4096 270 2400 134400 23.1415 28.4058 1115.26 838.006 2004.89 2004.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 0.000128 1024 130 768 25600 25.7302 6.81974 22.3635 206.434 261.536 261.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 3.2e-05 4096 470 2208 555200 207.468 125.928 5139.75 3718.74 9192.17 9192.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000256 4096 480 4960 59600 11.5154 13.9454 989.113 417.467 1432.12 1432.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000256 512 320 704 54400 3.60499 1.6896 21.4283 63.0332 89.9121 90.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 0.000128 1024 50 672 153800 6.85466 82.9573 209.527 299.385 299.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.000128 1024 230 1472 83200 19.2455 6.81574 138.123 206.431 370.804 370.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000128 512 360 480 134400 6.16496 3.40656 37.5659 103.299 150.59 150.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 6.4e-05 4096 80 8512 280000 81.9773 61.9051 9411.57 1847.75 11403.4 11403.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 6.4e-05 1024 180 640 268800 25.2837 13.5415 156.505 419.033 614.53 614.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000128 4096 270 2400 133800 23.1773 28.4221 918.875 835.323 1805.87 1805.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 0.000128 1024 130 768 28800 25.471 6.82189 20.9123 206.568 259.954 260.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 3.2e-05 4096 470 2208 554400 208.39 126.173 4235.62 3724.13 8294.6 8294.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000256 4096 480 4960 59400 11.5405 13.9325 817.761 416.934 1260.24 1260.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000256 512 320 704 52800 3.6768 1.69258 17.4851 64.1136 87.1219 87.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 0.000128 1024 50 672 153600 6.85875 69.0278 209.412 285.342 285.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.000128 1024 230 1472 86400 18.9331 6.82282 120.713 206.568 353.224 353.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000128 512 360 480 134400 6.18362 3.40576 31.3994 103.364 144.507 144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 6.4e-05 4096 80 8512 279600 82.3628 62.0272 7741.45 1851.06 9737.1 9737.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 6.4e-05 1024 180 640 268800 25.1968 14.1442 260.05 418.459 718.013 718.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000128 4096 270 2400 134624 23.0871 28.3935 1562.16 838.082 2451.79 2451.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 0.000128 1024 130 768 28672 25.4365 6.81859 34.2792 206.976 273.698 273.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 3.2e-05 4096 470 2208 556416 206.265 125.63 7139.61 3729.52 11201.3 11201.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000256 4096 480 4960 60032 11.4994 13.953 1385.55 418.811 1829.89 1829.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000256 512 320 704 55552 3.55859 1.69296 30.3792 64.3029 100.088 100.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 0.000128 1024 50 672 153888 6.85056 115.523 209.504 331.919 331.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.000128 1024 230 1472 86016 18.9445 6.81587 199.441 206.968 432.354 432.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000128 512 360 480 136192 6.24883 3.41712 52.6658 104.769 167.257 167.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 6.4e-05 4096 80 8512 280896 81.5152 61.741 13093.5 1844.6 15081.5 15081.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 6.4e-05 1024 180 640 268800 25.1569 13.536 181.935 418.623 639.421 639.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000128 4096 270 2400 134400 23.007 28.3448 1080.08 837.496 1969 1969.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 0.000128 1024 130 768 21504 25.5174 6.75283 18.0672 202.32 252.847 252.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 3.2e-05 4096 470 2208 555520 205.718 125.39 4986.52 3720.3 9038.2 9038.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000256 4096 480 4960 59584 11.4535 13.9021 965.14 417.012 1407.59 1407.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000256 512 320 704 53760 3.50544 1.65843 20.5919 61.9826 87.9006 88.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 0.000128 1024 50 672 153664 6.85472 80.9412 209.349 297.191 297.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.000128 1024 230 1472 78848 19.0615 6.75818 128.366 202.319 356.695 356.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000128 512 360 480 132608 6.2473 3.39683 36.1175 103.64 149.558 149.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 6.4e-05 4096 80 8512 280448 81.4033 61.6985 9130.66 1843.19 11117.2 11117.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 6.4e-05 1024 180 640 268800 25.1825 13.8568 151.643 418.767 609.613 609.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000128 4096 270 2400 134400 23.0753 28.3938 889.975 838.087 1779.61 1779.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 0.000128 1024 130 768 21504 25.5808 6.77478 15.9066 202.46 250.905 251.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 3.2e-05 4096 470 2208 553728 207.781 126.014 4072.3 3723.48 8129.84 8130.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000256 4096 480 4960 59136 11.4473 13.8748 787.097 416.608 1229.1 1229.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000256 512 320 704 53760 3.51706 1.65888 17.352 62.0165 84.699 84.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 0.000128 1024 50 672 153552 6.8567 66.7116 209.343 282.956 283.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.000128 1024 230 1472 75264 19.523 6.76672 101.773 202.467 330.716 330.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000128 512 360 480 134400 6.34858 3.41859 30.5391 104.917 145.382 145.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 6.4e-05 4096 80 8512 279552 81.9646 61.911 7461.03 1850.68 9455.8 9455.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 6.4e-05 1024 180 640 268800 25.0926 13.5291 252.538 417.448 708.774 708.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000128 4096 270 2400 134400 23.1203 28.3955 1531.84 837.44 2420.87 2420.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 0.000128 1024 130 768 26880 25.6297 6.81226 31.16 206.301 270.086 270.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 3.2e-05 4096 470 2208 555840 206.696 125.634 7044.51 3718.44 11095.5 11095.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000256 4096 480 4960 60240 11.5425 13.9694 1370.47 419.104 1815.16 1815.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000256 512 320 704 55680 3.5449 1.68352 29.6642 63.1665 98.2177 98.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 0.000128 1024 50 672 153960 6.85654 112.351 209.607 328.857 328.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.000128 1024 230 1472 88320 18.662 6.80755 198.586 206.289 430.53 430.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000128 512 360 480 136320 6.21789 3.41446 51.3379 104.513 165.645 165.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 6.4e-05 4096 80 8512 280320 81.9642 61.8858 12947.6 1845.66 14937.3 14937.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 6.4e-05 1024 180 640 268800 25.0316 13.5123 184.928 417.522 641.159 641.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000128 4096 270 2400 134400 23.0814 28.414 1084.7 837.938 1974.21 1974.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 0.000128 1024 130 768 23040 26.0093 6.8087 19.5758 206.41 258.987 259.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 3.2e-05 4096 470 2208 554880 207.084 125.955 4964.34 3723.34 9020.99 9021.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000256 4096 480 4960 60000 11.4892 13.9526 967.412 418.588 1411.52 1411.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000256 512 320 704 53760 3.62333 1.68909 20.7253 63.1168 89.3123 89.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 0.000128 1024 50 672 153840 6.85466 81.2707 211.718 299.885 299.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.000128 1024 230 1472 84480 19.044 6.80646 137.922 206.409 370.369 370.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000128 512 360 480 134400 6.14598 3.40173 36.5947 103.286 149.586 149.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 6.4e-05 4096 80 8512 280320 81.8038 61.8442 9085.1 1845.75 11074.7 11074.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 6.4e-05 1024 180 640 264960 25.374 13.9919 150.647 418.159 608.342 608.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000128 4096 270 2400 133920 23.1649 28.4072 901.968 836.943 1790.56 1790.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 0.000128 1024 130 768 23040 25.3231 6.88749 17.1295 201.657 251.182 251.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 3.2e-05 4096 470 2208 552960 207.21 125.599 4153.92 3714.9 8201.89 8202.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000256 4096 480 4960 59760 11.5446 13.9727 808.975 419.52 1254.09 1254.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000256 512 320 704 51840 3.57386 1.6504 16.9603 62.0988 84.4384 84.5728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 0.000128 1024 50 672 153720 6.85526 67.5411 209.817 284.257 284.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.000128 1024 230 1472 80640 18.8349 6.75373 110.244 201.66 337.676 337.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000128 512 360 480 132480 6.39866 3.42138 30.3155 104.779 145.072 145.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 6.4e-05 4096 80 8512 279360 81.894 61.7481 7622.66 1850.39 9616.91 9617.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 6.4e-05 1024 180 640 268288 25.1746 13.5032 258.486 418.114 715.449 715.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000128 4096 270 2400 134400 23.0505 28.3581 1525.71 837.584 2414.78 2414.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 0.000128 1024 130 768 28672 25.6896 6.82912 33.4284 209.212 275.34 275.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 3.2e-05 4096 470 2208 556032 206.765 125.637 6991.61 3741.77 11066.1 11066.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000256 4096 480 4960 59904 11.4763 13.9201 1354.83 418.523 1798.83 1798.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000256 512 320 704 55296 3.62787 1.70758 29.7173 63.7759 98.9887 99.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 0.000128 1024 50 672 153856 6.85456 114.068 209.635 330.601 330.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.000128 1024 230 1472 90112 18.7853 6.82714 205.758 209.26 440.813 440.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000128 512 360 480 137216 6.17306 3.41101 52.0335 104.685 166.46 166.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 6.4e-05 4096 80 8512 280576 81.793 61.7705 12810.7 1848.41 14802.9 14803.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 6.4e-05 1024 180 640 266240 25.2147 14.4445 174.881 418.362 633.072 633.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000128 4096 270 2400 134144 23.0641 28.3478 1025.3 837.077 1913.86 1913.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 0.000128 1024 130 768 24576 26.1759 6.8296 19.8385 209.424 262.453 262.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 3.2e-05 4096 470 2208 555008 207.356 125.916 4731.94 3730.08 8795.58 8795.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000256 4096 480 4960 59904 11.4852 13.942 919.759 419.296 1364.55 1364.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000256 512 320 704 53248 3.70899 1.70394 19.6335 63.9096 89.1197 89.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 0.000128 1024 50 672 153600 6.85062 77.4782 209.505 293.878 293.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.000128 1024 230 1472 90112 18.8086 6.8304 140.274 209.478 375.578 375.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000128 512 360 480 135168 6.28272 4.27472 35.209 104.793 150.716 150.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 6.4e-05 4096 80 8512 279552 81.5791 61.6699 8667.13 1846.64 10657.2 10657.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 6.4e-05 1024 180 640 264192 24.834 13.4235 154.86 413.032 606.318 606.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000128 4096 270 2400 133632 23.0518 28.3365 940.202 835.029 1826.7 1826.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 0.000128 1024 130 768 12288 26.0525 6.72685 9.99888 198.599 241.553 241.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 3.2e-05 4096 470 2208 552960 208.092 126.024 4332.19 3736.66 8403.24 8403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000256 4096 480 4960 59136 11.4753 13.9223 836.546 418.607 1280.62 1280.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000256 512 320 704 49152 3.57968 1.62598 16.6438 61.236 83.2498 83.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 0.000128 1024 50 672 153600 6.85635 70.1061 209.682 286.687 286.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.000128 1024 230 1472 73728 19.1324 6.9632 104.462 198.597 329.342 329.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000128 512 360 480 135168 6.12483 3.39498 32.1192 103.507 145.3 145.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 6.4e-05 4096 80 8512 279552 82.0068 61.8807 7946.17 1870.12 9960.39 9960.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 6.4e-05 1024 180 640 266752 25.2603 13.5494 195.548 419.054 653.582 653.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000128 4096 270 2400 134528 23.0371 28.359 1197.14 837.87 2086.48 2086.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 400 0.000128 1024 130 760 34816 24.9146 6.83238 30.0955 208.933 270.962 271.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1970 3.2e-05 4096 470 2200 555776 207.24 125.723 6653.46 3742.32 10729 10729.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000256 4096 480 4960 60224 11.5075 13.9391 1064.33 419.086 1508.94 1509.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000256 512 320 720 55296 3.61386 1.69984 22.9198 65.4477 93.8423 93.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 0.000128 1024 50 680 154016 6.8567 89.306 209.609 305.814 305.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.000128 1024 230 1480 90112 18.7382 6.83258 158.886 208.932 393.58 393.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000128 512 360 480 136704 6.23558 3.41107 40.0784 104.889 154.771 154.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 6.4e-05 4096 80 8520 280960 81.6834 61.742 9998.12 1845.44 11987.2 11987.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 6.4e-05 1024 180 640 266240 25.3473 13.685 154.479 419.233 612.915 613.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 0.000128 4096 270 2400 134528 23.1413 28.336 2134.77 838.118 3024.44 3024.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 0.000128 1024 130 760 34816 24.9665 6.82854 24.3571 208.994 265.337 265.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1970 3.2e-05 4096 470 2200 555520 208.021 125.787 10311.1 3726.07 14371.3 14371.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000256 4096 480 4960 60032 11.4913 13.9302 682.283 418.762 1126.54 1126.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1060 0.000256 512 320 720 55296 3.62941 1.70461 15.2093 64.2917 84.9871 85.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 0.000128 1024 50 680 153984 6.86016 57.7185 209.633 274.253 274.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 0.000128 1024 230 1480 90112 18.7659 6.83133 102.972 209.133 337.907 338.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000128 512 360 480 136192 6.21632 3.41171 25.9242 104.581 140.291 140.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 820 6.4e-05 4096 80 8520 280832 81.7918 61.748 6460.23 1845.26 8449.25 8449.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 6.4e-05 1024 180 640 266880 25.346 13.69 221.208 419.054 679.463 679.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000128 4096 270 2400 134560 23.1567 28.4221 1355.6 837.881 2245.15 2245.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 400 0.000128 1024 130 760 35840 24.9916 6.84282 35.6037 209.621 277.243 277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1970 3.2e-05 4096 470 2200 555840 208.174 126.079 7109.37 3723.35 11167.3 11167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000256 4096 480 4960 60240 11.559 13.9754 1216.78 419.131 1661.53 1661.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000256 512 320 720 55680 3.63786 1.71133 26.4719 64.2109 96.1854 96.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 0.000128 1024 50 680 154000 6.85107 101.11 209.603 317.607 317.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.000128 1024 230 1480 90880 18.8402 6.84032 181.794 209.625 417.285 417.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000128 512 360 480 136960 6.24416 3.42026 45.9341 104.895 160.652 160.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 6.4e-05 4096 80 8520 280800 81.966 61.8332 11433.8 1844.94 13422.8 13423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 6.4e-05 1024 180 640 266240 25.3448 13.5256 143.045 419.508 601.592 601.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000128 4096 270 2400 134560 23.0846 28.4041 857.654 838.892 1748.11 1748.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 400 0.000128 1024 130 760 35840 24.9629 6.84218 23.2252 209.874 265.094 265.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1970 3.2e-05 4096 470 2200 555520 207.214 125.827 5234.24 3725.57 9293.14 9293.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000256 4096 480 4960 60000 11.4989 13.9497 765.248 418.881 1209.66 1209.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000256 512 320 720 53760 3.61088 1.68566 16.6372 63.311 85.3985 85.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 0.000128 1024 50 680 153920 6.84918 65.151 209.744 281.788 281.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.000128 1024 230 1480 89600 18.9274 6.84442 115.823 209.875 351.657 351.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000128 512 360 480 136960 6.23216 3.41811 29.8562 105.02 144.68 144.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 6.4e-05 4096 80 8520 280640 81.6722 61.8078 7220.95 1847.93 9212.57 9212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1110 6.4e-05 1024 180 640 264960 25.3686 13.5209 150.252 417.389 606.699 606.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 0.000128 4096 270 2400 134400 23.126 28.3709 702.204 837.321 1591.1 1591.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 400 0.000128 1024 130 760 30720 25.1211 6.81165 16.909 206.267 255.29 255.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1970 3.2e-05 4096 470 2200 554880 216.056 125.865 5186.72 3721.9 9250.82 9251.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000256 4096 480 4960 60000 11.5548 13.9763 624.007 433.066 1082.68 1082.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 0.000256 512 320 720 53760 3.62525 1.6896 13.8806 63.462 82.8157 82.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 0.000128 1024 50 680 153840 6.85546 53.4774 209.45 269.827 269.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.000128 1024 230 1480 88320 18.6477 6.80755 93.7045 219.029 338.377 338.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000128 512 360 480 136320 6.21059 3.42304 24.6514 106.307 140.749 140.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 6.4e-05 4096 80 8520 280320 81.9026 61.8184 5884.33 1844.54 7872.8 7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 6.4e-05 1024 180 640 265728 25.3407 13.5373 204.74 418.441 662.227 662.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000128 4096 270 2400 134592 23.0893 28.4037 1239.68 838.213 2129.47 2129.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 400 0.000128 1024 130 760 33792 25.0141 6.83008 31.101 208.287 271.413 271.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1970 3.2e-05 4096 470 2200 555648 207.377 125.875 5709.45 3735.09 9778.08 9778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000256 4096 480 4960 60192 11.5198 13.9572 1112.23 419.156 1556.94 1557.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000256 512 320 720 54528 3.63155 1.69888 23.9321 64.0449 93.4601 93.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 0.000128 1024 50 680 153984 6.95296 93.7507 209.613 310.361 310.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000128 1024 230 1480 89088 18.8282 6.82582 165.605 208.287 399.732 399.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000128 512 360 480 136704 6.22349 3.4135 42.4627 104.739 156.998 157.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 6.4e-05 4096 80 8520 280896 81.5733 61.778 10470.5 1845.36 12459.5 12459.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 6.4e-05 1024 180 640 265728 25.2707 13.5072 134.552 418.449 591.946 592.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000128 4096 270 2400 134400 23.0248 28.3525 808.223 837.827 1697.5 1697.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 400 0.000128 1024 130 760 30720 25.0109 6.79715 19.207 206.263 257.461 257.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1970 3.2e-05 4096 470 2200 555264 206.701 125.673 3720.41 3734.2 7787.36 7787.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000256 4096 480 4960 60096 11.4699 13.9305 722.327 432.518 1180.32 1180.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000256 512 320 720 53760 3.60627 1.68346 15.7101 63.1391 84.2986 84.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 0.000128 1024 50 680 153888 6.85056 61.2495 209.514 277.658 277.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000128 1024 230 1480 86016 18.8654 6.79914 104.719 206.265 336.832 336.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000128 512 360 480 135168 6.22109 3.40221 27.6589 104.241 141.682 141.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 6.4e-05 4096 80 8520 280704 81.4509 61.7248 6802.07 1844.57 8790.05 8790.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 6.4e-05 1024 180 640 264960 25.2811 13.5126 110.788 417.541 567.289 567.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000128 4096 270 2400 134496 23.0929 28.4077 666.256 838.201 1556.04 1556.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 400 0.000128 1024 130 760 27648 25.1902 6.78707 14.4427 204.298 250.908 251.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1970 3.2e-05 4096 470 2200 555264 207.331 125.858 4174.94 3722.55 8230.96 8231.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000256 4096 480 4960 59904 11.4969 13.951 593.454 418.097 1037.08 1037.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000256 512 320 720 52992 3.58397 1.67322 12.9372 62.5948 80.9437 81.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 0.000128 1024 50 680 153792 6.85587 50.7126 209.479 267.09 267.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.000128 1024 230 1480 82944 18.9576 6.78912 83.7821 204.354 314.071 314.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000128 512 360 480 133632 6.23635 3.41293 22.8334 103.777 136.413 136.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 6.4e-05 4096 80 8520 280512 81.7914 61.841 5623.56 1848.51 7615.91 7616.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 6.4e-05 1024 180 640 266112 25.3732 13.5352 299.055 418.789 756.928 757.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000128 4096 270 2400 134512 23.1421 28.4024 1766.35 838.58 2656.56 2656.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 400 0.000128 1024 130 760 35840 24.9748 6.84032 47.7788 209.496 289.277 289.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 3.2e-05 4096 470 2200 555072 208.114 126.041 8128.35 3726.26 12189.1 12189.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000256 4096 480 4960 60256 11.5487 13.9717 1569.82 419.506 2014.92 2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000256 512 320 720 55552 3.63261 1.70998 34.5035 63.9302 103.935 104.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 0.000128 1024 50 680 154000 6.85414 135.375 209.81 352.083 352.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000128 1024 230 1480 89600 18.9306 6.86285 239.754 209.497 475.233 475.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000128 512 360 480 136192 6.2688 3.4159 59.9147 104.828 174.588 174.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 6.4e-05 4096 80 8520 280672 82.0253 61.8305 14776 1846.81 16766.9 16767.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 6.4e-05 1024 180 640 265216 25.3761 13.527 186.92 418.75 644.743 644.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000128 4096 270 2400 134400 23.0741 28.4065 1111.45 838.677 2001.69 2001.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 400 0.000128 1024 130 760 32256 25.0035 6.81744 27.005 207.117 266.126 266.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1970 3.2e-05 4096 470 2200 554624 207.753 126.034 5104.73 3747.69 9186.48 9186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000256 4096 480 4960 60032 11.5036 13.9544 989.626 419.113 1434.27 1434.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000256 512 320 720 53760 3.63264 1.6913 21.711 64.3348 91.5243 91.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 0.000128 1024 50 680 153888 6.85056 84.5292 209.707 301.129 301.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.000128 1024 230 1480 86016 18.9402 6.81568 144.246 207.149 377.336 377.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000128 512 360 480 136192 6.24675 3.41443 38.7337 104.84 153.391 153.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 6.4e-05 4096 80 8520 280448 81.6362 61.8155 9307.84 1848.1 11299.6 11299.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 6.4e-05 1024 180 640 266112 25.3576 13.564 152.768 418.541 610.396 610.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000128 4096 270 2400 134064 23.1287 28.4075 904.702 837.181 1793.5 1793.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 400 0.000128 1024 130 760 32256 25.3778 6.84416 22.4873 209.448 264.34 264.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1970 3.2e-05 4096 470 2200 553728 208.029 125.975 4169.53 3721.59 8225.39 8225.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000256 4096 480 4960 60144 11.5472 13.9729 810.147 419.117 1254.86 1254.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000256 512 320 720 53760 3.7088 1.71213 17.9515 65.0096 88.539 88.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 0.000128 1024 50 680 153888 6.85459 69.204 209.623 285.724 285.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.000128 1024 230 1480 86016 19.3604 6.84237 118.186 209.445 354.019 354.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000128 512 360 480 134400 6.35645 3.42176 31.5032 104.807 146.246 146.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 6.4e-05 4096 80 8520 280224 81.8397 61.8418 7588.8 1844.11 9576.82 9577.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 6.4e-05 1024 180 640 266240 25.3481 13.6088 277.738 419.395 736.258 736.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000128 4096 270 2400 134528 23.0568 28.3687 1642.66 838.696 2532.86 2532.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 400 0.000128 1024 130 760 34816 24.9561 6.8304 42.8306 209.118 283.92 284.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 3.2e-05 4096 470 2200 555520 207.123 125.761 7536.86 3728.58 11598.6 11598.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000256 4096 480 4960 60032 11.4852 13.9325 1456 418.869 1900.36 1900.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000256 512 320 720 55296 3.62282 1.70211 32.351 65.2992 103.128 103.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 0.000128 1024 50 680 153984 6.85683 125.827 209.762 342.489 342.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000128 1024 230 1480 90112 18.7582 6.82589 222.493 209.123 457.387 457.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000128 512 360 480 136192 6.22035 3.40902 56.2956 104.641 170.718 170.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 6.4e-05 4096 80 8520 280832 81.69 61.7513 13664.5 1846.27 15654.4 15654.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 6.4e-05 1024 180 640 264192 25.3654 13.7236 175.832 417.81 632.896 633.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000128 4096 270 2400 134144 23.0363 28.3423 1049.87 836.979 1938.31 1938.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 400 0.000128 1024 130 760 32768 25.1815 6.83421 26.1595 209.054 267.411 267.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 3.2e-05 4096 470 2200 555008 207.444 125.893 4863.44 3725.27 8922.33 8922.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000256 4096 480 4960 59904 11.4822 13.923 915.654 418.22 1359.35 1359.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000256 512 320 720 55296 3.62784 1.70445 21.0766 63.7251 90.2899 90.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 0.000128 1024 50 680 153856 6.8543 79.2311 209.517 295.645 295.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.000128 1024 230 1480 90112 18.7857 6.83827 140.878 209.051 375.74 375.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000128 512 360 480 135168 6.26963 3.40992 36.5902 104.61 151.034 151.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 6.4e-05 4096 80 8520 280576 81.753 61.7717 8473.32 1846.97 10464 10464.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 6.4e-05 1024 180 640 264192 25.2275 13.4656 141.747 416.586 597.194 597.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000128 4096 270 2400 134016 23.0482 28.3628 853.847 837.284 1742.62 1742.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 400 0.000128 1024 130 760 30720 25.0514 6.79786 20.5985 206.38 259.014 259.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1970 3.2e-05 4096 470 2200 554496 206.82 125.651 3931.59 3717.77 7982.1 7982.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000256 4096 480 4960 59520 11.4688 13.9153 746.115 417.176 1188.75 1188.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000256 512 320 720 52224 3.67354 1.6855 15.9043 62.9721 84.3875 84.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 0.000128 1024 50 680 153792 6.84918 64.4585 209.509 280.86 280.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.000128 1024 230 1480 86016 18.8778 6.79936 109.949 206.388 342.198 342.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000128 512 360 480 132096 6.23619 3.39789 29.1764 103.278 142.248 142.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 6.4e-05 4096 80 8520 280320 81.4498 61.722 6932.27 1855.46 8931.13 8931.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 6.4e-05 1024 180 640 266112 25.3812 13.543 282.653 418.922 740.673 740.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000128 4096 270 2400 134496 23.1077 28.4181 1680.25 837.798 2569.66 2569.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 0.000128 1024 130 760 32256 25.0681 6.82611 40.8449 207.252 280.175 280.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 3.2e-05 4096 470 2200 555264 207.581 125.973 7723.45 3724.16 11781.4 11781.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000256 4096 480 4960 60192 11.5507 13.9843 1503.32 419.121 1948.06 1948.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000256 512 320 720 54144 3.6304 1.69517 32.8532 63.3787 101.716 101.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 0.000128 1024 50 680 153936 6.85261 128.133 209.547 344.576 344.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000128 1024 230 1480 87552 18.8787 6.89971 222.75 207.258 455.976 456.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000128 512 360 480 135936 6.24842 3.41792 58.3646 104.479 172.667 172.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 6.4e-05 4096 80 8520 280512 81.9853 61.842 14143.3 1845.57 16133 16133.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 6.4e-05 1024 180 640 264960 25.2805 13.5086 183.66 417.489 640.102 640.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000128 4096 270 2400 134496 23.0695 28.3931 1094.81 838.11 1984.46 1984.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 400 0.000128 1024 130 760 27648 25.1673 6.79709 23.2588 204.274 259.69 259.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 3.2e-05 4096 470 2200 555264 207.079 125.87 5010.21 3721.42 9064.85 9065.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000256 4096 480 4960 59904 11.4808 13.9446 971.72 417.967 1415.19 1415.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000256 512 320 720 52992 3.58202 1.67392 20.8922 62.5464 88.8484 88.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 0.000128 1024 50 680 153792 6.85261 82.8925 209.455 299.241 299.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.000128 1024 230 1480 82944 18.9458 6.78701 136.621 204.274 366.815 366.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000128 512 360 480 133632 6.22765 3.4104 37.1171 103.828 150.738 150.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 6.4e-05 4096 80 8520 280512 81.7788 61.809 9150.12 1848.29 11142.2 11142.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 6.4e-05 1024 180 640 262656 25.5174 13.5209 160.08 417.922 617.209 617.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000128 4096 270 2400 134352 23.0897 28.414 966.249 838.404 1856.23 1856.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 400 0.000128 1024 130 760 27648 25.257 6.79136 20.4487 204.621 257.304 257.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 3.2e-05 4096 470 2200 554688 207.641 125.918 4430.29 3741.36 8505.49 8505.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000256 4096 480 4960 59616 11.5218 13.9557 857.133 418.699 1301.39 1301.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000256 512 320 720 51840 3.64291 1.67725 18.3424 62.6394 86.4607 86.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 0.000128 1024 50 680 153792 6.85117 73.1821 209.729 289.805 289.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000128 1024 230 1480 82944 19.0041 6.79206 121.251 204.535 351.77 351.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000128 512 360 480 134784 6.30989 3.41475 33.1588 104.671 147.712 147.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 6.4e-05 4096 80 8520 279936 82.029 61.9196 8085.84 1848.56 10078.6 10078.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 6.4e-05 1024 180 640 262656 25.1296 13.3898 142.218 414.576 595.483 595.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000128 4096 270 2400 133632 22.9965 28.3332 855.185 835.754 1742.35 1742.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 400 0.000128 1024 130 760 18432 25.3071 6.71744 13.0889 198.28 243.579 243.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1970 3.2e-05 4096 470 2200 555264 206.954 125.8 3959.89 3740.26 8033.18 8033.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000256 4096 480 4960 59904 11.479 13.9368 771.921 418.725 1216.14 1216.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000256 512 320 720 50688 3.51427 1.62474 16.3576 62.2008 83.852 83.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 0.000128 1024 50 680 153504 6.85142 65.7285 209.256 281.879 281.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.000128 1024 230 1480 73728 19.0899 6.71539 97.4929 198.285 321.766 321.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000128 512 360 480 129024 6.26141 3.38342 28.8857 102.305 140.996 141.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 6.4e-05 4096 80 8520 279936 81.8499 61.9177 7251.99 1853.03 9249.01 9249.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 6.4e-05 1024 180 640 266240 25.3499 13.5329 264.668 419.451 723.165 723.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000128 4096 270 2400 134560 23.0864 28.3948 1583.52 838.787 2473.87 2473.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 0.000128 1024 130 760 35840 24.9487 6.83866 42.4584 209.846 284.277 284.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 3.2e-05 4096 470 2200 555520 207.028 125.833 7259.05 3727.67 11319.9 11320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000256 4096 480 4960 60000 11.476 13.9528 1408.97 418.813 1853.29 1853.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000256 512 320 720 53760 3.60557 1.68947 30.5045 63.0548 99.009 99.1457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 0.000128 1024 50 680 153920 6.84979 119.507 212.07 338.471 338.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000128 1024 230 1480 89600 18.9035 6.84432 212.395 209.849 448.178 448.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000128 512 360 480 136960 6.22838 3.41482 54.7462 105.003 169.551 169.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 6.4e-05 4096 80 8520 280640 81.6149 61.7978 13263 1859.22 15265.8 15266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 6.4e-05 1024 180 640 266240 25.3015 13.6036 179.781 419.564 638.412 638.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000128 4096 270 2400 134080 23.0339 28.3521 1072.75 837.507 1961.72 1961.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 0.000128 1024 130 760 30720 25.0079 6.85008 25.3052 206.519 263.867 264.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 3.2e-05 4096 470 2200 555520 206.637 125.796 4971.56 3726.05 9030.31 9030.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000256 4096 480 4960 59840 11.4802 13.9284 963.871 418.396 1407.75 1407.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000256 512 320 720 53760 3.60883 1.68147 21.2695 63.1121 89.8265 89.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 0.000128 1024 50 680 153760 6.85466 81.6927 209.606 298.196 298.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000128 1024 230 1480 87040 18.7808 6.79674 141.576 206.519 373.861 374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000128 512 360 480 133120 6.17773 3.39366 36.987 103.34 150.053 150.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 6.4e-05 4096 80 8520 280320 81.7278 61.8534 9088.82 1852.58 11085.2 11085.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 6.4e-05 1024 180 640 264960 25.2933 13.509 150.921 417.539 607.428 607.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000128 4096 270 2400 134400 23.0769 28.3987 903.466 837.932 1792.95 1793.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 400 0.000128 1024 130 760 30720 25.0625 6.81376 21.323 206.422 259.804 259.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 3.2e-05 4096 470 2200 554880 207.192 125.959 4155.32 3720.63 8209.37 8209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000256 4096 480 4960 59520 11.4912 13.9521 803.151 418.398 1247.07 1247.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000256 512 320 720 53760 3.62179 1.69165 17.7458 63.111 86.3253 86.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 0.000128 1024 50 680 153600 6.84483 68.6799 209.295 284.864 284.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.000128 1024 230 1480 84480 19.0372 6.80582 115.86 206.42 348.307 348.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000128 512 360 480 134400 6.14458 3.40147 31.422 103.294 144.42 144.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 6.4e-05 4096 80 8520 280320 81.8347 61.8578 7603.6 1847.89 9595.4 9595.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 6.4e-05 1024 180 640 261120 25.1329 13.4472 144.363 412.951 596.063 596.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000128 4096 270 2400 133760 23.0441 28.3447 903.107 836.731 1791.31 1791.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 400 0.000128 1024 130 760 30720 25.0761 6.80029 21.7938 206.759 260.613 260.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 3.2e-05 4096 470 2200 555520 207.042 125.843 4183.57 3728.18 8244.91 8245.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000256 4096 480 4960 59520 11.4524 13.91 808.538 417.579 1251.55 1251.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000256 512 320 720 51200 3.72611 1.6904 16.8664 63.1036 85.5392 85.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 0.000128 1024 50 680 153600 6.85325 66.6139 209.639 283.15 283.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.000128 1024 230 1480 81920 19.3183 6.80141 110.058 206.757 343.116 343.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000128 512 360 480 133120 6.20272 3.39664 30.5119 103.463 143.73 143.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 6.4e-05 4096 80 8520 279040 81.6292 61.6994 7610.01 1845.47 9599.03 9599.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 6.4e-05 1024 180 640 265728 25.294 13.5055 247.386 418.495 704.847 704.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000128 4096 270 2400 134400 23.0302 28.3607 1509.51 837.941 2398.92 2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 0.000128 1024 130 760 30720 25.0098 6.79814 35.0299 206.3 273.324 273.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 3.2e-05 4096 470 2200 555264 206.58 125.674 6920.26 3737.86 10990.6 10990.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000256 4096 480 4960 60096 11.4729 13.9253 1341.74 418.846 1786.07 1786.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000256 512 320 720 53760 3.60131 1.6865 28.8322 64.1213 98.3971 98.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 0.000128 1024 50 680 153888 6.85411 111.677 209.555 328.128 328.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000128 1024 230 1480 86016 18.8495 6.79814 190.97 206.292 423.097 423.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000128 512 360 480 135168 6.21974 3.40614 50.9794 104.256 165.017 165.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 6.4e-05 4096 80 8520 280704 81.3788 61.7391 12695.6 1856.88 14695.8 14696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 6.4e-05 1024 180 640 264192 25.2253 13.461 175.913 416.472 631.232 631.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000128 4096 270 2400 134016 23.037 28.3564 1058.78 837.232 1947.48 1947.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 0.000128 1024 130 760 30720 25.0414 6.80346 25.3655 206.37 263.764 263.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 3.2e-05 4096 470 2200 554496 206.843 125.656 4885.23 3717.3 8935.32 8935.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000256 4096 480 4960 59520 11.4565 13.9137 943.107 417.217 1385.77 1385.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000256 512 320 720 52224 3.67472 1.68723 19.9798 62.9656 88.4633 88.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 0.000128 1024 50 680 153792 6.84934 80.4333 209.494 296.821 296.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.000128 1024 230 1480 86016 18.8744 6.80301 138.244 206.37 370.479 370.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000128 512 360 480 132096 6.23043 3.39795 35.8917 103.264 148.942 149.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 6.4e-05 4096 80 8520 280320 81.4647 61.6618 8919.17 1843.34 10905.9 10906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 6.4e-05 1024 180 640 262656 25.1184 13.4226 145.17 414.574 598.449 598.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000128 4096 270 2400 133632 23.0187 28.3354 872.421 835.785 1759.64 1759.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 0.000128 1024 130 760 18432 25.3153 6.89024 13.3228 198.282 243.997 244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 3.2e-05 4096 470 2200 555264 206.896 125.798 4029.99 3722.99 8085.95 8086.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000256 4096 480 4960 59904 11.466 13.9359 782.491 418.732 1226.7 1226.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000256 512 320 720 50688 3.51203 1.62406 16.4982 62.205 83.9932 84.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 0.000128 1024 50 680 153504 6.85619 66.4147 209.266 282.579 282.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.000128 1024 230 1480 73728 19.0896 6.72154 98.6783 198.283 322.958 323.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000128 512 360 480 129024 6.26237 3.3833 29.2055 102.309 141.313 141.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 6.4e-05 4096 80 8520 279936 81.8595 61.9224 7322.88 1850.75 9317.63 9317.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 6.4e-05 1024 180 640 258048 25.2985 13.3673 134.757 412.991 586.577 586.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000128 4096 270 2400 132864 23.0512 28.3477 812.103 834.924 1698.5 1698.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 400 0.000128 1024 130 760 24576 24.6519 6.72179 16.465 198.577 246.596 246.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 3.2e-05 4096 470 2200 552960 208.124 126.03 3749.05 3731.2 7814.68 7814.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000256 4096 480 4960 59136 11.4831 13.9244 721.577 418.572 1165.63 1165.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000256 512 320 720 49152 3.58195 1.6263 14.9198 62.268 82.5493 82.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 0.000128 1024 50 680 153600 6.85008 62.0265 209.69 278.609 278.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.000128 1024 230 1480 73728 19.13 6.75014 92.8825 198.576 317.526 317.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000128 512 360 480 129024 6.36922 3.39456 27.309 103.491 140.716 140.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 6.4e-05 4096 80 8520 279552 82.0323 61.8851 6840.2 1851.32 8835.66 8835.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 6.4e-05 1024 180 640 265600 25.4332 13.5548 258.302 419.049 716.509 716.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000128 4096 270 2400 134400 23.2139 28.4344 1551.72 838.03 2441.48 2441.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 0.000128 1024 130 760 32000 25.0135 6.81738 37.9659 206.45 276.431 276.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 3.2e-05 4096 470 2200 555200 208.229 126.22 7109.11 3728.77 11172.6 11172.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000256 4096 480 4960 60200 11.5678 13.986 1382.87 419.361 1827.87 1827.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000256 512 320 720 54400 3.59702 1.69347 29.9701 63.1453 98.5628 98.6972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 0.000128 1024 50 680 153900 6.8455 117.346 209.712 333.948 334.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000128 1024 230 1480 86400 18.9145 6.81258 201.362 206.441 433.718 433.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000128 512 360 480 136000 6.21754 3.41808 53.2944 104.374 167.462 167.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 6.4e-05 4096 80 8520 280800 82.2195 61.9081 13013.2 1848.07 15005.6 15005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 6.4e-05 1024 180 640 262400 25.4795 13.5076 174.166 416.786 630.11 630.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000128 4096 270 2400 134400 23.1506 28.4078 1050.21 837.84 1939.69 1939.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 0.000128 1024 130 760 32000 25.0214 6.81574 26.3028 206.398 264.723 264.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 3.2e-05 4096 470 2200 553600 208.56 126.275 4817.17 3726.6 8878.89 8879.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000256 4096 480 4960 59600 11.5027 13.9408 931.569 417.397 1374.48 1374.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000256 512 320 720 54400 3.60688 1.6855 20.5828 63.0164 89.0473 89.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 0.000128 1024 50 680 153800 6.85056 79.9238 209.536 296.354 296.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000128 1024 230 1480 83200 19.2553 6.81126 132.168 206.399 364.818 364.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000128 512 360 480 134400 6.1617 3.40573 36.0765 103.278 149.076 149.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 6.4e-05 4096 80 8520 280000 81.9915 61.8941 8830.79 1847.44 10822.3 10822.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 6.4e-05 1024 180 640 264000 25.5893 13.5604 151.494 419.336 610.144 610.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000128 4096 270 2400 133800 23.1669 28.4376 935.571 835.894 1823.15 1823.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 0.000128 1024 130 760 28800 25.4621 6.82042 20.9034 206.711 260.079 260.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 3.2e-05 4096 470 2200 554400 208.413 126.175 4326.8 3726.77 8388.43 8388.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000256 4096 480 4960 59400 11.548 13.9263 834.282 417.227 1277.06 1277.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000256 512 320 720 52800 3.6769 1.6919 17.9962 63.0963 86.6168 86.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 0.000128 1024 50 680 153600 6.84483 69.4374 209.578 285.903 285.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000128 1024 230 1480 86400 18.9435 6.81984 119.592 206.71 352.251 352.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000128 512 360 480 134400 6.1872 3.40787 31.8681 103.441 145.058 145.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 6.4e-05 4096 80 8520 279600 82.3996 62.0198 7920.2 1852.36 9917.2 9917.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 6.4e-05 1024 180 640 256000 25.48 16.0764 136.257 412.675 590.651 590.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000128 4096 270 2400 133600 23.0465 28.3786 835.023 834.655 1721.18 1721.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 0.000128 1024 130 760 25600 25.7038 6.82339 17.79 206.667 257.168 257.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 3.2e-05 4096 470 2200 553600 208.202 126.18 3846.49 3729 7910.15 7910.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000256 4096 480 4960 59200 11.5035 13.9511 740.433 418.469 1184.43 1184.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000256 512 320 720 51200 3.72938 1.69328 16.0243 63.2249 84.8274 84.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 0.000128 1024 50 680 153600 6.8441 64.0312 209.539 280.457 280.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000128 1024 230 1480 76800 19.8624 6.80755 99.4688 206.671 332.994 333.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000128 512 360 480 134400 6.1575 3.39968 29.2424 103.42 142.375 142.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 6.4e-05 4096 80 8520 280000 81.9747 61.9125 7023.48 1853.33 9020.92 9021.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 6.4e-05 1024 180 672 268800 25.1628 13.5193 219.773 419.039 677.658 677.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.000128 4096 270 2400 134272 23.048 28.3462 1293.02 837.835 2182.33 2182.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 400 0.000128 1024 130 768 31744 25.2887 6.82845 30.4844 208.924 271.709 271.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1970 3.2e-05 4096 470 2208 554752 207.64 125.969 7307.35 3728.6 11369.8 11370.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000256 4096 480 4944 60160 11.5022 13.9467 1144.29 419.078 1588.9 1588.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000256 512 320 720 55296 3.61894 1.70355 25.0214 64.1164 94.6165 94.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 0.000128 1024 50 672 154048 6.84707 95.5083 209.619 312.018 312.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.000128 1024 230 1488 89088 18.8293 6.83136 170.32 208.927 405.09 405.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000128 512 360 480 136704 6.23552 3.41213 44.0112 104.886 158.701 158.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 6.4e-05 4096 80 8544 280960 81.5421 61.7884 10799.4 1849.8 12792.8 12793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 6.4e-05 1024 180 672 268288 25.188 13.5127 177.115 419.002 634.984 635.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 0.000128 4096 270 2400 134272 23.1035 28.3481 2452.62 837.823 3341.98 3342.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 400 0.000128 1024 130 768 30720 25.4529 6.83008 24.0309 208.927 265.425 265.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1970 3.2e-05 4096 470 2208 554496 207.928 125.966 5649.23 3742.26 9725.68 9725.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000256 4096 480 4944 60032 11.4695 13.9346 727.128 418.474 1171.08 1171.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1060 0.000256 512 320 720 55296 3.62544 1.70483 16.4015 64.6512 86.5389 86.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 0.000128 1024 50 672 153984 6.85235 61.5673 209.532 277.995 278.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.000128 1024 230 1488 88064 18.9644 6.83437 110.099 208.928 345.014 345.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000128 512 360 480 136192 6.21626 3.41606 28.3723 104.546 142.71 142.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 6.4e-05 4096 80 8544 280832 81.6716 61.7689 6875 1867.2 8885.86 8886.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 6.4e-05 1024 180 672 267264 25.1825 13.5104 154.17 418.795 611.823 611.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 0.000128 4096 270 2400 134208 23.0769 28.3259 2440.85 838.516 3330.85 3330.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 400 0.000128 1024 130 768 27648 25.4084 6.79565 19.5446 206.436 258.37 258.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1970 3.2e-05 4096 470 2208 553728 208.28 126.038 11840 3732.48 15907 15907.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 0.000256 4096 480 4944 59904 11.4757 13.9329 601.443 419.276 1046.2 1046.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1060 0.000256 512 320 720 53760 3.60486 1.68112 13.2753 63.0867 81.8036 81.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 0.000128 1024 50 672 153984 6.85683 50.7838 209.788 267.47 267.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.000128 1024 230 1488 86016 18.8542 6.79795 88.9797 206.436 321.276 321.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000128 512 360 480 135168 6.22678 3.40326 23.3186 104.331 137.435 137.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 820 6.4e-05 4096 80 8544 280704 81.6059 61.7329 5696.12 1846.08 7685.74 7685.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 6.4e-05 1024 180 672 268800 25.2731 13.5393 214.86 419.364 673.204 673.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000128 4096 270 2400 134240 23.1545 28.4201 1241.72 838.464 2131.85 2131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 400 0.000128 1024 130 768 32000 25.4734 6.90579 29.7389 209.768 272.07 272.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1970 3.2e-05 4096 470 2208 554880 208.776 126.264 6383.26 3742.62 10461.2 10461.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000256 4096 480 4944 60160 11.5607 13.9776 1107.17 419.534 1552.32 1552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000256 512 320 720 55680 3.63466 1.70803 24.5276 64.4546 94.4768 94.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 0.000128 1024 50 672 154040 6.85181 92.4423 209.762 309.099 309.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.000128 1024 230 1488 89600 18.9631 6.8424 167.944 209.769 403.71 403.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000128 512 360 480 136960 6.23853 3.41677 42.5377 104.966 157.314 157.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 6.4e-05 4096 80 8544 280800 81.9478 61.8699 10466.3 1846.14 12456.4 12456.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 6.4e-05 1024 180 672 268800 25.2057 13.5631 141.386 419.458 599.776 599.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000128 4096 270 2400 134240 23.0994 28.3976 811.743 838.803 1702.12 1702.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 400 0.000128 1024 130 768 30720 25.6045 6.84077 19.3586 209.85 261.844 262.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1970 3.2e-05 4096 470 2208 554240 208.207 126.144 4695.89 3748.37 8778.89 8779.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000256 4096 480 4944 60000 11.4893 13.9486 718.61 418.824 1162.95 1163.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000256 512 320 720 53760 3.60886 1.68934 15.6171 62.98 84.0513 84.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 0.000128 1024 50 672 154000 6.85056 60.2699 209.79 276.952 277.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.000128 1024 230 1488 89600 18.9012 6.84291 109.874 209.851 345.658 345.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000128 512 360 480 136960 6.23542 3.41498 28.0052 105.007 142.817 142.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 6.4e-05 4096 80 8544 280640 81.8567 61.8429 6810.68 1847.68 8802.28 8802.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 6.4e-05 1024 180 672 266880 25.2356 13.5188 115.36 417.371 571.65 571.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.000128 4096 270 2400 133920 23.1339 28.408 664.519 837.278 1553.41 1553.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 400 0.000128 1024 130 768 26880 25.6174 6.81165 14.2116 206.254 253.078 253.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1970 3.2e-05 4096 470 2208 553920 208.864 126.05 4611.22 3740.31 8686.73 8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000256 4096 480 4944 60000 11.5423 13.9728 589.858 419.041 1034.49 1034.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000256 512 320 720 53760 3.62326 1.6856 13.0356 63.0224 81.522 81.6574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 0.000128 1024 50 672 153960 6.85661 49.854 209.58 266.332 266.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.000128 1024 230 1488 84480 19.0559 6.81165 85.8941 206.253 318.199 318.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000128 512 360 480 136320 6.22205 3.41808 23.361 104.493 137.651 137.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 6.4e-05 4096 80 8544 280320 82.0592 61.8701 5591.41 1844.48 7580.02 7580.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 6.4e-05 1024 180 672 268032 25.214 13.5248 303.621 418.385 760.909 761.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000128 4096 270 2400 134304 23.0811 28.3955 1715.09 838.084 2604.73 2604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 400 0.000128 1024 130 768 30720 25.3776 6.84205 40.4347 208.261 281.101 281.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1970 3.2e-05 4096 470 2208 554496 207.927 126.143 7848.97 3728.51 11911.8 11912.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000256 4096 480 4944 60096 11.511 13.9551 1520.3 418.99 1964.83 1964.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000256 512 320 720 55296 3.60045 1.69747 33.5221 63.5036 102.486 102.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 0.000128 1024 50 672 154032 7.18198 130.335 209.611 347.173 347.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.000128 1024 230 1488 89088 18.8183 6.82701 234.994 208.257 469.085 469.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000128 512 360 480 136704 6.20586 3.41408 58.5955 104.728 173.1 173.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 6.4e-05 4096 80 8544 280896 81.7138 61.8387 14389.6 1845.07 16378.4 16378.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 6.4e-05 1024 180 672 267264 25.1734 13.5096 189.325 418.851 647.021 647.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000128 4096 270 2400 134208 23.0196 28.3607 1079.92 838.642 1970.02 1970.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 400 0.000128 1024 130 768 27648 25.3922 6.79962 23.0461 206.46 261.882 262.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1970 3.2e-05 4096 470 2208 553728 207.783 126.08 4927.82 3732.62 8994.58 8994.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000256 4096 480 4944 59904 11.4768 13.9348 958.725 419.144 1403.36 1403.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000256 512 320 720 53760 3.60765 1.68346 21.229 62.9998 89.6728 89.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 0.000128 1024 50 672 153984 6.86899 81.3141 209.893 298.119 298.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.000128 1024 230 1488 86016 18.8492 6.79504 141.963 206.464 374.255 374.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000128 512 360 480 135168 6.2136 3.40432 37.4622 104.347 151.589 151.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 6.4e-05 4096 80 8544 280704 81.562 61.756 9074.96 1846.33 11064.8 11065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 6.4e-05 1024 180 672 267264 25.1462 13.5066 153.235 417.862 609.911 610.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000128 4096 270 2400 134208 23.0838 28.4292 871.648 838.863 1762.11 1762.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 400 0.000128 1024 130 768 27648 25.1799 6.78502 19.3413 204.46 255.95 256.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1970 3.2e-05 4096 470 2208 554112 207.741 126.129 5619.01 3748.62 9701.77 9702.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000256 4096 480 4944 59616 11.4813 13.941 774.484 418.355 1218.33 1218.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000256 512 320 720 52992 3.58458 1.66966 17.4199 63.5306 86.3629 86.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 0.000128 1024 50 672 153936 6.91866 66.1976 209.803 282.963 283.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.000128 1024 230 1488 82944 18.9554 6.78912 111.543 204.455 341.928 342.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000128 512 360 480 133632 6.23533 3.40733 30.4967 103.854 144.144 144.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 6.4e-05 4096 80 8544 280512 81.6511 61.8466 7349.35 1866.05 9359.11 9359.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 6.4e-05 1024 180 672 264192 25.215 13.4592 128.175 416.908 583.918 584.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.000128 4096 270 2400 134016 23.0389 28.3444 737.767 838.206 1627.43 1627.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 400 0.000128 1024 130 768 24576 25.7749 6.79936 14.7835 206.591 254.133 254.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1970 3.2e-05 4096 470 2208 552960 207.964 125.979 6038.52 3747.37 10120.1 10120.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000256 4096 480 4944 59520 11.4597 13.9123 653.15 417.588 1096.18 1096.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000256 512 320 720 52224 3.68099 1.68336 14.1189 63.9985 83.636 83.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 0.000128 1024 50 672 153792 6.85606 55.8493 209.686 272.434 272.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.000128 1024 230 1488 86016 18.8845 6.80093 98.0497 206.591 330.516 330.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000128 512 360 480 132096 6.24042 3.39763 25.7049 103.378 138.873 139.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 6.4e-05 4096 80 8544 280320 81.4313 61.7267 6198.53 1845.49 8187.39 8187.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 6.4e-05 1024 180 672 267904 25.2861 13.5352 280.069 418.516 737.565 737.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000128 4096 270 2400 134176 23.1225 28.4037 1584.83 837.683 2474.12 2474.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 400 0.000128 1024 130 768 32256 25.3689 6.84237 39.4541 209.268 281.117 281.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 3.2e-05 4096 470 2208 554176 208.575 126.247 7253.28 3730.64 11319 11319.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000256 4096 480 4944 60144 11.542 13.9776 1403.57 419.063 1848.23 1848.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000256 512 320 720 55552 3.63085 1.70768 31.3502 63.7599 100.605 100.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 0.000128 1024 50 672 154000 6.84998 120.599 209.551 337.042 337.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.000128 1024 230 1488 89600 18.9031 6.86128 218.697 209.271 453.913 454.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000128 512 360 480 136192 6.26237 3.41536 54.3928 104.715 168.936 169.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 6.4e-05 4096 80 8544 280672 82.074 61.8623 13283 1844.89 15272 15272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 6.4e-05 1024 180 672 267008 25.2258 13.5229 177.003 418.913 634.832 634.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000128 4096 270 2400 134176 23.0736 28.3912 1008.46 838.792 1898.79 1898.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 400 0.000128 1024 130 768 28672 25.4264 6.80874 22.4872 207.145 262.053 262.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 3.2e-05 4096 470 2208 553728 208.482 126.247 4619.04 3746.86 8700.9 8701.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000256 4096 480 4944 60032 11.5026 13.9545 893.182 419.166 1337.88 1337.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000256 512 320 720 53760 3.63238 1.69552 20.1671 63.2102 88.8605 88.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 0.000128 1024 50 672 153888 6.85261 75.8446 209.676 292.418 292.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.000128 1024 230 1488 86016 18.9539 6.80736 133.05 207.144 366.139 366.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000128 512 360 480 136192 6.24774 3.40992 35.8976 104.853 150.569 150.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 6.4e-05 4096 80 8544 280448 81.8782 61.8602 8425.87 1848.35 10418.2 10418.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 6.4e-05 1024 180 672 266112 25.367 13.5373 144.414 418.528 602.014 602.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000128 4096 270 2400 133728 23.122 28.4036 828.914 837.173 1717.69 1717.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 400 0.000128 1024 130 768 32256 25.3685 6.84598 21.3471 209.447 263.192 263.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1970 3.2e-05 4096 470 2208 552384 209.217 126.271 3792.09 3728.83 7856.69 7856.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000256 4096 480 4944 59808 11.5388 13.9799 730.545 419.211 1175.35 1175.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000256 512 320 720 53760 3.70733 1.71187 16.5955 63.8391 86.0079 86.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 0.000128 1024 50 672 153888 6.85478 62.4407 209.576 278.916 278.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.000128 1024 230 1488 86016 19.3561 6.84589 109.575 209.444 345.407 345.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000128 512 360 480 134400 6.34336 3.41402 29.0073 104.807 143.728 143.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 6.4e-05 4096 80 8544 280224 81.7993 61.8299 6930.75 1843.8 8918.39 8918.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 6.4e-05 1024 180 672 265216 25.3462 13.5102 130.628 418.932 588.58 588.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000128 4096 270 2400 133952 23.0216 28.3507 749.428 838.101 1638.98 1639.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 400 0.000128 1024 130 768 21504 25.5144 6.75341 13.4551 202.469 248.37 248.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1970 3.2e-05 4096 470 2208 551936 208.714 126.135 4933.98 3751.89 9020.99 9021.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000256 4096 480 4944 59584 11.4483 13.9079 661.163 417.394 1103.99 1104.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000256 512 320 720 50176 3.6367 1.65498 13.91 61.8941 81.2634 81.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 0.000128 1024 50 672 153664 6.85098 56.3947 209.509 272.798 272.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.000128 1024 230 1488 78848 19.077 6.75539 90.9655 202.465 319.443 319.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000128 512 360 480 132608 6.25296 3.39731 25.9535 103.714 139.471 139.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 6.4e-05 4096 80 8544 279552 81.8292 61.8756 6257.62 1849.34 8250.88 8251.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 6.4e-05 1024 180 672 268288 25.2092 13.5404 270.941 419.48 729.333 729.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000128 4096 270 2400 134272 23.0605 28.3744 1541.02 838.788 2431.32 2431.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 400 0.000128 1024 130 768 30720 25.4489 6.84646 36.0979 209.17 277.746 277.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 3.2e-05 4096 470 2208 554496 207.68 125.977 7059.54 3730.82 11124.3 11124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000256 4096 480 4944 60032 11.482 13.9345 1348.48 418.953 1792.92 1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000256 512 320 720 55296 3.62269 1.7016 30.7739 63.6604 99.9144 100.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 0.000128 1024 50 672 153984 6.85133 115.638 209.764 332.295 332.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.000128 1024 230 1488 88064 18.9761 6.83418 206.121 209.162 441.281 441.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000128 512 360 480 136192 6.21773 3.41091 53.9062 104.666 168.356 168.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 6.4e-05 4096 80 8544 280832 81.6834 61.7849 12697.6 1860.19 14701.5 14701.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 6.4e-05 1024 180 672 266240 25.2109 13.5014 173.72 417.797 630.398 630.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000128 4096 270 2400 133888 23.0414 28.351 995.185 836.97 1883.62 1883.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 400 0.000128 1024 130 768 28672 25.6803 6.83824 22.3297 209.051 264.083 264.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 3.2e-05 4096 470 2208 553984 208.336 126.124 4583.28 3730.73 8648.74 8648.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000256 4096 480 4944 59904 11.4755 13.9291 869.253 418.211 1312.94 1313.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000256 512 320 720 55296 3.62342 1.70598 19.9913 63.6446 89.1244 89.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 0.000128 1024 50 672 153856 6.92266 74.9031 209.48 291.35 291.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.000128 1024 230 1488 86016 19.2236 6.82614 130.413 209.055 365.702 365.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000128 512 360 480 135168 6.27267 3.40963 34.5618 104.609 149.01 149.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 6.4e-05 4096 80 8544 280576 81.6354 61.8053 8128.38 1849.05 10121.1 10121.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 6.4e-05 1024 180 672 264192 25.2485 13.6928 145.531 420.514 605.154 605.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000128 4096 270 2400 134016 23.0455 28.3611 840.266 845.337 1737.09 1737.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 400 0.000128 1024 130 768 24576 25.7778 8.73882 16.5745 208.373 259.649 259.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 3.2e-05 4096 470 2208 552960 207.95 125.969 3847.24 3761.72 7943.15 7943.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000256 4096 480 4944 59520 11.4647 13.9122 722.141 421.191 1168.79 1168.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000256 512 320 720 52224 3.67878 1.68666 15.6167 63.3883 84.525 84.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 0.000128 1024 50 672 153792 6.85443 62.2345 211.49 280.623 280.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.000128 1024 230 1488 86016 18.8915 6.79974 108.398 208.374 342.65 342.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000128 512 360 480 132096 6.2367 3.39635 28.7387 104.27 142.796 142.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 6.4e-05 4096 80 8544 280320 81.4581 61.7603 6728.7 1865.08 8737.23 8737.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 6.4e-05 1024 180 672 266240 25.2194 13.5031 128.328 418.321 585.539 585.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000128 4096 270 2400 133632 23.0625 28.3511 738.767 836.977 1627.24 1627.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 400 0.000128 1024 130 768 24576 26.1795 6.8279 15.0559 209.39 257.642 257.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1970 3.2e-05 4096 470 2208 552960 209.123 126.289 3388.14 3816.02 7539.84 7540.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000256 4096 480 4944 59904 11.4872 13.9407 640.326 419.262 1085.09 1085.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000256 512 320 720 53248 3.71146 1.70598 14.3489 63.8185 83.7452 83.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 0.000128 1024 50 672 153600 6.85219 54.6263 209.487 271.011 271.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.000128 1024 230 1488 81920 19.6982 6.82822 91.2812 209.633 327.628 327.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000128 512 360 480 135168 6.29133 3.41379 25.6283 105.077 140.57 140.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 6.4e-05 4096 80 8544 279552 81.6725 61.7153 5886.17 1844.46 7874.24 7874.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 6.4e-05 1024 180 672 268416 25.2647 13.8024 261.543 419.229 720.011 720.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000128 4096 270 2400 134208 23.1181 28.4094 1528.66 838.31 2418.58 2418.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 0.000128 1024 130 768 29952 25.3798 6.82941 35.0323 207.417 274.841 274.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 3.2e-05 4096 470 2208 554112 208.283 126.216 6968.63 3729.39 11032.8 11033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000256 4096 480 4944 60048 11.5466 13.9787 1357.75 419.417 1802.77 1802.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000256 512 320 720 54144 3.63248 1.6945 29.9195 64.3511 99.7573 99.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 0.000128 1024 50 672 154008 6.85466 112.8 209.762 329.46 329.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.000128 1024 230 1488 87552 18.8841 6.82189 200.864 207.411 434.171 434.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000128 512 360 480 135936 6.23168 3.41686 52.5676 104.557 166.933 167.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 6.4e-05 4096 80 8544 280800 81.9904 61.8266 12879.3 1845.33 14868.7 14868.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 6.4e-05 1024 180 672 267264 25.1318 13.5127 183.336 417.866 640.016 640.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000128 4096 270 2400 134208 23.0764 28.4027 1053.73 838.938 1944.23 1944.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 0.000128 1024 130 768 27648 25.1637 6.78854 22.985 204.456 259.575 259.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 3.2e-05 4096 470 2208 554112 207.731 126.126 4797.88 3731 8863.01 8863.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000256 4096 480 4944 59616 11.4832 13.9485 928.27 418.353 1372.13 1372.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000256 512 320 720 52992 3.58829 1.67514 20.6228 62.4749 88.5178 88.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 0.000128 1024 50 672 153936 6.85875 78.6611 209.814 295.376 295.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.000128 1024 230 1488 82944 18.9515 6.7831 132.821 204.456 363.199 363.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.000128 512 360 480 133632 6.23046 3.41238 36.0905 103.857 149.749 149.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 6.4e-05 4096 80 8544 280512 81.6715 61.8523 8849.36 1849.96 10843.1 10843.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 6.4e-05 1024 180 672 266112 25.2934 13.5228 154.961 417.923 611.865 612.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000128 4096 270 2400 133920 23.0955 28.4099 890.825 838.396 1780.8 1780.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 400 0.000128 1024 130 768 27648 25.2517 6.79133 19.902 204.532 256.66 256.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 3.2e-05 4096 470 2208 552960 208.793 126.248 4067 3750.73 8153.04 8153.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000256 4096 480 4944 59616 11.523 13.958 791.534 418.694 1235.79 1235.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000256 512 320 720 51840 3.64598 1.67731 17.0423 62.6849 85.2068 85.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 0.000128 1024 50 672 153792 6.85242 66.8795 209.693 283.467 283.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.000128 1024 230 1488 82944 19.005 6.79117 113.73 204.529 344.239 344.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000128 512 360 480 134784 6.31264 3.41565 30.8876 104.669 145.436 145.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 6.4e-05 4096 80 8544 279936 82.186 61.9417 7499.28 1848.4 9492.02 9492.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 6.4e-05 1024 180 672 262656 25.1504 13.3875 152.658 414.885 606.251 606.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000128 4096 270 2400 133632 23.0036 28.3441 888.799 836.381 1776.6 1776.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 400 0.000128 1024 130 768 18432 25.3155 6.72096 13.9592 198.427 244.611 244.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 3.2e-05 4096 470 2208 552960 208.694 126.246 4066.98 3737.96 8140.15 8140.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000256 4096 480 4944 59328 11.4634 13.9366 790.607 419.038 1235.12 1235.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000256 512 320 720 50688 3.52314 1.62451 16.4531 62.1185 83.8777 84.0192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 0.000128 1024 50 672 153792 6.8569 66.9758 209.856 283.733 283.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.000128 1024 230 1488 73728 19.0865 6.71718 101.566 198.428 325.98 326.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000128 512 360 480 129024 6.26547 3.38381 29.8011 102.385 141.992 142.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 6.4e-05 4096 80 8544 279936 81.9513 61.9466 7504.1 1852.1 9500.32 9500.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 6.4e-05 1024 180 672 268800 25.2086 13.5294 260.183 419.419 718.504 718.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000128 4096 270 2400 134240 23.0837 28.3981 1516.12 838.696 2406.37 2406.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 0.000128 1024 130 768 30720 25.5947 6.84589 35.4565 209.832 277.911 278.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 3.2e-05 4096 470 2208 554240 207.925 126.172 6905.31 3732.25 10971.9 10972.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000256 4096 480 4944 60000 11.494 13.9495 1342.91 418.786 1787.21 1787.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000256 512 320 720 53760 3.60794 1.6855 28.9452 62.9716 97.3679 97.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 0.000128 1024 50 672 154000 6.85466 110.297 209.773 326.969 327.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.000128 1024 230 1488 89600 18.9154 6.84221 201.563 209.829 437.328 437.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000128 512 360 480 136960 6.2296 3.41379 52.1163 104.993 166.903 167.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 6.4e-05 4096 80 8544 280640 81.8151 61.8242 12755.7 1850.1 14749.7 14749.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 6.4e-05 1024 180 672 268800 25.1483 13.5487 187.302 419.187 645.351 645.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000128 4096 270 2400 133760 23.026 28.3443 1069.8 836.746 1958 1958.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 0.000128 1024 130 768 25600 25.6165 6.80346 21.2592 206.339 260.207 260.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 3.2e-05 4096 470 2208 554240 207.645 126.045 4904.84 3729.49 8968.3 8968.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000256 4096 480 4944 59840 11.4749 13.9277 951.953 418.014 1395.44 1395.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000256 512 320 720 53760 3.61658 1.68419 20.9395 62.9476 89.3442 89.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 0.000128 1024 50 672 153920 6.85875 80.1943 209.598 296.694 296.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.000128 1024 230 1488 87040 18.7868 6.80086 141.968 206.335 374.079 374.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000128 512 360 480 133120 6.17853 3.39552 36.5533 103.247 149.53 149.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 6.4e-05 4096 80 8544 280320 81.6428 61.8302 9005.59 1850.92 11000.2 11000.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 6.4e-05 1024 180 672 264960 25.2947 13.8119 153.701 417.594 610.574 610.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000128 4096 270 2400 133920 23.0759 28.4059 882.599 838.052 1772.21 1772.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 0.000128 1024 130 768 23040 26.002 6.81299 16.8723 206.451 256.319 256.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 3.2e-05 4096 470 2208 552960 208.585 126.247 4035.53 3731.22 8101.86 8102.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000256 4096 480 4944 59520 11.4842 13.9457 784.458 418.463 1228.43 1228.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000256 512 320 720 53760 3.62864 1.68995 17.4625 63.0402 85.9792 86.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 0.000128 1024 50 672 153840 6.85264 66.405 209.603 282.906 282.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.000128 1024 230 1488 84480 19.0328 6.89424 114.838 206.445 347.395 347.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000128 512 360 480 134400 6.15664 3.40378 30.9595 103.303 143.979 144.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 6.4e-05 4096 80 8544 280320 81.819 61.8559 7438.11 1848.1 9430.1 9430.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 6.4e-05 1024 180 672 261120 25.1342 13.3448 141.089 412.569 592.302 592.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000128 4096 270 2400 133120 23.0467 28.3425 818.506 835.928 1705.9 1705.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 400 0.000128 1024 130 768 20480 26.247 6.81072 14.4475 206.559 254.243 254.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 3.2e-05 4096 470 2208 552960 209.168 126.332 3744.71 3738.38 7818.85 7819.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000256 4096 480 4944 59520 11.4613 13.9147 726.334 421.4 1173.19 1173.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000256 512 320 720 51200 3.72877 1.68931 15.8121 62.9798 84.3612 84.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 0.000128 1024 50 672 153600 6.84762 61.5281 209.394 277.81 277.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.000128 1024 230 1488 81920 19.3094 6.79936 103.946 206.56 336.797 336.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000128 512 360 480 133120 6.1959 3.39558 28.3367 103.361 141.448 141.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 6.4e-05 4096 80 8544 279040 81.7157 61.727 6858.1 1847.85 8849.62 8849.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 6.4e-05 1024 180 650 270336 25.0458 13.5107 226.127 419.352 684.2 684.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.000128 4096 270 2400 134656 23.0376 28.3556 1347.59 838.466 2237.53 2237.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 400 0.000128 1024 130 750 26624 25.8832 6.8224 26.5302 209.082 268.501 268.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1970 3.2e-05 4096 470 2200 556032 206.694 125.623 7483.1 3736.02 11551.7 11552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000256 4096 480 4950 60096 11.4979 13.9506 1196.12 436.921 1658.57 1658.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000256 512 320 700 54784 3.6345 1.70246 25.8896 64.0899 95.4692 95.6049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 0.000128 1024 50 700 153952 6.85453 103.469 209.756 320.124 320.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.000128 1024 230 1500 88064 18.9395 6.83267 178.03 209.08 413.072 413.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000128 512 360 500 137216 6.20461 3.40787 47.8036 104.964 162.532 162.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 6.4e-05 4096 80 8550 280832 81.6946 61.7537 11354.8 1847.31 13345.8 13346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 6.4e-05 1024 180 650 270336 25.1146 13.5148 179.055 419.095 636.945 637.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 0.000128 4096 270 2400 134656 23.1342 28.3414 2433.69 838.011 3323.25 3323.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 400 0.000128 1024 130 750 26624 25.9215 6.82848 21.5794 208.97 263.485 263.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1970 3.2e-05 4096 470 2200 555520 207.321 125.792 5850.21 3722.51 9906.12 9906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000256 4096 480 4950 59904 11.4809 13.9366 757.403 418.566 1201.46 1201.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1060 0.000256 512 320 700 54272 3.66035 1.70077 16.594 63.6597 85.7676 85.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 0.000128 1024 50 700 153920 6.85056 66.2197 209.603 282.717 282.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.000128 1024 230 1500 88064 18.973 6.85875 113.749 208.967 348.732 348.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000128 512 360 500 136192 6.22006 3.40765 30.4677 104.565 144.822 144.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 6.4e-05 4096 80 8550 280576 81.9186 61.8359 7173.67 1858.6 9176.24 9176.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 6.4e-05 1024 180 650 268800 25.1661 13.5074 155.381 422.463 616.687 616.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 0.000128 4096 270 2400 134592 23.0933 28.3285 2418.32 845.884 3315.7 3315.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 400 0.000128 1024 130 750 24576 25.7305 6.79936 17.7232 208.245 258.686 258.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1970 3.2e-05 4096 470 2200 555264 207.218 125.674 11608.2 3756.59 15698 15698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 0.000256 4096 480 4950 59904 11.4635 13.9314 621.396 422.844 1069.71 1069.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1060 0.000256 512 320 700 53760 3.61126 1.68714 13.7647 63.5705 82.7936 82.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 0.000128 1024 50 700 153888 6.85738 54.4647 211.622 272.988 273.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.000128 1024 230 1500 86016 18.8451 6.79936 92.0517 208.272 326.175 326.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000128 512 360 500 135168 6.21219 3.40685 25.0894 105.249 140.116 140.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 820 6.4e-05 4096 80 8550 280320 81.5957 61.7807 5883.93 1870.79 7898.31 7898.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 6.4e-05 1024 180 650 270080 25.192 13.7334 212.617 419.396 671.107 671.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000128 4096 270 2400 134640 23.1512 28.4172 1241.75 838.576 2131.97 2132.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 400 0.000128 1024 130 750 26880 26.0107 6.85187 25.0158 209.797 267.851 267.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1970 3.2e-05 4096 470 2200 555840 208.403 126.06 6469.19 3726.58 10530.5 10530.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000256 4096 480 4950 60080 11.558 13.9705 1113.69 419.597 1558.89 1558.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000256 512 320 700 55040 3.6633 1.71158 24.267 64.547 94.344 94.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 0.000128 1024 50 700 153960 6.84851 96.8659 209.811 313.571 313.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.000128 1024 230 1500 88320 19.094 6.84762 166.913 209.792 402.831 402.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000128 512 360 500 137600 6.2119 3.41811 44.5913 104.979 159.354 159.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 6.4e-05 4096 80 8550 280640 82.1366 61.8973 10504.9 1847.21 12496.3 12496.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 6.4e-05 1024 180 650 270080 25.1368 13.531 137.656 419.102 595.599 595.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000128 4096 270 2400 134560 23.0889 28.406 797.266 838.082 1686.93 1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 400 0.000128 1024 130 750 25600 26.1578 6.84646 15.7319 209.668 258.594 258.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1970 3.2e-05 4096 470 2200 555520 207.444 125.806 4742.13 3722.1 8797.77 8798.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000256 4096 480 4950 59840 11.4995 13.9448 711.913 418.467 1155.9 1155.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000256 512 320 700 53760 3.61187 1.6913 15.3908 63.193 84.0469 84.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 0.000128 1024 50 700 153920 6.8528 62.277 209.622 278.796 278.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.000128 1024 230 1500 87040 19.2084 6.87891 105.983 209.675 341.934 342.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000128 512 360 500 136960 6.23411 3.41949 28.6732 104.92 143.406 143.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 6.4e-05 4096 80 8550 280640 81.8604 61.833 6740.94 1846.09 8730.94 8731.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 6.4e-05 1024 180 650 268800 25.0764 13.521 114.743 417.445 570.95 571.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.000128 4096 270 2400 134400 23.1347 28.4017 666.384 837.432 1555.43 1555.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 400 0.000128 1024 130 750 23040 26.0523 6.80826 12.4768 206.296 251.821 251.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1970 3.2e-05 4096 470 2200 554880 208.108 125.841 4741.45 3732.23 8807.91 8808.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000256 4096 480 4950 60000 11.549 13.9735 595.123 419.21 1039.93 1040.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000256 512 320 700 53760 3.62662 1.6896 13.0537 63.2251 81.753 81.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 0.000128 1024 50 700 153840 6.85466 52.3426 209.582 268.822 268.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.000128 1024 230 1500 84480 19.0838 6.80986 86.4541 206.298 318.834 318.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000128 512 360 500 136320 6.22205 3.41664 24.2115 104.512 138.518 138.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 6.4e-05 4096 80 8550 280320 82.056 61.8529 5624.91 1844.81 7613.84 7614.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 6.4e-05 1024 180 650 268800 25.2007 13.8369 130.661 419.222 589.088 589.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 0.000128 4096 270 2400 134080 23.1076 28.3315 2082.85 836.8 2971.17 2971.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 400 0.000128 1024 130 750 20480 26.2184 6.80141 9.93907 206.342 249.487 249.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1970 3.2e-05 4096 470 2200 555520 207.072 125.787 4440.37 3722.9 8496.42 8496.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000256 4096 480 4950 59520 11.477 13.9307 511.114 418.05 954.648 954.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1060 0.000256 512 320 700 53760 3.61344 1.68346 11.3505 63.0672 79.8686 80.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 0.000128 1024 50 700 153760 6.85133 44.7508 209.513 261.158 261.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.000128 1024 230 1500 81920 19.2727 6.80166 72.3616 206.343 304.968 305.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000128 512 360 500 133120 6.18144 3.39546 20.5321 103.256 133.519 133.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 6.4e-05 4096 80 8550 280320 81.6682 61.8839 4845.7 1850.76 6840.24 6840.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 6.4e-05 1024 180 650 269568 25.1329 13.7687 294.02 418.378 751.461 751.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000128 4096 270 2400 134688 23.0693 28.395 1683.66 838.073 2573.27 2573.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 400 0.000128 1024 130 750 26112 25.9047 7.13318 33.2002 208.253 274.676 274.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1970 3.2e-05 4096 470 2200 555648 207.138 125.912 7783.07 3741.6 11858 11858.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000256 4096 480 4950 60000 11.5101 13.9532 1499.82 418.981 1944.34 1944.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000256 512 320 700 54528 3.62806 1.6959 32.2299 63.5506 101.261 101.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 0.000128 1024 50 700 153936 6.8567 133.412 209.596 349.908 349.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.000128 1024 230 1500 87552 18.9599 6.82611 226.999 208.254 461.226 461.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000128 512 360 500 136704 6.21514 3.41549 59.4526 104.722 173.96 174.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 6.4e-05 4096 80 8550 280704 81.6156 61.8513 14199.2 1846.08 16189 16189.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 6.4e-05 1024 180 650 268800 25.1605 13.5107 181.542 418.796 639.176 639.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000128 4096 270 2400 134592 23.0237 28.3523 1048.5 838.529 1938.49 1938.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 400 0.000128 1024 130 750 24576 25.7148 6.79526 19.9172 206.428 259.037 259.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1970 3.2e-05 4096 470 2200 555264 206.63 125.682 4826.4 3724.17 8883.16 8883.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000256 4096 480 4950 59904 11.4704 13.9366 934.716 419.075 1379.27 1379.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000256 512 320 700 53760 3.60413 1.68653 20.4928 64.0962 90.0355 90.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 0.000128 1024 50 700 153888 6.87398 82.3102 209.779 299.005 299.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.000128 1024 230 1500 86016 18.8483 6.79526 138.073 206.432 370.333 370.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000128 512 360 500 135168 6.21469 3.40272 37.6292 104.325 151.721 151.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 6.4e-05 4096 80 8550 280320 81.5448 61.7739 8807.98 1848.13 10799.6 10799.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 6.4e-05 1024 180 650 267264 25.1244 13.5109 147.43 417.541 603.776 603.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000128 4096 270 2400 134496 23.0773 28.4151 854.846 838.204 1744.62 1744.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 400 0.000128 1024 130 750 23040 25.7038 6.78912 15.5019 204.301 252.484 252.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1970 3.2e-05 4096 470 2200 555264 207.096 125.86 5642.83 3721.81 9697.87 9698.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000256 4096 480 4950 59616 11.4857 13.9418 760.63 418.033 1204.17 1204.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000256 512 320 700 52992 3.58819 1.67338 16.7926 62.4904 84.7031 84.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 0.000128 1024 50 700 153792 6.89725 67.2234 209.765 283.93 283.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.000128 1024 230 1500 82944 18.9514 6.78464 109.093 204.297 339.316 339.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000128 512 360 500 133632 6.23578 3.41197 30.6595 103.77 144.239 144.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 6.4e-05 4096 80 8550 280512 81.7658 61.8302 7219.64 1846.38 9209.84 9210.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 6.4e-05 1024 180 650 267264 25.0082 13.4622 125.585 416.503 580.724 580.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000128 4096 270 2400 134400 23.0359 28.3546 728.624 837.305 1617.4 1617.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 400 0.000128 1024 130 750 24576 25.788 6.79734 14.5442 206.387 253.705 253.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1970 3.2e-05 4096 470 2200 554496 206.822 125.658 5226.46 3717.73 9276.94 9277.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000256 4096 480 4950 59520 11.4581 13.9182 648.79 421.453 1095.69 1095.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000256 512 320 700 52224 3.68682 1.68346 13.8471 62.9501 82.3213 82.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 0.000128 1024 50 700 153792 6.85056 57.557 209.602 274.055 274.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.000128 1024 230 1500 86016 18.8886 7.14342 97.016 206.396 329.637 329.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000128 512 360 500 132096 6.24694 3.39766 26.227 103.277 139.307 139.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 6.4e-05 4096 80 8550 279552 81.6532 61.8312 6134.43 1847.75 8125.89 8126.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 6.4e-05 1024 180 650 269696 25.1989 13.5332 270.599 418.789 728.287 728.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000128 4096 270 2400 134624 23.1443 28.4112 1549.46 838.586 2439.68 2439.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 400 0.000128 1024 130 750 26880 26.0074 6.84851 32.0181 209.502 274.56 274.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 3.2e-05 4096 470 2200 555520 207.701 125.918 7170.06 3726.64 11230.6 11230.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000256 4096 480 4950 60032 11.5425 13.9778 1376.11 419.522 1821.23 1821.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000256 512 320 700 54656 3.66698 1.71274 30.0224 64.9234 100.481 100.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 0.000128 1024 50 700 153944 6.85056 122.917 212.169 341.981 342.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.000128 1024 230 1500 87808 19.0687 6.8424 209.912 209.492 445.505 445.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000128 512 360 500 137088 6.21629 3.41898 55.0038 104.832 169.632 169.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 6.4e-05 4096 80 8550 280672 81.8108 61.8691 13042.2 1859.68 15045.8 15046.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 6.4e-05 1024 180 650 268800 25.212 13.5876 171.607 418.447 629.021 629.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000128 4096 270 2400 134624 23.0691 28.4057 983.221 838.055 1872.83 1872.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 400 0.000128 1024 130 750 25088 25.837 6.8137 19.4516 206.963 259.245 259.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 3.2e-05 4096 470 2200 555520 207.082 125.809 4570.01 3721.48 8624.65 8624.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000256 4096 480 4950 59808 11.4995 13.9489 876.479 418.804 1320.81 1320.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000256 512 320 700 53760 3.62947 1.6921 19.6437 63.2118 88.3364 88.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 0.000128 1024 50 700 153888 6.85414 77.6092 209.61 294.119 294.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.000128 1024 230 1500 86016 18.9504 6.81683 130.446 206.961 363.356 363.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000128 512 360 500 136192 6.25219 3.41478 36.3525 104.769 150.947 151.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 6.4e-05 4096 80 8550 280448 81.6965 61.8707 8288.76 1846.7 10279.2 10279.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 6.4e-05 1024 180 650 268800 25.2717 13.5428 140.056 418.881 597.916 598.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000128 4096 270 2400 134400 23.1363 28.4262 812.013 837.879 1701.53 1701.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 400 0.000128 1024 130 750 26880 26.0248 6.84214 17.1088 209.615 259.772 259.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1970 3.2e-05 4096 470 2200 553728 208.051 125.975 3745.39 3724.79 7804.47 7804.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000256 4096 480 4950 59808 11.5428 13.9694 719.824 419.531 1164.94 1165.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000256 512 320 700 53760 3.70912 1.71178 16.0622 64.0252 85.6617 85.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 0.000128 1024 50 700 153720 6.85523 63.5296 209.647 280.076 280.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.000128 1024 230 1500 86016 19.3443 6.83808 107.443 209.623 343.432 343.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000128 512 360 500 137088 6.22381 3.41744 29.6681 104.892 144.354 144.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 6.4e-05 4096 80 8550 280224 81.96 61.8498 6795.35 1845.32 8784.7 8784.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 6.4e-05 1024 180 650 268800 25.1553 13.5129 127.209 418.534 584.578 584.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000128 4096 270 2400 134400 23.0064 28.3583 729.169 837.314 1617.92 1617.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 400 0.000128 1024 130 750 21504 25.4898 6.75424 13.2669 202.273 247.968 248.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1970 3.2e-05 4096 470 2200 553728 207.058 125.78 4888.59 3740.98 8962.68 8962.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000256 4096 480 4950 59136 11.4729 13.9004 644.698 416.934 1087.08 1087.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000256 512 320 700 50176 3.63942 1.65354 13.4832 62.0055 80.9356 81.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 0.000128 1024 50 700 153664 6.85277 57.442 209.428 273.764 273.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.000128 1024 230 1500 78848 19.0798 6.77069 88.9771 202.277 317.289 317.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000128 512 360 500 132608 6.26886 3.39354 26.1355 103.621 139.571 139.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 6.4e-05 4096 80 8550 279552 81.8201 61.8841 6120.82 1847.62 8112.35 8112.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 6.4e-05 1024 180 650 270336 25.0991 14.2357 265.775 419.44 724.712 724.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000128 4096 270 2400 134656 23.0664 28.3607 1536.19 838.722 2426.42 2426.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 400 0.000128 1024 130 750 26624 25.9236 6.83418 31.1723 209.152 273.262 273.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 3.2e-05 4096 470 2200 555520 207.06 125.772 7089.1 3725.77 11148 11148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000256 4096 480 4950 59904 11.4748 13.9373 1350.71 418.912 1795.12 1795.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000256 512 320 700 54272 3.65571 1.70189 29.7645 63.7069 98.9834 99.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 0.000128 1024 50 700 153920 6.85456 119.657 209.778 336.332 336.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.000128 1024 230 1500 88064 18.965 6.82803 205.692 209.149 440.821 440.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000128 512 360 500 136192 6.2175 3.41197 55.3691 104.652 169.811 169.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 6.4e-05 4096 80 8550 280576 81.7905 61.8317 12724.6 1847.82 14716.3 14716.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 6.4e-05 1024 180 650 268288 25.1664 13.4981 171.438 417.857 628.128 628.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000128 4096 270 2400 134400 23.0381 28.3494 997.465 837.105 1886.04 1886.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 400 0.000128 1024 130 750 24576 26.1576 6.83165 19.4128 209.083 261.666 261.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 3.2e-05 4096 470 2200 555008 207.44 125.905 4610.08 3725.87 8669.57 8669.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000256 4096 480 4950 59648 11.4863 13.942 876.398 418.267 1320.17 1320.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000256 512 320 700 53248 3.69786 1.70189 19.2728 63.6682 88.497 88.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 0.000128 1024 50 700 153856 6.85491 77.6679 209.633 294.199 294.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.000128 1024 230 1500 86016 19.2299 6.90691 130.554 209.086 365.969 366.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000128 512 360 500 135168 6.27334 3.41194 35.779 104.623 150.244 150.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 6.4e-05 4096 80 8550 280576 81.6401 61.8131 8246.94 1847.2 10237.8 10238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 6.4e-05 1024 180 650 267264 24.998 13.5908 146.182 416.902 601.837 601.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000128 4096 270 2400 134400 23.0373 28.3648 845.651 838.096 1735.23 1735.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 400 0.000128 1024 130 750 24576 25.7807 6.79882 16.8422 206.585 256.191 256.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 3.2e-05 4096 470 2200 554496 206.815 125.656 3906.16 3721.56 7960.47 7960.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000256 4096 480 4950 59520 11.4751 13.9121 736 417.587 1179.06 1179.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000256 512 320 700 52224 3.67629 1.68381 15.7735 62.9925 84.2834 84.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 0.000128 1024 50 700 153792 6.8608 65.8308 209.803 282.538 282.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.000128 1024 230 1500 86016 18.8731 6.79504 110.362 206.594 342.81 342.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000128 512 360 500 132096 6.23664 3.3993 30.0612 103.375 143.231 143.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 6.4e-05 4096 80 8550 279552 81.7032 61.825 6877.43 1849.45 8870.64 8870.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 6.4e-05 1024 180 650 266240 25.1977 13.5057 128.493 417.972 585.331 585.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000128 4096 270 2400 134144 23.0687 28.3529 752.409 836.281 1640.19 1640.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 400 0.000128 1024 130 750 24576 26.1791 6.82986 15.4875 209.221 257.901 258.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1970 3.2e-05 4096 470 2200 555008 207.341 125.918 3498.65 3746.19 7578.36 7578.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000256 4096 480 4950 59392 11.4979 13.937 654.647 418.96 1099.12 1099.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000256 512 320 700 53248 3.70771 1.7081 14.585 64.9799 85.1438 85.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 0.000128 1024 50 700 153600 6.85466 58.1435 209.426 274.467 274.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.000128 1024 230 1500 81920 19.7027 6.8305 93.54 209.218 329.478 329.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000128 512 360 500 135168 6.28931 3.41606 27.0383 104.693 141.594 141.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 6.4e-05 4096 80 8550 279552 81.6388 61.7202 6023.17 1842.95 8009.69 8009.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 6.4e-05 1024 180 650 269568 25.2672 13.5517 270.815 418.8 728.596 728.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000128 4096 270 2400 134496 23.0918 28.4037 1578.91 837.457 2467.94 2468.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 0.000128 1024 130 750 25344 25.9031 6.83306 30.2243 207.202 270.345 270.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 3.2e-05 4096 470 2200 555264 207.695 125.944 7288.34 3720.16 11342.4 11342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000256 4096 480 4950 60048 11.5518 13.9735 1411.49 418.996 1856.09 1856.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000256 512 320 700 54144 3.63171 1.6961 30.5175 63.2973 99.3019 99.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 0.000128 1024 50 700 153864 6.85283 121.866 209.478 338.239 338.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.000128 1024 230 1500 85248 19.1031 6.82502 203.309 207.198 436.624 436.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000128 512 360 500 135936 6.23171 3.41603 56.0439 104.45 170.297 170.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 6.4e-05 4096 80 8550 280512 81.8182 61.8439 13345.5 1845.01 15334.4 15334.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 6.4e-05 1024 180 650 267264 25.1307 13.549 191.135 417.384 647.366 647.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000128 4096 270 2400 134496 23.0746 28.3861 1121.81 837.908 2011.25 2011.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 0.000128 1024 130 750 23040 25.7058 6.78707 20.1086 204.224 257.007 257.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 3.2e-05 4096 470 2200 555264 207.101 125.864 5176.14 3720.49 9229.88 9230.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000256 4096 480 4950 59616 11.4761 13.9375 1001.12 417.865 1444.47 1444.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000256 512 320 700 52992 3.59549 1.67213 21.7253 62.4714 89.6256 89.7669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 0.000128 1024 50 700 153792 6.85107 87.306 209.491 303.691 303.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.000128 1024 230 1500 82944 18.9461 6.7897 141.51 204.223 371.657 371.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000128 512 360 500 133632 6.23581 3.40685 39.6342 103.736 153.171 153.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 6.4e-05 4096 80 8550 280512 81.7312 61.8291 9476.84 1845.69 11466.3 11466.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 6.4e-05 1024 180 650 266112 25.2987 13.5227 157.402 417.549 613.942 614.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000128 4096 270 2400 134352 23.1006 28.4044 924.7 837.657 1813.94 1814.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 400 0.000128 1024 130 750 20736 26.0741 6.79318 16.0357 204.349 253.44 253.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 3.2e-05 4096 470 2200 554688 207.657 125.926 4266.04 3718.76 8318.67 8318.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000256 4096 480 4950 59616 11.5179 13.958 825.468 418.313 1269.33 1269.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000256 512 320 700 51840 3.64256 1.67651 17.6082 62.5623 85.6473 85.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 0.000128 1024 50 700 153576 6.85354 72.3286 209.33 288.557 288.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.000128 1024 230 1500 82944 19.0199 6.78912 118.1 204.349 348.454 348.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000128 512 360 500 134784 6.30922 3.41606 33.2187 104.574 147.674 147.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 6.4e-05 4096 80 8550 279936 82.2177 61.9221 7801.8 1846.75 9792.91 9793.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 6.4e-05 1024 180 650 262656 25.1323 13.484 148.957 414.842 602.581 602.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000128 4096 270 2400 133632 23.0115 28.3487 868.426 836.301 1756.16 1756.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 400 0.000128 1024 130 750 18432 25.3153 6.95101 13.8993 198.406 244.756 244.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 3.2e-05 4096 470 2200 555264 206.993 125.799 4020.53 3741.96 8095.55 8095.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000256 4096 480 4950 59328 11.4737 13.9386 771.723 418.997 1216.21 1216.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000256 512 320 700 50688 3.51757 1.62557 16.1019 62.1667 83.571 83.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 0.000128 1024 50 700 153504 6.85222 68.0222 209.474 284.391 284.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.000128 1024 230 1500 73728 19.0992 6.71786 99.0688 198.406 323.477 323.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000128 512 360 500 129024 6.26048 3.38342 30.093 102.379 142.274 142.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 6.4e-05 4096 80 8550 279936 81.9606 61.9557 7322.38 1851.93 9318.43 9318.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 6.4e-05 1024 180 650 264960 25.3759 13.5306 137.371 418.111 594.549 594.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000128 4096 270 2400 133920 23.157 28.416 796.339 836.849 1684.84 1684.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 400 0.000128 1024 130 750 11520 26.6322 6.75398 9.48579 201.632 244.691 244.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1970 3.2e-05 4096 470 2200 552960 207.245 125.607 3666.65 3715.05 7714.83 7715.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000256 4096 480 4950 59760 11.5496 13.9735 714.93 419.469 1160 1160.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000256 512 320 700 51840 3.57056 1.65274 15.7606 62.0188 83.1602 83.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 0.000128 1024 50 700 153360 6.85616 62.77 209.426 279.096 279.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.000128 1024 230 1500 80640 18.8319 6.75021 100.233 201.634 327.64 327.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000128 512 360 500 132480 6.40339 3.4183 28.6571 104.775 143.407 143.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 6.4e-05 4096 80 8550 279360 82.0109 61.8222 6715.8 1847.07 8706.93 8707.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 6.4e-05 1024 180 650 270080 25.1398 13.5352 263.277 419.457 721.574 721.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000128 4096 270 2400 134560 23.0771 28.3997 1531.2 839.098 2421.85 2421.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 0.000128 1024 130 750 25600 26.1523 6.84448 29.8725 209.855 272.907 273.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 3.2e-05 4096 470 2200 555520 207.084 125.81 7057 3730.12 11120.3 11120.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000256 4096 480 4950 59840 11.491 13.9505 1366.76 418.817 1811.09 1811.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000256 512 320 700 53760 3.60656 1.68762 29.6044 63.0901 98.1444 98.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 0.000128 1024 50 700 153920 6.85008 120.263 211.89 339.046 339.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.000128 1024 230 1500 87040 19.1921 6.85254 203.903 209.846 439.974 440.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000128 512 360 500 136960 6.23414 3.41606 55.5661 105.01 170.382 170.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 6.4e-05 4096 80 8550 280640 81.8106 61.8252 12912.8 1865.08 14921.8 14922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 6.4e-05 1024 180 650 268800 25.1495 13.525 181.833 419.229 639.906 640.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000128 4096 270 2400 134080 23.0359 28.3514 1045.21 836.806 1933.48 1933.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 0.000128 1024 130 750 20480 26.2063 6.80333 17.1427 206.353 256.688 256.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 3.2e-05 4096 470 2200 555520 206.639 125.78 4825.71 3723.13 8881.53 8881.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000256 4096 480 4950 59520 11.467 13.9301 927.889 421.598 1374.96 1375.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000256 512 320 700 53760 3.61184 1.68298 20.268 63.0008 88.7235 88.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 0.000128 1024 50 700 153760 6.85078 81.6353 209.521 298.051 298.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.000128 1024 230 1500 81920 19.2636 6.80141 131.523 206.346 364.126 364.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000128 512 360 500 133120 6.18096 3.39747 37.0256 103.255 150.014 150.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 6.4e-05 4096 80 8550 280320 81.6767 61.8396 8803.5 1848.7 10795.9 10796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 6.4e-05 1024 180 650 268800 25.0184 13.5107 153.891 417.908 610.492 610.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000128 4096 270 2400 134400 23.0828 28.4017 896.833 838.655 1787.05 1787.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 0.000128 1024 130 750 23040 26.0176 6.81024 17.1668 206.597 256.778 256.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 3.2e-05 4096 470 2200 554880 207.171 125.958 4159.08 3723.06 8215.54 8215.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000256 4096 480 4950 59520 11.4996 13.9591 803.058 418.746 1247.34 1247.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000256 512 320 700 53760 3.62765 1.68803 17.525 63.1267 86.1223 86.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 0.000128 1024 50 700 153600 6.85469 69.5992 209.561 286.057 286.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.000128 1024 230 1500 84480 19.0411 7.92701 115.938 206.597 349.683 349.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000128 512 360 500 134400 6.15069 3.4025 32.2883 103.566 145.567 145.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 6.4e-05 4096 80 8550 280320 81.7971 61.8629 7651.11 1847.45 9642.45 9642.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 6.4e-05 1024 180 650 261120 25.1412 13.3412 138.175 412.553 589.373 589.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000128 4096 270 2400 133760 23.0486 28.3558 818.336 835.906 1705.72 1705.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 400 0.000128 1024 130 750 20480 26.2525 6.79731 14.5143 206.556 254.309 254.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 3.2e-05 4096 470 2200 555520 207.072 125.852 3797.57 3724.64 7855.42 7855.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000256 4096 480 4950 58880 11.4627 13.9162 723.41 417.176 1166.04 1166.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000256 512 320 700 51200 3.72394 1.69165 15.656 63.0266 84.2536 84.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 0.000128 1024 50 700 153600 6.9537 64.3116 209.509 280.819 280.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.000128 1024 230 1500 81920 19.321 6.79827 104.336 206.558 337.204 337.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000128 512 360 500 133120 6.19795 3.39702 29.618 103.36 142.73 142.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 6.4e-05 4096 80 8550 279040 81.6898 61.7427 6894.74 1843.56 8881.94 8882.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 6.4e-05 1024 180 650 262400 25.0236 13.3908 133.329 412.664 584.573 584.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000128 4096 270 2400 133600 23.0502 28.3753 786.173 834.619 1672.29 1672.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 400 0.000128 1024 130 750 12800 27.2853 6.81453 10.2566 206.654 251.2 251.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 3.2e-05 4096 470 2200 553600 208.163 126.228 3649.63 3732.54 7716.83 7717.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000256 4096 480 4950 59200 11.491 13.9505 705.238 418.469 1149.22 1149.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000256 512 320 700 51200 3.73469 1.692 15.1953 63.1989 83.9781 84.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 0.000128 1024 50 700 153600 6.85312 61.9704 209.612 278.482 278.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.000128 1024 230 1500 76800 19.885 6.81299 94.604 206.655 328.152 328.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000128 512 360 500 134400 6.16115 3.40339 29.0337 103.41 142.167 142.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 6.4e-05 4096 80 8550 280000 81.9855 61.9153 6693.64 1849.47 8687.23 8687.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 6.4e-05 1024 180 660 264704 25.4121 13.5107 209.077 419.098 667.27 667.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.000128 4096 270 2400 134528 23.0175 28.3539 1241.76 838.115 2131.32 2131.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 400 0.000128 1024 130 780 26624 25.8668 6.82394 25.0757 208.956 266.908 267.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1970 3.2e-05 4096 470 2220 554496 207.988 126.046 6824.14 3734.84 10893.3 10893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000256 4096 480 4980 60160 11.493 13.9489 1108.01 419.3 1552.83 1552.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000256 512 320 720 53248 3.68803 1.70246 23.6343 64.3707 93.5551 93.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 0.000128 1024 50 660 154080 6.85466 90.3401 209.627 306.865 306.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.000128 1024 230 1500 88064 18.941 6.82477 163.5 208.954 398.407 398.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000128 512 360 480 135680 6.27853 3.41104 41.8056 104.9 156.551 156.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 6.4e-05 4096 80 8520 280576 81.7479 61.7725 10404.9 1847.75 12396.4 12396.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 6.4e-05 1024 180 660 264192 25.4995 13.5626 166.524 418.975 624.727 624.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 0.000128 4096 270 2400 134528 23.1544 28.3557 2093.98 837.906 2983.48 2983.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 400 0.000128 1024 130 780 26624 25.91 6.83046 17.0775 208.917 258.922 259.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1970 3.2e-05 4096 470 2220 553984 208.765 126.096 5280.17 3733.35 9348.65 9348.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000256 4096 480 4980 60032 11.4811 13.9349 718.844 418.459 1162.79 1162.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 0.000256 512 320 720 53248 3.69792 1.70192 15.6046 63.8265 84.9879 85.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 0.000128 1024 50 660 154048 6.85565 59.0152 209.547 275.461 275.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.000128 1024 230 1500 88064 18.9673 6.83203 107.521 208.917 342.423 342.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000128 512 360 480 135168 6.2689 3.41014 27.6031 107.616 145.057 145.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 6.4e-05 4096 80 8520 280320 81.9028 61.8127 6760.44 1847.32 8751.7 8751.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 6.4e-05 1024 180 660 264192 25.4086 13.5071 144.173 418.442 601.701 601.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 0.000128 4096 270 2400 134400 23.085 28.3327 2074.43 837.818 2963.74 2963.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 0.000128 1024 130 780 24576 25.743 6.79328 16.7849 206.263 255.771 255.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1970 3.2e-05 4096 470 2220 553728 208.897 126.022 10275.7 3748.36 14359.3 14359.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000256 4096 480 4980 59904 11.4766 13.9339 582.638 418.79 1026.91 1026.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1060 0.000256 512 320 720 52224 3.6679 1.68346 12.7507 64.3254 82.5887 82.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 0.000128 1024 50 660 153984 6.86003 48.468 209.558 264.929 264.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.000128 1024 230 1500 86016 18.8432 6.79936 86.9124 206.261 319.014 319.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000128 512 360 480 133632 6.29232 3.40579 22.783 104.239 136.878 137.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 820 6.4e-05 4096 80 8520 280320 81.5296 61.7726 5488.92 1846.61 7479.04 7479.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 6.4e-05 1024 180 660 262144 25.4977 13.5117 129.926 417.852 586.952 587.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000128 4096 270 2400 134144 23.1567 28.334 2165.3 837.082 3053.95 3054.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 0.000128 1024 130 780 24576 26.1511 6.83213 16.4192 209.073 258.656 258.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1970 3.2e-05 4096 470 2220 553984 209.505 126.122 10271.8 3731.32 14339 14339.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 0.000256 4096 480 4980 59904 11.4773 13.9244 508.159 418.324 951.956 952.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1060 0.000256 512 320 720 53248 3.70246 1.70598 11.3789 63.8905 80.8317 80.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 0.000128 1024 50 660 153984 6.85606 41.7442 209.629 258.272 258.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.000128 1024 230 1500 86016 19.2279 6.84832 74.8325 209.081 310.169 310.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000128 512 360 480 135168 6.27891 3.41424 19.9138 104.619 134.382 134.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 820 6.4e-05 4096 80 8520 280064 81.9953 61.8658 4776.98 1850.03 6771.08 6771.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 6.4e-05 1024 180 660 264960 25.5166 13.5412 292.961 419.363 751.551 751.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000128 4096 270 2400 134560 23.1506 28.4099 1685.06 838.5 2575.2 2575.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 400 0.000128 1024 130 780 26880 26.0535 6.8567 35.5868 209.77 278.449 278.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1970 3.2e-05 4096 470 2220 554560 208.837 126.332 8918.24 3736.02 12989.7 12990
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000256 4096 480 4980 60160 11.5557 13.9762 1505.69 428.928 1960.23 1960.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000256 512 320 720 53760 3.70141 1.71008 32.2393 64.1055 101.914 102.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 0.000128 1024 50 660 154080 6.84918 125.904 209.767 342.565 342.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.000128 1024 230 1500 88320 19.0842 6.84758 229.601 209.774 465.495 465.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000128 512 360 480 135680 6.30189 3.42051 56.9396 104.969 171.784 171.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 6.4e-05 4096 80 8520 280480 82.0493 61.8507 14162.9 1847.91 16154.9 16155.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 6.4e-05 1024 180 660 264960 25.4596 13.5303 181.891 419 640.048 640.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000128 4096 270 2400 134560 23.0775 28.3922 1050.03 837.974 1939.55 1939.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 400 0.000128 1024 130 780 25600 26.1511 6.84074 21.1756 209.616 263.969 264.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1970 3.2e-05 4096 470 2220 554240 207.97 126.164 6405.38 3728.65 10468.5 10468.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000256 4096 480 4980 60000 11.4886 13.9572 938.904 418.36 1382.78 1382.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000256 512 320 720 52480 3.65466 1.68611 20.4847 63.1141 89.0974 89.2269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 0.000128 1024 50 660 154000 6.85174 77.6151 209.5 294.012 294.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.000128 1024 230 1500 87040 19.1887 6.84147 139.159 209.621 375.001 375.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000128 512 360 480 135680 6.28906 3.42013 36.6608 104.887 151.411 151.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 6.4e-05 4096 80 8520 280320 81.6889 61.8703 8801.73 1847.31 10792.8 10793.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 6.4e-05 1024 180 660 263040 25.4625 13.5249 147.722 417.74 604.613 604.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.000128 4096 270 2400 134400 23.1337 28.4078 857.252 838.034 1746.9 1746.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 400 0.000128 1024 130 780 23040 26.049 6.8081 15.8768 206.441 255.356 255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1970 3.2e-05 4096 470 2220 552960 209.167 126.265 6470.39 3731.99 10538.1 10538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000256 4096 480 4980 60000 11.546 13.9796 769.153 419.418 1214.17 1214.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000256 512 320 720 51840 3.69632 1.6896 16.5554 64.3696 86.4636 86.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 0.000128 1024 50 660 153960 6.85238 63.6436 209.707 280.245 280.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.000128 1024 230 1500 84480 19.059 6.81411 111.049 206.437 343.54 343.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000128 512 360 480 134400 6.3184 3.41811 29.9612 104.591 144.444 144.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 6.4e-05 4096 80 8520 279840 82.0618 61.9328 7199.14 1850.86 9194.2 9194.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 6.4e-05 1024 180 660 263680 25.4768 13.5085 125.804 419.604 584.557 584.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.000128 4096 270 2400 134080 23.0318 28.3516 725.202 837.57 1614.23 1614.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 400 0.000128 1024 130 780 20480 26.2133 6.80141 12.4567 206.544 252.203 252.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1970 3.2e-05 4096 470 2220 554240 207.761 126.071 6015.65 3733.53 10083.3 10083.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000256 4096 480 4980 59840 11.4586 13.928 649.289 418.424 1093.18 1093.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000256 512 320 720 51200 3.70621 1.68298 13.9558 64.2828 83.7843 83.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 0.000128 1024 50 660 153920 6.8505 54.0342 209.759 270.686 270.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.000128 1024 230 1500 81920 19.2607 6.80534 92.0174 206.545 324.814 324.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000128 512 360 480 133120 6.18701 3.39558 25.5502 103.352 138.644 138.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 6.4e-05 4096 80 8520 280320 81.7053 61.8836 6111.3 1852.65 8107.76 8107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 6.4e-05 1024 180 660 264192 25.4358 13.5279 268.098 418.378 725.604 725.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000128 4096 270 2400 134592 23.0708 28.4063 1547.45 838.082 2437.09 2437.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 400 0.000128 1024 130 780 26112 25.8842 6.82205 31.5778 208.263 272.732 272.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1970 3.2e-05 4096 470 2220 554112 208.401 126.209 7174.51 3730.55 11239.9 11240.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000256 4096 480 4980 60096 11.5075 13.9588 1381.77 418.984 1826.29 1826.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000256 512 320 720 52992 3.68397 1.69574 29.4632 63.6892 98.6849 98.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 0.000128 1024 50 660 154080 6.85142 115.95 209.617 332.462 332.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.000128 1024 230 1500 87552 18.9342 6.83616 209.304 208.261 443.519 443.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000128 512 360 480 135168 6.28422 3.4127 52.2135 104.722 166.787 166.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 6.4e-05 4096 80 8520 280512 81.6587 61.838 13026.4 1847.22 15017.3 15017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 6.4e-05 1024 180 660 264192 25.3976 13.5092 168.908 418.486 626.461 626.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000128 4096 270 2400 134400 23.0138 28.3531 967.975 837.917 1857.33 1857.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 400 0.000128 1024 130 780 24576 25.7132 6.79731 19.2148 206.283 258.192 258.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1970 3.2e-05 4096 470 2220 553728 207.793 126.048 4497.06 3745.88 8577.05 8577.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000256 4096 480 4980 59904 11.4732 13.9325 867.192 418.774 1311.45 1311.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000256 512 320 720 52224 3.66467 1.68755 19.1002 63.1798 87.7854 87.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 0.000128 1024 50 660 153984 6.85638 72.534 209.58 289.012 289.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.000128 1024 230 1500 86016 18.8466 6.8055 129.304 206.285 361.427 361.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000128 512 360 480 133632 6.28083 3.40509 34.4018 104.252 148.49 148.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 6.4e-05 4096 80 8520 280320 81.5251 61.7807 8160.04 1846.81 10150.4 10150.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 6.4e-05 1024 180 660 262656 25.4497 13.5043 137.299 417.87 594.282 594.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000128 4096 270 2400 134496 23.0769 28.4025 800.3 838.857 1690.71 1690.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 400 0.000128 1024 130 780 23040 25.6885 6.79091 15.0824 204.462 252.205 252.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1970 3.2e-05 4096 470 2220 552960 209.139 126.358 5122.75 3737.24 9195.76 9196.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000256 4096 480 4980 59616 11.4729 13.9387 712.505 418.348 1156.34 1156.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000256 512 320 720 50688 3.6801 1.67101 15.349 62.6662 83.5237 83.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 0.000128 1024 50 660 153936 6.85466 59.4063 209.76 276.063 276.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.000128 1024 230 1500 82944 18.9575 6.78733 102.605 204.459 332.99 333.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000128 512 360 480 133632 6.23923 3.41011 28.0458 104.238 142.089 142.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 6.4e-05 4096 80 8520 279936 82.0277 61.9132 6718.73 1851.06 8713.93 8714.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 6.4e-05 1024 180 660 261120 25.442 13.4617 122.396 416.806 578.269 578.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000128 4096 270 2400 134016 23.0404 28.3623 718.99 837.897 1608.37 1608.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 400 0.000128 1024 130 780 24576 25.7901 6.80336 14.7652 206.54 254.083 254.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1970 3.2e-05 4096 470 2220 552960 208.024 125.983 4818.73 3745.45 8898.46 8898.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000256 4096 480 4980 59520 11.4646 13.9099 642.113 417.628 1085.19 1085.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000256 512 320 720 52224 3.6816 1.68669 13.8911 63.1198 82.5344 82.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 0.000128 1024 50 660 153792 6.85392 53.318 209.578 269.79 269.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.000128 1024 230 1500 86016 18.8881 6.80144 95.5871 206.534 327.996 328.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000128 512 360 480 132096 6.23638 3.39642 24.9734 103.348 138.113 138.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 6.4e-05 4096 80 8520 279552 81.7879 61.8197 6056.52 1849.01 8049.35 8049.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 6.4e-05 1024 180 660 261120 25.5612 13.5852 105.975 417.948 563.232 563.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.000128 4096 270 2400 134400 23.0748 28.4016 624.182 838.78 1514.52 1514.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 400 0.000128 1024 130 780 23040 26.0235 6.8056 12.4148 206.631 252.058 252.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1970 3.2e-05 4096 470 2220 552960 208.81 126.249 5189.39 3750.01 9274.74 9275.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000256 4096 480 4980 59520 11.4892 13.9555 556.85 419.038 1001.41 1001.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000256 512 320 720 49920 3.77178 1.6896 11.7373 63.2784 80.6307 80.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 0.000128 1024 50 660 153840 6.85258 46.4123 209.732 263.042 263.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.000128 1024 230 1500 84480 19.0398 6.82432 81.5906 206.626 314.266 314.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000128 512 360 480 130560 6.3151 3.39936 21.0889 103.398 134.358 134.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 6.4e-05 4096 80 8520 279360 82.2151 61.9913 5251.03 1852.81 7248.26 7248.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 6.4e-05 1024 180 660 264320 25.5016 13.5335 255.322 418.301 712.824 712.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000128 4096 270 2400 134512 23.1478 28.3996 1482.57 837.588 2371.78 2371.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 400 0.000128 1024 130 780 26880 25.9948 6.84371 31.4616 209.256 273.741 273.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 3.2e-05 4096 470 2220 554176 208.627 126.259 6863.45 3742.04 10940.6 10940.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000256 4096 480 4980 60144 11.5528 13.9726 1323.41 419.031 1768.04 1768.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000256 512 320 720 52864 3.72899 1.70973 28.6603 63.9833 98.2402 98.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 0.000128 1024 50 660 154056 6.85261 109.766 209.563 326.222 326.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.000128 1024 230 1500 87808 19.0832 6.84042 198.935 209.253 434.295 434.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000128 512 360 480 135296 6.30496 3.41427 51.3954 104.706 165.978 166.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 6.4e-05 4096 80 8520 280448 82.0408 61.8557 12450.6 1845.89 14440.5 14440.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 6.4e-05 1024 180 660 263424 25.4871 13.701 162.388 418.536 620.286 620.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000128 4096 270 2400 134400 23.0843 28.4074 942.213 838.341 1832.12 1832.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 400 0.000128 1024 130 780 25088 25.8353 6.81123 19.3724 207.004 259.205 259.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1970 3.2e-05 4096 470 2220 553728 208.519 126.235 4365.6 3731.15 8431.79 8432.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000256 4096 480 4980 60032 11.4945 13.957 839.924 418.884 1284.34 1284.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000256 512 320 720 51968 3.7023 1.69165 18.3708 63.3677 87.2874 87.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 0.000128 1024 50 660 154000 6.85261 69.4903 209.633 286.018 286.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.000128 1024 230 1500 86016 18.9487 6.81779 124.284 207.001 357.239 357.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000128 512 360 480 134400 6.32723 3.41341 32.9183 104.79 147.6 147.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 6.4e-05 4096 80 8520 280448 81.6932 61.8289 7897.91 1849.1 9890.77 9890.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 6.4e-05 1024 180 660 263424 25.5671 13.5455 136.794 418.545 594.618 594.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000128 4096 270 2400 134064 23.126 28.4075 795.133 837.193 1683.94 1684.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 400 0.000128 1024 130 780 26880 26.0204 6.83834 17.3907 209.449 259.885 260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1970 3.2e-05 4096 470 2220 552384 209.131 126.272 3683.47 3729.29 7748.42 7748.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000256 4096 480 4980 59808 11.5487 13.9762 704.182 419.221 1149 1149.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000256 512 320 720 51072 3.80621 1.71123 15.2673 64.071 85.0103 85.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 0.000128 1024 50 660 153888 6.84979 58.874 209.529 275.297 275.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.000128 1024 230 1500 86016 19.3444 6.84141 105.055 209.449 340.879 341.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000128 512 360 480 134400 6.35837 3.4175 27.896 104.816 142.644 142.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 6.4e-05 4096 80 8520 279552 82.1039 61.9324 6631.9 1848.32 8624.47 8624.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 6.4e-05 1024 180 660 261632 25.5915 13.5159 118.95 418.6 576.826 576.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000128 4096 270 2400 133952 23.022 28.3508 697.775 837.46 1586.69 1586.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 400 0.000128 1024 130 780 21504 25.5231 6.75526 12.8455 202.31 247.62 247.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1970 3.2e-05 4096 470 2220 551936 208.694 126.124 3236.02 3731.74 7302.85 7303.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000256 4096 480 4980 59584 11.4492 13.908 619.494 417.064 1061.99 1062.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000256 512 320 720 50176 3.63981 1.65466 13.503 63.242 82.1981 82.3304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 0.000128 1024 50 660 153888 6.85875 51.5633 209.599 268.065 268.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.000128 1024 230 1500 78848 19.0705 6.7527 84.2765 202.313 312.604 312.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000128 512 360 480 132608 6.25168 3.39888 24.2913 103.639 137.736 137.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 6.4e-05 4096 80 8520 279552 81.7372 61.8362 5823.11 1847.91 7814.81 7815.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 6.4e-05 1024 180 660 259840 25.5063 13.4628 105.423 415.08 559.641 559.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000128 4096 270 2400 133840 23.1725 28.4074 622.083 836.576 1510.32 1510.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 400 0.000128 1024 130 780 17920 26.3844 6.79914 10.1213 204.788 248.275 248.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1970 3.2e-05 4096 470 2220 551040 209.736 126.318 4229.32 3727.78 8293.43 8293.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000256 4096 480 4980 59920 11.5528 13.9756 549.064 419.178 993.846 993.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000256 512 320 720 49280 3.76336 1.69302 11.8509 62.942 80.4093 80.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 0.000128 1024 50 660 153720 6.84851 45.4576 209.447 261.797 261.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.000128 1024 230 1500 80640 19.2903 6.79965 77.1033 204.788 308.167 308.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000128 512 360 480 129920 6.27011 3.38934 20.9202 102.478 133.211 133.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 6.4e-05 4096 80 8520 278880 82.3341 61.9079 5133.36 1847.35 7125.16 7125.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 6.4e-05 1024 180 660 264192 25.4681 13.5148 242.147 419.306 700.603 700.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000128 4096 270 2400 134528 23.0554 28.3722 1410.21 837.989 2299.71 2299.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 0.000128 1024 130 780 26624 25.9094 6.83059 29.4723 208.963 271.362 271.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 3.2e-05 4096 470 2220 553984 208.264 126.085 6534.82 3730 10599.4 10599.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000256 4096 480 4980 60032 11.4749 13.9364 1234.86 418.557 1678.91 1678.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000256 512 320 720 53248 3.69552 1.70384 27.5685 63.8342 96.9591 97.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 0.000128 1024 50 660 154048 6.85773 104.249 209.599 320.75 320.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.000128 1024 230 1500 88064 18.9628 6.82733 189.305 208.969 424.251 424.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000128 512 360 480 135168 6.25552 3.40832 49.4228 104.565 163.807 163.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 6.4e-05 4096 80 8520 280320 81.8667 61.8146 11558.4 1861.02 13563.3 13563.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 6.4e-05 1024 180 660 262144 25.4882 13.5025 163.586 418.149 620.898 621.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000128 4096 270 2400 134144 23.0488 28.3567 959.25 837.686 1848.42 1848.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 400 0.000128 1024 130 780 24576 26.14 6.82598 18.7323 209.223 261.103 261.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 3.2e-05 4096 470 2220 553984 208.358 126.115 4483.08 3739.58 8557.4 8557.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000256 4096 480 4980 59904 11.4712 13.9244 842.57 418.568 1286.61 1286.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000256 512 320 720 53248 3.6985 1.70598 18.8606 63.8855 88.3083 88.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 0.000128 1024 50 660 153984 6.8567 70.3488 209.777 287.024 287.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.000128 1024 230 1500 86016 19.2389 6.8319 124.692 209.225 360.175 360.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000128 512 360 480 135168 6.27504 3.40669 33.6992 104.698 148.234 148.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 6.4e-05 4096 80 8520 280064 82.0046 61.8767 7782.48 1851.26 9777.84 9778.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 6.4e-05 1024 180 660 261120 25.4379 13.4922 135.799 416.905 591.797 591.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000128 4096 270 2400 134016 23.038 28.3439 798.938 838.106 1688.5 1688.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 400 0.000128 1024 130 780 24576 25.7852 6.80026 16.2563 206.586 255.614 255.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 3.2e-05 4096 470 2220 552960 207.977 126.003 3714.48 3729.62 7778.35 7778.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000256 4096 480 4980 59520 11.4708 13.9104 694.767 417.587 1137.81 1137.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000256 512 320 720 52224 3.67965 1.68698 15.1654 63.1336 83.8202 83.9536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 0.000128 1024 50 660 153792 6.85075 58.4057 209.629 274.932 274.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.000128 1024 230 1500 86016 18.8683 6.80077 103.704 206.586 336.146 336.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000128 512 360 480 132096 6.24054 3.39872 27.6752 103.385 140.854 140.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 6.4e-05 4096 80 8520 279552 81.7636 61.8135 6428.37 1850.3 8422.45 8422.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 6.4e-05 1024 180 660 262144 25.5089 13.5022 126.57 417.977 583.723 583.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000128 4096 270 2400 133632 23.0562 28.3565 738.312 836.29 1626.09 1626.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 400 0.000128 1024 130 780 24576 26.1752 6.8271 15.4444 209.224 257.851 257.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 3.2e-05 4096 470 2220 552960 209.111 126.306 3440.31 3740.31 7516.32 7516.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000256 4096 480 4980 59904 11.4882 13.9372 639.835 418.902 1084.24 1084.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000256 512 320 720 53248 3.71434 1.708 14.3163 63.9689 83.8615 83.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 0.000128 1024 50 660 153856 6.8567 53.972 209.608 270.479 270.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.000128 1024 230 1500 81920 19.717 6.8327 90.2402 209.228 326.205 326.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000128 512 360 480 135168 6.28893 3.41162 25.842 104.698 140.397 140.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 6.4e-05 4096 80 8520 278528 81.9659 61.8252 5802.01 1851.95 7797.97 7798.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 6.4e-05 1024 180 660 256000 25.4536 13.3402 113.506 412.954 565.421 565.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000128 4096 270 2400 133760 23.0441 28.3525 675.377 836.728 1563.58 1563.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 400 0.000128 1024 130 780 20480 26.254 6.80573 12.5443 206.759 252.547 252.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1970 3.2e-05 4096 470 2220 552960 209.042 126.301 3134.65 3741.77 7212.04 7212.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000256 4096 480 4980 59520 11.466 13.9148 582.431 417.581 1025.47 1025.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000256 512 320 720 51200 3.72778 1.68762 12.9595 54.8428 73.3721 73.5058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 0.000128 1024 50 660 153600 6.85702 49.2585 209.545 265.707 265.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.000128 1024 230 1500 81920 19.3384 6.79568 83.2639 206.755 316.339 316.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000128 512 360 480 133120 6.19824 3.39158 23.8199 103.464 137.028 137.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 6.4e-05 4096 80 8520 279040 81.6261 61.7141 5310.9 1845.37 7299.82 7300.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 6.4e-05 1024 180 640 265728 25.3284 13.5299 204.561 419.44 663.021 663.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.000128 4096 270 2432 134016 23.0373 28.3485 1236.64 838.779 2126.88 2126.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 400 0.000128 1024 130 768 18432 26.8921 6.82803 17.5615 209.127 260.591 260.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1970 3.2e-05 4096 470 2240 553984 208.437 126.135 6742.11 3736.15 10813.1 10813.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000256 4096 480 4992 60032 11.5022 13.9387 1092.89 419.525 1537.93 1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000256 512 320 704 56320 3.57034 1.70144 24.2935 64.267 93.9913 94.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 0.000128 1024 50 704 153952 6.85466 94.6877 209.817 311.402 311.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.000128 1024 230 1472 89088 18.8367 6.82582 162.508 209.12 397.474 397.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000128 512 360 512 134656 6.3241 3.40998 43.8443 104.988 158.721 158.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 6.4e-05 4096 80 8512 281088 81.4495 61.746 10212.8 1846.43 12202.7 12202.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 6.4e-05 1024 180 640 265216 25.4321 13.5124 159.71 419.624 618.446 618.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 0.000128 4096 270 2432 134016 23.1738 28.3487 2090.66 838.803 2981.07 2981.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 400 0.000128 1024 130 768 18432 26.9381 6.82461 11.81 209.166 254.921 255.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1970 3.2e-05 4096 470 2240 553472 209.125 126.178 5180.48 3742.46 9258.53 9258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000256 4096 480 4992 59904 11.4872 13.9387 698.148 418.961 1142.61 1142.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 0.000256 512 320 704 56320 3.58 1.70557 15.9287 63.9577 85.3277 85.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 0.000128 1024 50 704 153920 6.8512 60.8743 209.817 277.588 277.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.000128 1024 230 1472 88064 18.9751 6.82394 103.504 209.161 338.653 338.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000128 512 360 512 134144 6.32298 3.40803 28.2556 104.662 142.806 142.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 6.4e-05 4096 80 8512 280832 81.5777 61.7517 6543.09 1846.76 8533.4 8533.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 6.4e-05 1024 180 640 264192 25.4354 13.7359 139.856 418.454 597.653 597.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 0.000128 4096 270 2432 133824 23.0966 28.3403 2078.55 837.834 2967.9 2967.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 0.000128 1024 130 768 15360 26.8306 6.80022 10.908 206.291 251.021 251.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1970 3.2e-05 4096 470 2240 552960 209.435 126.217 10119.6 3733.13 14188.7 14188.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000256 4096 480 4992 59904 11.4627 13.94 575.927 418.735 1020.14 1020.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1060 0.000256 512 320 704 55296 3.54707 1.68509 13.3039 63.2668 81.9581 82.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 0.000128 1024 50 704 153888 6.85744 50.8449 209.62 267.364 267.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.000128 1024 230 1472 86016 18.8541 6.80285 84.4398 206.263 316.561 316.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000128 512 360 512 133632 6.29037 3.40643 23.774 104.244 137.868 138.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 820 6.4e-05 4096 80 8512 280704 81.5362 61.7403 5399.5 1851 7393.99 7394.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 6.4e-05 1024 180 640 264192 25.3857 13.4968 126.631 417.795 583.474 583.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000128 4096 270 2432 133632 23.1608 28.3382 2178.75 836.966 3067.29 3067.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 0.000128 1024 130 768 16384 27.1824 6.82947 10.5059 209.048 253.752 253.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1970 3.2e-05 4096 470 2240 552960 210.021 126.273 10095 3736.27 14167.9 14168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 0.000256 4096 480 4992 59648 11.4631 13.939 498.228 418.272 941.978 942.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1060 0.000256 512 320 704 55296 3.63088 1.70598 11.3636 63.93 80.7943 80.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 0.000128 1024 50 704 153856 6.85392 43.6414 209.614 260.151 260.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 0.000128 1024 230 1472 86016 19.2251 6.82803 73.0052 209.046 308.307 308.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1700 0.000128 512 360 512 133120 6.35603 3.40912 20.4716 104.607 135.001 135.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 820 6.4e-05 4096 80 8512 280576 81.779 61.7718 4685.93 1857.91 6687.59 6687.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 6.4e-05 1024 180 640 265600 25.4546 13.7827 278.172 418.982 736.561 736.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000128 4096 270 2432 134000 23.1543 28.4127 1647.52 837.728 2536.9 2536.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 400 0.000128 1024 130 768 19200 27.0247 6.89514 24.867 209.578 268.55 268.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1970 3.2e-05 4096 470 2240 553920 209.364 126.452 8521.5 3752.35 12609.9 12610.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000256 4096 480 4992 60000 11.5425 13.9733 1457.58 419.048 1902.22 1902.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000256 512 320 704 56320 3.6049 1.71027 32.2011 64.1002 101.774 101.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 0.000128 1024 50 704 153920 6.84922 128.207 209.549 344.65 344.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.000128 1024 230 1472 89600 18.9508 6.85117 221.168 209.58 456.739 456.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000128 512 360 512 134400 6.34877 3.4145 57.8801 104.871 172.669 172.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 6.4e-05 4096 80 8512 280960 81.7734 61.8436 13642.4 1843.64 15629.9 15630.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 6.4e-05 1024 180 640 264960 25.4386 13.7359 170.339 419.413 629.094 629.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000128 4096 270 2432 133920 23.0719 28.3996 1000.97 838.688 1891.21 1891.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 400 0.000128 1024 130 768 17920 27.0651 6.84563 14.9077 209.828 258.827 258.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1970 3.2e-05 4096 470 2240 553600 208.749 126.248 6002.17 3735.08 10072.5 10072.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000256 4096 480 4992 59840 11.4872 13.9442 883.54 418.777 1327.82 1327.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000256 512 320 704 55040 3.56522 1.6855 20.4828 63.2527 89.1427 89.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 0.000128 1024 50 704 153840 6.84784 78.6713 209.693 295.256 295.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.000128 1024 230 1472 89600 18.9019 6.84461 135.944 209.825 371.705 371.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000128 512 360 512 134400 6.34602 3.42426 37.2988 104.995 152.216 152.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 6.4e-05 4096 80 8512 280960 81.616 61.7946 8273.82 1848.09 10265.5 10265.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 6.4e-05 1024 180 640 263040 25.4874 13.5201 139.425 417.743 596.337 596.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000128 4096 270 2432 133680 23.118 28.4154 828.904 838.036 1718.55 1718.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 400 0.000128 1024 130 768 15360 26.9329 6.80755 10.5915 206.441 250.955 251.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1970 3.2e-05 4096 470 2240 552960 209.218 126.245 5480.78 3731.88 9548.41 9548.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000256 4096 480 4992 59760 11.5297 13.9747 733.342 419.416 1178.34 1178.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000256 512 320 704 53760 3.63098 1.68592 16.3169 63.3567 85.1502 85.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 0.000128 1024 50 704 153840 6.85421 64.5981 209.734 281.231 281.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.000128 1024 230 1472 84480 19.0685 6.812 105.3 206.442 337.815 337.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000128 512 360 512 132480 6.38032 3.42208 30.1044 104.584 144.652 144.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 6.4e-05 4096 80 8512 280320 81.9445 61.8467 6854.67 1849.35 8848.04 8848.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 6.4e-05 1024 180 640 263680 25.4786 14.2643 120.357 419.273 579.535 579.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.000128 4096 270 2432 133440 23.038 28.3522 713.233 836.914 1601.61 1601.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 400 0.000128 1024 130 768 15360 26.8364 6.80362 9.33946 206.381 249.543 249.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1970 3.2e-05 4096 470 2240 552960 208.826 126.247 5681.33 3737.2 9753.9 9754.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000256 4096 480 4992 59520 11.4689 13.9298 627.496 418.105 1071.07 1071.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000256 512 320 704 53760 3.61834 1.68374 14.4017 63.2403 83.0958 83.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 0.000128 1024 50 704 153760 6.84256 55.6974 209.566 272.15 272.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.000128 1024 230 1472 87040 18.7854 6.79962 93.5937 206.377 325.741 325.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000128 512 360 512 130560 6.29958 3.40112 25.6114 103.269 138.74 138.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 6.4e-05 4096 80 8512 280960 81.4525 61.7509 5897.45 1845.59 7886.46 7886.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 6.4e-05 1024 180 640 262400 25.4625 13.5064 158.816 417.039 614.989 615.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 0.000128 4096 270 2432 133600 23.169 28.3873 2768.9 838.587 3659.12 3659.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 400 0.000128 1024 130 768 12800 27.2811 6.81574 7.6489 206.573 248.499 248.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1970 3.2e-05 4096 470 2240 552000 210.176 126.489 5446.79 3738.41 9522.15 9522.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000256 4096 480 4992 59200 11.5007 13.9432 571.92 417.759 1015.2 1015.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1060 0.000256 512 320 704 54400 3.61405 1.68979 12.8227 63.2242 81.51 81.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 0.000128 1024 50 704 153600 6.85056 50.927 209.552 267.371 267.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.000128 1024 230 1472 83200 19.2588 6.81757 81.8937 206.574 314.73 314.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000128 512 360 512 131200 6.30874 3.40266 23.6653 103.369 136.901 137.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 6.4e-05 4096 80 8512 280000 81.9773 61.8968 5385.69 1856.75 7386.52 7386.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 6.4e-05 1024 180 640 264960 25.3975 13.5455 256.342 418.779 714.233 714.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000128 4096 270 2432 134016 23.0834 28.3935 1515.56 838.894 2406.01 2406.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 400 0.000128 1024 130 768 18432 26.8176 6.82816 22.0018 208.464 264.3 264.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1970 3.2e-05 4096 470 2240 553728 208.607 126.272 6958.07 3755.37 11048.6 11048.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000256 4096 480 4992 60000 11.5045 13.9619 1339.82 419.384 1784.75 1784.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000256 512 320 704 56064 3.56918 1.69651 29.8311 63.8256 99.0801 99.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 0.000128 1024 50 704 153936 6.85296 119.093 209.822 335.813 335.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.000128 1024 230 1472 89088 18.8273 6.82832 204.126 208.457 438.423 438.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000128 512 360 512 134400 6.32525 3.41427 53.531 104.831 168.256 168.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 6.4e-05 4096 80 8512 280896 81.6969 61.7826 12565.2 1847.1 14556 14556.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 6.4e-05 1024 180 640 264192 25.3932 13.5107 160.529 418.791 618.392 618.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000128 4096 270 2432 133824 23.0162 28.3567 941.634 838.525 1831.61 1831.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 400 0.000128 1024 130 768 15360 26.8211 6.79754 12.1073 206.432 252.346 252.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1970 3.2e-05 4096 470 2240 552960 208.56 126.199 4355.29 3736.25 8426.57 8426.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000256 4096 480 4992 59904 11.4758 13.9263 838.539 419.079 1283.1 1283.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000256 512 320 704 55296 3.54784 1.6855 19.7565 63.3057 88.4499 88.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 0.000128 1024 50 704 153888 6.85123 74.798 209.799 291.491 291.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.000128 1024 230 1472 86016 18.8613 6.79517 123.974 206.434 356.249 356.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000128 512 360 512 133632 6.29462 3.40579 35.4724 104.326 149.654 149.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 6.4e-05 4096 80 8512 280704 81.5136 61.7206 7858.25 1846.28 9847.98 9848.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 6.4e-05 1024 180 640 262656 25.4503 13.5067 130.486 417.854 587.465 587.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000128 4096 270 2432 133920 23.0799 28.398 781.503 838.781 1671.84 1671.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 400 0.000128 1024 130 768 13824 26.7799 6.79091 9.16694 204.438 247.357 247.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1970 3.2e-05 4096 470 2240 552960 209.04 126.341 3589.03 3736.87 7661.55 7661.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000256 4096 480 4992 59616 11.477 13.947 689.726 418.312 1133.54 1133.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000256 512 320 704 52992 3.58563 1.67446 15.1993 62.7508 83.367 83.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 0.000128 1024 50 704 153792 6.85574 61.0066 209.733 277.637 277.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.000128 1024 230 1472 82944 18.9523 6.78182 98.3532 204.439 328.714 328.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000128 512 360 512 131328 6.32195 3.40787 28.2265 103.844 141.957 142.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 6.4e-05 4096 80 8512 280512 81.786 61.8104 6471.48 1847.7 8462.98 8463.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 6.4e-05 1024 180 640 261120 25.4452 13.4632 114.83 416.419 570.322 570.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000128 4096 270 2432 133632 23.0339 28.3749 691.195 837.111 1579.79 1579.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 400 0.000128 1024 130 768 12288 27.2625 6.79914 7.89357 206.345 248.48 248.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1970 3.2e-05 4096 470 2240 551424 209.258 126.21 4557.92 3733.46 8627.12 8627.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000256 4096 480 4992 59520 11.4565 13.91 608.952 417.093 1051.49 1051.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000256 512 320 704 55296 3.55488 1.68422 14.2283 63.1607 82.7839 82.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 0.000128 1024 50 704 153792 6.85514 53.807 209.576 270.282 270.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.000128 1024 230 1472 86016 18.8946 6.8033 89.8443 206.341 322.067 322.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000128 512 360 512 132096 6.23984 3.39968 25.269 103.255 138.32 138.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 6.4e-05 4096 80 8512 280320 81.4849 61.7144 5710.68 1843.18 7697.27 7697.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 6.4e-05 1024 180 640 261120 25.5653 13.5145 100.57 417.915 557.73 557.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000128 4096 270 2432 133440 23.0829 28.4254 607.093 838.713 1497.39 1497.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 400 0.000128 1024 130 768 15360 26.9188 6.81315 8.60845 206.61 249.133 249.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1970 3.2e-05 4096 470 2240 552960 208.786 126.269 4334.24 3733.88 8403.44 8403.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000256 4096 480 4992 59520 11.5115 13.9558 535.801 418.877 980.217 980.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000256 512 320 704 53760 3.62707 1.69072 12.4989 63.4764 81.45 81.5751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 0.000128 1024 50 704 153600 6.84979 47.7108 209.58 264.182 264.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.000128 1024 230 1472 84480 19.041 6.80726 77.4669 206.603 310.107 310.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000128 512 360 512 130560 6.31392 3.4041 21.5774 103.388 134.841 134.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 6.4e-05 4096 80 8512 280320 81.8236 61.8529 5054.04 1848.14 7046.07 7046.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 6.4e-05 1024 180 640 265216 25.4388 13.5619 240.132 418.692 697.986 698.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000128 4096 270 2432 133952 23.1311 28.4078 1426.02 838.4 2316.03 2316.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 400 0.000128 1024 130 768 17920 27.1053 6.8471 19.9985 209.459 263.592 263.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 3.2e-05 4096 470 2240 553280 209.593 126.444 6527.91 3735.47 10599.7 10599.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000256 4096 480 4992 60032 11.5479 13.9694 1262.93 422.352 1710.87 1710.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000256 512 320 704 56448 3.59354 1.71114 28.8813 64.0826 98.4233 98.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 0.000128 1024 50 704 153888 6.8497 110.746 209.719 327.358 327.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.000128 1024 230 1472 89600 18.9184 6.84832 191.294 209.452 426.695 426.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000128 512 360 512 134400 6.34643 3.42381 51.672 104.806 166.406 166.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 6.4e-05 4096 80 8512 280896 81.7887 61.82 11780.7 1849.08 13773.6 13773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 6.4e-05 1024 180 640 265216 25.3685 13.523 152.995 418.41 610.462 610.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000128 4096 270 2432 133952 23.0947 28.3918 911.105 837.962 1800.63 1800.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 400 0.000128 1024 130 768 14336 27.1648 6.81619 10.8778 206.945 251.986 252.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 3.2e-05 4096 470 2240 552832 209.25 126.39 4189.36 3734.91 8260.17 8260.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000256 4096 480 4992 59808 11.4954 13.9592 802.119 418.757 1246.41 1246.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000256 512 320 704 55552 3.5583 1.68989 18.6339 63.4366 87.4714 87.6032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 0.000128 1024 50 704 153776 6.85709 70.4877 209.471 286.86 286.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.000128 1024 230 1472 86016 18.9585 6.81382 117.346 206.944 350.25 350.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000128 512 360 512 134400 6.32486 3.412 33.5867 104.754 148.231 148.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 6.4e-05 4096 80 8512 280896 81.5638 61.7629 7543.8 1850.88 9538.22 9538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 6.4e-05 1024 180 640 263424 25.5568 13.538 129.025 418.602 586.889 587.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000128 4096 270 2432 133728 23.124 28.416 771.113 837.322 1660.05 1660.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 400 0.000128 1024 130 768 16128 27.3716 6.83926 10.5256 209.482 254.401 254.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1970 3.2e-05 4096 470 2240 552384 209.236 126.262 3538.25 3729.5 7603.52 7603.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000256 4096 480 4992 59808 11.5548 13.9795 680.477 419.199 1125.28 1125.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000256 512 320 704 56448 3.60061 1.71405 16.1155 64.1248 85.712 85.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 0.000128 1024 50 704 153720 6.85558 60.1467 209.528 276.575 276.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.000128 1024 230 1472 86016 19.3294 6.84221 100.077 209.484 335.917 336.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000128 512 360 512 134400 6.35027 3.4161 28.376 104.821 143.121 143.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 6.4e-05 4096 80 8512 280224 81.8689 61.8238 6350.67 1844.37 8338.96 8339.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 6.4e-05 1024 180 640 265216 25.3515 13.6088 114.377 418.965 572.471 572.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000128 4096 270 2432 133504 23.0217 28.3462 677.754 838.187 1567.39 1567.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 400 0.000128 1024 130 768 7168 27.2055 6.75072 5.60515 202.488 242.232 242.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1970 3.2e-05 4096 470 2240 551936 208.772 126.1 3111.08 3751.37 7197.6 7197.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000256 4096 480 4992 59136 11.4409 13.8977 587.996 417.442 1030.85 1030.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000256 512 320 704 53760 3.51091 1.65878 13.3416 62.2195 80.8856 81.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 0.000128 1024 50 704 153664 6.85165 52.255 209.67 268.818 268.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.000128 1024 230 1472 78848 19.0836 6.75264 79.8873 202.488 308.396 308.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000128 512 360 512 132608 6.25341 3.39731 24.8238 103.729 138.361 138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 6.4e-05 4096 80 8512 280448 81.4011 61.7131 5568.82 1844.73 7556.87 7557.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 6.4e-05 1024 180 640 259840 25.511 14.426 100.128 415.476 555.703 555.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000128 4096 270 2432 133280 23.1715 28.4141 605.797 837.367 1494.83 1494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 400 0.000128 1024 130 768 8960 27.5423 7.33171 6.17696 204.986 246.219 246.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1970 3.2e-05 4096 470 2240 551040 209.787 126.323 4059.57 3731.19 8127.14 8127.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000256 4096 480 4992 59360 11.5466 13.9716 527.278 419.693 972.563 972.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000256 512 320 704 53760 3.59917 1.68048 12.3802 63.0514 80.863 80.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 0.000128 1024 50 704 153440 6.85542 46.5354 209.462 262.897 262.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.000128 1024 230 1472 80640 19.2955 6.82166 73.5076 204.987 304.794 304.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000128 512 360 512 129920 6.27274 3.38691 21.4013 102.579 133.794 133.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 6.4e-05 4096 80 8512 280000 81.8876 61.739 4946.63 1843.12 6933.59 6933.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 6.4e-05 1024 180 640 265216 25.4074 13.5128 237.991 419.491 696.569 696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000128 4096 270 2432 134016 23.0582 28.3648 1417.58 838.8 2307.88 2307.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 0.000128 1024 130 768 18432 26.9211 6.82979 20.6675 209.174 263.775 263.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 3.2e-05 4096 470 2240 553472 208.7 126.201 6501.76 3736.91 10573.9 10574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000256 4096 480 4992 59904 11.4869 13.9303 1232.42 419.026 1676.95 1677.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000256 512 320 704 56320 3.57974 1.70432 28.774 63.9922 98.2102 98.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 0.000128 1024 50 704 153920 6.8537 110.382 209.818 327.097 327.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.000128 1024 230 1472 88064 18.9556 6.82944 185.917 209.168 421.057 421.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000128 512 360 512 134144 6.31603 3.40947 51.7784 104.667 166.331 166.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 6.4e-05 4096 80 8512 280832 81.5114 61.7545 11442.6 1846.77 13432.9 13433.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 6.4e-05 1024 180 640 264192 25.3684 13.5056 159.9 418.148 617.082 617.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000128 4096 270 2432 133632 23.0461 28.3541 952.263 837.669 1841.4 1841.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 400 0.000128 1024 130 768 16384 27.1758 6.83274 12.8243 209.22 256.238 256.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 3.2e-05 4096 470 2240 552960 209.148 126.253 4395.17 3740.17 8471.02 8471.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000256 4096 480 4992 59648 11.4869 13.9261 821.602 418.621 1265.71 1265.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000256 512 320 704 55296 3.63133 1.70237 18.7679 63.9754 88.2299 88.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 0.000128 1024 50 704 153856 6.85274 73.2912 209.792 289.979 290.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.000128 1024 230 1472 86016 19.2334 7.10957 121.006 209.5 357.033 357.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000128 512 360 512 133120 6.3455 3.41094 34.4666 104.697 149.076 149.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 6.4e-05 4096 80 8512 280576 81.8025 61.7848 7575.59 1848.5 9567.88 9568.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 6.4e-05 1024 180 640 261120 25.4569 13.4631 130.751 416.861 586.697 586.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000128 4096 270 2432 133632 23.0377 28.346 791.523 838.005 1680.99 1681.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 400 0.000128 1024 130 768 12288 27.2739 6.79411 8.80016 206.566 249.613 249.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 3.2e-05 4096 470 2240 551424 209.206 126.217 3640.35 3756.71 7732.76 7733.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000256 4096 480 4992 59520 11.4599 13.9162 679.944 417.634 1123.03 1123.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000256 512 320 704 55296 3.56278 1.68512 15.9215 63.218 84.5457 84.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 0.000128 1024 50 704 153792 6.85347 60.7478 209.8 277.444 277.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.000128 1024 230 1472 86016 18.8854 6.80035 100.235 206.564 332.672 332.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000128 512 360 512 132096 6.2472 3.39763 28.7718 103.36 141.938 142.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 6.4e-05 4096 80 8512 280320 81.4464 61.6792 6238.64 1845.05 8227.03 8227.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 6.4e-05 1024 180 640 262144 25.5184 13.5597 121.53 418.368 579.14 579.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000128 4096 270 2432 133120 23.0525 28.347 727.018 837.067 1615.56 1615.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 400 0.000128 1024 130 768 16384 27.2048 6.82803 10.7757 209.422 254.414 254.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 3.2e-05 4096 470 2240 552960 209.13 126.316 3360.95 3745.39 7442.07 7442.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000256 4096 480 4992 59392 11.494 13.9366 618.466 419.396 1063.37 1063.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000256 512 320 704 53248 3.71533 1.70957 13.9138 64.1224 83.6184 83.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 0.000128 1024 50 704 153600 6.85162 55.8625 209.646 272.401 272.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.000128 1024 230 1472 81920 19.6933 6.83149 87.6723 209.417 323.796 323.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000128 512 360 512 131072 6.43398 3.40842 26.1732 104.794 140.966 141.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 6.4e-05 4096 80 8512 279552 81.5494 61.6865 5641.61 1844.59 7629.64 7629.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 6.4e-05 1024 180 640 256000 25.4555 13.3414 109.134 412.624 560.721 560.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000128 4096 270 2432 133120 23.0568 28.3546 670.45 836.055 1557.99 1558.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 400 0.000128 1024 130 768 10240 27.5243 7.44112 7.58931 206.592 249.332 249.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1970 3.2e-05 4096 470 2240 552960 209.102 126.322 3096.4 3739.3 7171.4 7171.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000256 4096 480 4992 58880 11.4646 13.9062 566.217 430.506 1022.17 1022.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000256 512 320 704 51200 3.72701 1.68938 12.44 63.282 81.2928 81.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 0.000128 1024 50 704 153600 6.84656 51.3479 209.566 267.803 267.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.000128 1024 230 1472 81920 19.3447 6.8055 81.1186 206.59 314.044 314.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000128 512 360 512 128000 6.39878 3.39504 23.4891 103.377 136.815 136.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 6.4e-05 4096 80 8512 279040 81.606 61.7083 5157.93 1843.8 7145.26 7145.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 6.4e-05 1024 180 640 258048 25.3071 13.3378 104.846 413.038 556.69 556.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000128 4096 270 2432 132864 23.0502 28.3281 635.712 835.012 1522.18 1522.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 400 0.000128 1024 130 768 0 7.03258 0.00528 198.536 205.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1970 3.2e-05 4096 470 2240 549888 209.889 133.474 2929.72 3946.67 7220.13 7014.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000256 4096 480 4992 59136 11.4852 13.9325 532.924 418.701 977.118 977.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000256 512 320 704 49152 3.58698 1.62816 11.4447 61.5509 78.3616 78.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 0.000128 1024 50 704 153600 6.85261 48.3581 209.829 265.083 265.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.000128 1024 230 1472 73728 19.1374 6.71955 69.8914 198.599 294.537 294.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000128 512 360 512 129024 6.37827 3.39594 22.5731 103.507 136.012 136.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 6.4e-05 4096 80 8512 279552 82.0291 61.8804 4829.18 1851.45 6824.75 6824.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 6.4e-05 1024 180 640 264192 25.5863 13.5289 345.002 419.417 803.705 803.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000128 4096 270 2432 134112 23.2064 28.3831 2372.06 838.881 3262.61 3262.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 6.4e-05 1024 180 640 264192 25.4353 13.5107 233.445 419.039 691.598 691.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.000128 4096 270 2432 134016 23.0195 28.3464 1367.48 837.896 2256.82 2256.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 6.4e-05 1024 180 640 264192 25.4675 13.5298 151.524 419.443 610.132 610.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.000128 4096 270 2432 134016 23.0441 28.3667 884.116 838.808 1774.41 1774.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1110 6.4e-05 1024 180 640 262656 25.5068 13.5085 157.408 418.333 614.924 615.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.000128 4096 270 2432 133824 23.0134 28.332 728.501 837.599 1617.52 1617.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1110 6.4e-05 1024 180 640 262144 25.5202 13.5781 145.725 418.203 603.196 603.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 0.000128 4096 270 2432 133632 23.1154 28.3284 2125.6 837.697 3014.82 3014.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1110 6.4e-05 1024 180 640 263680 25.5091 13.7089 140.878 419.203 599.467 599.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 0.000128 4096 270 2432 133440 23.1078 28.3293 2124.85 836.675 3013.04 3013.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 6.4e-05 1024 180 640 261120 25.4495 13.4571 131.479 416.864 587.413 587.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1300 0.000128 4096 270 2432 133632 23.0878 28.3319 2122.73 838.035 3012.26 3012.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 6.4e-05 1024 180 640 261632 25.6203 13.9413 126.675 418.929 585.333 585.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1300 0.000128 4096 270 2432 133504 23.0865 28.3341 2121.17 838.077 3010.74 3010.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 6.4e-05 1024 180 640 262144 25.5271 13.4983 123.589 417.971 580.75 580.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000128 4096 270 2432 133120 23.1387 28.331 2229.95 836.279 3117.77 3117.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 6.4e-05 1024 180 660 261632 25.6719 13.5167 346.554 418.615 804.527 804.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000128 4096 270 2400 133952 23.1173 28.3361 2172.32 837.488 3061.33 3061.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 0.000128 1024 130 780 21504 25.5717 6.75549 32.2392 202.314 267.069 267.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 3.2e-05 4096 470 2220 551936 209.596 126.131 10215.5 3732.73 14284.2 14284.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1390 0.000256 4096 480 4980 59584 11.4708 13.9062 416.55 417.153 859.156 859.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1060 0.000256 512 320 720 50176 3.64557 1.65664 9.22195 62.0873 76.7855 76.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 0.000128 1024 50 660 153888 6.85437 34.7527 209.599 251.249 251.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 0.000128 1024 230 1500 78848 19.0885 6.75635 57.1344 202.315 285.485 285.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.000128 512 360 480 132608 6.27763 3.39968 64.9645 103.643 178.444 178.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 820 6.4e-05 4096 80 8520 279552 81.7596 61.8637 3936.72 1847.99 5928.55 5928.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 6.4e-05 1024 180 640 265216 25.467 13.5113 338.139 419.017 796.314 796.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000128 4096 270 2432 133504 23.107 28.3237 2177.32 838.304 3067.13 3067.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 0.000128 1024 130 768 7168 27.2099 6.78502 10.6993 202.512 247.392 247.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 3.2e-05 4096 470 2240 551936 209.683 126.121 10073.8 3735.51 14145.4 14145.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1390 0.000256 4096 480 4992 59136 11.4669 13.9081 407.958 428.657 862.068 862.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1060 0.000256 512 320 704 53760 3.50906 1.65478 9.48346 61.593 76.4125 76.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 0.000128 1024 50 704 153664 6.85418 36.352 221.385 264.634 264.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 0.000128 1024 230 1472 78848 19.0781 6.76205 55.6251 202.513 284.158 284.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1700 0.000128 512 360 512 132608 6.25325 3.39805 17.2104 103.738 130.758 130.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 820 6.4e-05 4096 80 8512 280448 81.4008 61.702 3873.53 1845.03 5861.88 5862.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 6.4e-05 1024 180 650 264320 25.349 13.4324 357.362 415.091 811.412 811.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000128 4096 270 2400 133840 23.2571 28.3853 2201.14 836.591 3089.46 3089.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 400 0.000128 1024 130 750 17920 26.438 6.7983 27.1571 204.794 265.38 265.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 3.2e-05 4096 470 2200 553280 208.725 125.811 10224.8 3716.93 14276.5 14276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1390 0.000256 4096 480 4950 59360 11.549 13.9776 418.031 419.267 862.904 862.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1060 0.000256 512 320 700 49280 3.7665 1.67936 8.85885 61.0183 75.494 75.6082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 0.000128 1024 50 700 153720 6.85306 37.2881 209.619 253.804 253.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 0.000128 1024 230 1500 80640 19.3132 6.79731 59.23 204.858 290.385 290.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1700 0.000128 512 360 500 129920 6.26659 3.38912 16.8468 102.477 129.136 129.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 820 6.4e-05 4096 80 8550 278880 82.1772 61.891 3972.72 1847.39 5964.39 5964.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 6.4e-05 1024 180 672 264320 25.3468 13.4491 367.257 415.066 821.291 821.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000128 4096 270 2400 133280 23.2635 28.3872 2185.29 836.555 3073.57 3073.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 400 0.000128 1024 130 768 26880 25.4684 6.80042 41.3901 204.791 278.639 278.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 3.2e-05 4096 470 2208 551040 210.653 126.303 10114.2 3727.56 14179 14179.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1390 0.000256 4096 480 4944 59920 11.5507 13.9699 418.142 434.134 877.872 877.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1060 0.000256 512 320 720 53760 3.59635 1.67971 9.73613 62.7136 77.8979 78.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 0.000128 1024 50 672 153720 6.86131 35.41 209.494 251.811 251.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 0.000128 1024 230 1488 80640 19.2851 6.80541 58.5049 204.784 289.564 289.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1700 0.000128 512 360 480 129920 6.28701 3.38982 65.8525 102.481 178.17 178.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 820 6.4e-05 4096 80 8544 278880 82.1719 61.9159 3944.13 1847.31 5935.74 5935.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 6.4e-05 1024 180 640 268288 25.2994 13.497 345.361 417.699 802.028 802.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000128 4096 270 2400 134400 23.134 28.3359 2156.63 836.864 3045.04 3045.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 0.000128 1024 130 768 28672 25.7718 6.82883 42.8822 209.002 284.667 284.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 3.2e-05 4096 470 2208 556032 207.863 125.663 9944.65 3722.32 14000.8 14001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1390 0.000256 4096 480 4960 59904 11.4878 13.9305 483.109 418.31 926.91 926.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1060 0.000256 512 320 704 55296 3.62973 1.70352 10.6986 63.949 80.1528 80.2693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 0.000128 1024 50 672 153856 6.84918 40.3395 209.945 257.177 257.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 0.000128 1024 230 1472 90112 18.7848 6.83376 73.2613 208.997 308.06 308.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.000128 512 360 480 137216 6.20358 3.40787 66.0093 104.584 180.364 180.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 820 6.4e-05 4096 80 8512 280576 81.8547 61.7537 4579.19 1846.49 6569.5 6569.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 6.4e-05 1024 180 640 261120 25.1289 13.3407 460.081 412.765 911.48 911.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000128 4096 270 2400 133440 23.0426 28.331 3030.08 836.761 3918.29 3918.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 400 0.000128 1024 130 768 15360 26.8976 6.80605 16.3051 206.768 256.961 257.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 3.2e-05 4096 470 2208 552960 206.686 125.457 14000.3 3713.77 18046.5 18046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1390 0.000256 4096 480 4960 58560 11.3787 13.8254 710.836 414.713 1150.82 1150.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1060 0.000256 512 320 704 53760 3.63699 1.6921 15.9936 62.9336 84.4289 84.5443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 0.000128 1024 50 672 153600 6.86106 61.0806 209.603 277.587 277.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.000128 1024 230 1472 76800 19.8556 6.80413 95.5826 206.765 329.191 329.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000128 512 360 480 130560 6.31293 3.39571 26.6982 103.465 140.029 140.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 820 6.4e-05 4096 80 8512 278400 81.8892 61.9017 6784.1 1853.25 8781.35 8781.53
