[["The VHDL Validation Suite.", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", 6], ["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I.", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", 6], ["An Intermediate Representation for Behavioral Synthesis.", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", 6], ["Optimization by Simulated Evolution with Applications to Standard Cell Placement.", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123193", 6], ["Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems.", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/123186.123194", 6], ["Integrated Placement for Mixed Macro Cell and Standard Cell Designs.", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", 4], ["A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing.", ["Abhijit Chatterjee", "Richard I. Hartley"], "https://doi.org/10.1145/123186.123221", 4], ["Efficient Implementation of a BDD Package.", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", 6], ["Sequential Circuit Verification Using Symbolic Model Checking.", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", 6], ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation.", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", 6], ["Women in the Microelectronics Industry (Panel Abstract).", ["Petra Michel"], "", 0], ["Relative Scheduling Under Timing Constraints.", ["David C. Ku", "Giovanni De Micheli"], "https://doi.org/10.1145/123186.123227", 6], ["Optimum and Heuristic Data Path Scheduling Under Resource Constraints.", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", 6], ["The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm.", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/123186.123230", 6], ["A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm.", ["Christos A. Papachristou", "Haluk Konuk"], "https://doi.org/10.1145/123186.123231", 7], ["Timing Driven Placement Using Complete Path Delays.", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", 6], ["An Adaptive Timing-Driven Layout for High Speed VLSI.", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/123186.123233", 6], ["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint.", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", 7], ["Performance-Driven Constructive Placement.", ["Ichiang Lin", "David Hung-Chang Du"], "https://doi.org/10.1145/123186.123235", 4], ["MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing.", ["Daniel R. Brasen", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123236", 4], ["Analysis and Design of Latch-Controlled Synchronous Digital Circuits.", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", 7], ["Timing Verification Using HDTV.", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", 6], ["Timing Analysis in Precharge/Unate Networks.", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123239", 6], ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram.", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", 6], ["Design Management Based on Design Traces.", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", 6], ["Meta Data Management in the NELSIS CAD Framework.", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", 8], ["An Intelligent Component Database for Behavioral Synthesis.", ["Gwo-Dong Chen", "Daniel Gajski"], "https://doi.org/10.1145/123186.123244", 6], ["Design Data Management in a CAD Framework Environment.", ["Lung-Chun Liu"], "https://doi.org/10.1145/123186.123245", 6], ["Memory, Control and Communications Synthesis for Scheduled Algorithms.", ["Douglas M. Grant", "Peter B. Denyer"], "https://doi.org/10.1145/123186.123246", 6], ["A Generalized Interconnect Model for Data Path Synthesis.", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", 6], ["Automatic Operator Configuration in the Synthesis of Pipelined Architectures.", ["Kristen N. McNall", "Albert E. Casavant"], "https://doi.org/10.1145/123186.123252", 6], ["An Optimal Algorithm for Floorplan Area Optimization.", ["Ting-Chi Wang", "D. F. Wong"], "https://doi.org/10.1145/123186.123253", 7], ["An Analytical Approach to Floorplan Design and Optimization.", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", 6], ["Pad Placement and Ring Routing for Custom Chip Layout.", ["Deborah C. Wang"], "https://doi.org/10.1145/123186.109845", 7], ["Comparing Structurally Different Views of a VLSI Design.", ["Mike Spreitzer"], "https://doi.org/10.1145/123186.123258", 13], ["Verification of Interacting Sequential Circuits.", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", 7], ["Distributed Computing Environment for Design Automation in the 90's (Panel Abstract).", ["Basant R. Chawla"], "", 0], ["Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits.", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/123186.123262", 7], ["Is Redundancy Necessary to Reduce Delay.", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", 7], ["Test Function Specification in Synthesis.", ["Vishwani D. Agrawal", "Kwang-Ting Cheng"], "https://doi.org/10.1145/123186.123264", 6], ["Layout Synthesis of MOS Digital Cells.", ["Antun Domic"], "https://doi.org/10.1145/123186.118358", 5], ["A Practical Online Design Rule Checking System.", ["Goro Suzuki", "Yoshio Okamura"], "https://doi.org/10.1145/123186.123267", 7], ["Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW.", ["Erik C. Carlson", "Rob A. Rutenbar"], "https://doi.org/10.1145/123186.123268", 7], ["Circuit Extraction on a Message-Based Multiprocessor.", ["Bruce A. Tonkin"], "https://doi.org/10.1145/123186.123270", 6], ["SKILL: A CAD System Extension Language.", ["Timothy J. Barnes"], "https://doi.org/10.1145/123186.123271", 6], ["BREL - a Prolog Knowledge-based System Shell for VLSI CAD.", ["Marwan A. Jabri"], "https://doi.org/10.1145/123186.123273", 6], ["Design Methodology Management - a CAD Framework Initiative Perspective.", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", 6], ["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams.", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", 6], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization.", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", 7], ["The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks.", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123280", 5], ["An Entropy Measure for the Complexity of Multi-Output Boolean Functions.", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1145/123186.123282", 4], ["A Data Path Layout Assembler for High Performance DSP Circuits.", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", 6], ["Global Routing Considerations in a Cell Synthesis System.", ["Dwight D. Hill", "Don Shugard"], "https://doi.org/10.1145/123186.123285", 5], ["Benchmarks for Cell Synthesis.", ["Dwight D. Hill", "Bryan Preas"], "https://doi.org/10.1145/123186.123287", 4], ["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion.", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", 6], ["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement.", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", 6], ["NASFLOW, a Simulation Tool for Silicon Technology Development.", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", 5], ["Testing Strategies for the 1990's (Panel Abstract).", ["Alberto L. Sangiovanni-Vincentelli"], "", 0], ["Timing Optimization for Multi-Level Combinational Networks.", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1145/123186.105253", 6], ["Logic Optimization Algorithm by Linear Programming Approach.", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", 4], ["Delay and Area Optimization in Standard-Cell Design.", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", 4], ["Algorithms for Library-Specific Sizing of Combinational Logic.", ["Pak K. Chan"], "https://doi.org/10.1145/123186.123302", 4], ["A Heuristic Algorithm for the Fanout Problem.", ["Kanwar Jit Singh", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123303", 4], ["A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between.", ["John P. Fishburn"], "https://doi.org/10.1145/123186.123305", 4], ["Multilevel Synthesis Minimizing the Routing Factor.", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", 4], ["Layout Compaction with Attractive and Repulsive Constraints.", ["Akira Onozawa"], "https://doi.org/10.1145/123186.123308", 6], ["A Hierarchy Preserving Hierarchical Compactor.", ["David Marple"], "https://doi.org/10.1145/123186.123311", 7], ["An O(n1.5logn) 1-d Compaction Algorithm.", ["Chi-Yuan Lo", "Ravi Varadarajan"], "https://doi.org/10.1145/123186.123312", 6], ["Datapath Generator Based on Gate-Level Symbolic Layout.", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", 6], ["Parallel Circuit Simulation Using Hierarchical Relaxation.", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", 6], ["PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors.", ["Gung-Chung Yang"], "https://doi.org/10.1145/123186.123318", 6], ["Waveform Moment Methods for Improved Interconnection Analysis.", ["Steven Paul McCormick", "Jonathan Allen"], "https://doi.org/10.1145/123186.123319", 7], ["System Simulation of Printed Circuit Boards Including Packages and Connectors.", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", 6], ["A Framework for Industrial Layout Generators.", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", 6], ["Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases.", ["Jiri Soukup"], "https://doi.org/10.1145/123186.123325", 6], ["An Object-Oriented VHDL Design Environment.", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", 6], ["An Object-Oriented Kernel for an Integrated Design and Process Planning System.", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", 7], ["Percolation Based Synthesis.", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", 6], ["Synthesis Using Path-Based scheduling: algorithms and Exercises.", ["Raul Compasano", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/123186.123335", 6], ["Global Hardware Synthesis from Behavioral Dataflow Descriptions.", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", 6], ["A Transistor Reordering Technique for Gate Matrix Layout.", ["Uminder Singh", "C. Y. Roger Chen"], "https://doi.org/10.1145/123186.123340", 6], ["PALACE: A Kayout Generator for SCVS Logic Blocks.", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", 6], ["LiB: A Cell Layout Generator.", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", 6], ["Techniques for Unit-Delay Compiled Simulation.", ["Peter M. Maurer", "Zhicheng Wang"], "https://doi.org/10.1145/123186.123346", 5], ["Distributed and Parallel Demand Driven Logic Simulation.", ["K. Subramanian", "Mehdi R. Zargham"], "https://doi.org/10.1145/123186.123348", 6], ["LECSIM: A Levelized Event Driven Compiled Logic Simulation.", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/123186.123349", 6], ["Standards, Openness and Design Environments in Electronic Design Automation (Panel Abstract).", ["A. Richard Newton"], "", 2], ["Data Path Allocation Based on Bipartite Weighted Matching.", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", 6], ["A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System.", ["Nam Sung Woo"], "https://doi.org/10.1145/123186.123384", 6], ["Data Path Tradeoffs Using MABAL.", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/123186.123388", 6], ["Symbolic Simulation - Techniques and Applications.", ["Randal E. Bryant"], "https://doi.org/10.1145/123186.128296", 5], ["An Efficient Delay Test Generation System for Combinational Logic Circuits.", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", 7], ["Automatic Incorporation of On-Chip Testability Circuits.", ["Noriyuki Ito"], "https://doi.org/10.1145/123186.123393", 6], ["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator.", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", 6], ["Integration of Hardware and Software in Embedded Systems Design (Panel Abstract).", ["William Lattin"], "", 0], ["Architecture Synthesis of High-Performance Application-Specific Processors.", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123186.123398", 7], ["High-Level Synthesis: Technology Transfer to Industry.", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", 6], ["ASSURE: Automated Design for Dependability.", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", 6], ["Constraint Generation for Routing Analog Circuits.", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123403", 6], ["Segmented Channel Routing.", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", 6], ["Clock Routing for High-Performance ICs.", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", 7], ["Sequential Test Generation at the Register-Transfer and Logic Levels.", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", 7], ["Behavioral Fault Simulation in VHDL.", ["P. C. Ward", "James R. Armstrong"], "https://doi.org/10.1145/123186.123411", 7], ["Speed Up of Test Generation Using High-Level Primitives.", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", 6], ["Impact and Evaluation of Competing Implementation Media for ASIC's (Panel Abstract).", ["Kurt Keutzer"], "", 0], ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines.", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", 6], ["Corolla Based Circuit Partitioning and Resynthesis.", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", 6], ["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays.", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", 7], ["Logic Synthesis for Programmable Gate Arrays.", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", 6], ["A Gridless Router for Industrial Design Rules.", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", 6], ["Layout Optimization by Pattern Modification.", ["Ramin Hojati"], "https://doi.org/10.1145/123186.123424", 6], ["A Channel/Switchbox Definition Algorithm for Building-Block Layout.", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/123186.123425", 4], ["New Placement and Global Routing Algorithms for Standard Cell Layouts.", ["Masato Edahiro", "Takeshi Yoshimura"], "https://doi.org/10.1145/123186.123427", 4], ["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory.", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", 4], ["PHIGURE: A Parallel Hierarchical Global Router.", ["Randall J. Brouwer", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123429", 4], ["Automatic Test Generation Using Quadratic 0-1 Programming.", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", 6], ["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits.", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", 7], ["EST: The New Frontier in Automatic Test-Pattern Generation.", ["John Giraldi", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123434", 6], ["The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design.", ["Kenneth M. Butler", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123436", 6], ["Object Databases in Electronic Design: Implementation Experiences (Panel Abstract).", ["Tim Andrews"], "", 0], ["Abstract Data Types and High-Level Synthesis.", ["Gregory S. Whitcomb", "A. Richard Newton"], "https://doi.org/10.1145/123186.123437", 6], ["Failure Recovery in the MICON System.", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/123186.123440", 6], ["The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines.", ["Wayne H. Wolf"], "https://doi.org/10.1145/123186.123442", 6], ["MISER: An Integrated Three Layer Gridless Channel Router and Compactor.", ["Roshan A. Gidwani", "Naveed A. Sherwani"], "https://doi.org/10.1145/123186.123444", 6], ["A Multi-Layer Router Utilizing Over-Cell Areas.", ["Evagelos Katsadas", "Edwin Kinnen"], "https://doi.org/10.1145/123186.123446", 5], ["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design.", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", 7], ["A Parallel Pattern Mixed-Level Fault Simulator.", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", 4], ["Extension of the Critical Path Tracing Algorithm.", ["T. Ramakrishnan", "L. Kinney"], "https://doi.org/10.1145/123186.123450", 4], ["BIST PLAs, Pass or Fail - A Case Study.", ["Shambhu J. Upadhyaya", "John A. Thodiyil"], "https://doi.org/10.1145/123186.123452", 4], ["A Variable Observation Time Method for Testing Delay Faults.", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/123186.123454", 4], ["A Fault Analysis Method for Synchronous Sequential Circuits.", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", 4], ["On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract).", ["Sreejit Chakravarty"], "https://doi.org/10.1145/123186.123456", 4]]