//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-33191640
// Cuda compilation tools, release 12.2, V12.2.140
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_52
.address_size 64

	// .globl	_Z9addKernelPiPKiS1_

/**
* multline
* d
*/

.visible .entry _Z9addKernelPiPKiS1_(
	.param .u64 _Z9addKernelPiPKiS1__param_0,/*hard multline
*/	.param .u64 _Z9addKernelPiPKiS1__param_1,
	.param .u64 _Z9addKernelPiPKiS1__param_2
)
{
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z9addKernelPiPKiS1__param_0]; // get param 0 addr
	ld.param.u64 	%rd2, [_Z9addKernelPiPKiS1__param_1]; // get param 1 addr
	ld.param.u64 	%rd3, [_Z9addKernelPiPKiS1__param_2]; // get param 2 addr
	cvta.to.global.u64 	%rd4, %rd1; //
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd2;
	mov.u32 	%r1, %tid.x;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r2, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r3, [%rd9];
	add.s32 	%r4, %r3, %r2;
	add.s64 	%rd10, %rd4, %rd7;
	st.global.u32 	[%rd10], %r4;
	ret;

}

