// Seed: 2565030152
module module_0;
  wire id_1;
  specify
    (id_2 => id_3) = 0;
    (id_4 => id_5) = 1;
  endspecify
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5
);
  wire id_7;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  module_0();
  wire id_43;
endmodule
