Running: /home/eryk/Programy/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/eryk/Pulpit/UART/test_isim_beh.exe -prj /home/eryk/Pulpit/UART/test_beh.prj work.test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/eryk/Pulpit/UART/uart_tx.vhd" into library work
Parsing VHDL file "/home/eryk/Pulpit/UART/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97572 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity uart_tx [\uart_tx(10000000,8,19200)\]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/eryk/Pulpit/UART/test_isim_beh.exe
Fuse Memory Usage: 1193396 KB
Fuse CPU Usage: 1090 ms
GCC CPU Usage: 230 ms
