#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug  3 08:37:05 2020
# Process ID: 15388
# Current directory: C:/Users/67551/Desktop/uart_ram/vivado_fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13768 C:\Users\67551\Desktop\uart_ram\vivado_fpga\vivado.xpr
# Log file: C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.log
# Journal file: C:/Users/67551/Desktop/uart_ram/vivado_fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/STUDY/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 811.637 ; gain = 163.270
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/STUDY/Modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/STUDY/Modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'uart_ram_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.sim/sim_1/behav/modelsim/dmg_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.sim/sim_1/behav/modelsim/dmg_rst.COE'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.sim/sim_1/behav/modelsim'
Reading D:/STUDY/Modelsim/tcl/vsim/pref.tcl

# 10.4

# do {uart_ram_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/dist_mem_gen_v8_0_13".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap dist_mem_gen_v8_0_13 modelsim_lib/msim/dist_mem_gen_v8_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 08:38:08 on Aug 03,2020
# vlog -64 -incr -work dist_mem_gen_v8_0_13 ../../../../vivado.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v 
# -- Skipping module dist_mem_gen_v8_0_13
# 
# Top level modules:
# 	dist_mem_gen_v8_0_13
# End time: 08:38:08 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 08:38:08 on Aug 03,2020
# vlog -64 -incr -work xil_defaultlib ../../../../vivado.srcs/sources_1/ip/dmg_ram/sim/dmg_ram.v ../../../../../verilog/uart_baud.v ../../../../../verilog/uart_ram.v ../../../../../verilog/uart_rx.v ../../../../../verilog/uart_top.v ../../../../../verilog/uart_tx.v ../../../../../verilog/uart_ram_tb.v 
# -- Skipping module dmg_ram
# -- Skipping module uart_baud
# -- Skipping module uart_ram
# -- Skipping module uart_rx
# -- Skipping module uart_top
# -- Skipping module uart_tx
# -- Skipping module uart_ram_tb
# 
# Top level modules:
# 	uart_ram_tb
# End time: 08:38:08 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 08:38:08 on Aug 03,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 08:38:08 on Aug 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.sim/sim_1/behav/modelsim'
Program launched (PID=3272)
launch_runs synth_1 -jobs 4
[Mon Aug  3 08:53:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Aug  3 08:54:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/sources_1/ip/dmg_ram/dmg_ram.dcp' for cell 'sram_t'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1232.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1352.094 ; gain = 452.125
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Aug  3 08:57:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.422 ; gain = 6.965
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533183A
set_property PROGRAM.FILE {C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/impl_1/uart_ram.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/67551/Desktop/uart_ram/vivado_fpga/vivado.runs/impl_1/uart_ram.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  3 09:18:02 2020...
