#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Nov 05 10:27:20 2015
# Process ID: 4848
# Log file: U:/FIR_filter/FIR_filterDesign/vivado.log
# Journal file: U:/FIR_filter/FIR_filterDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FIR_multiStage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_FIR_multiStage_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_block
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mySAMPLEMem
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_multiStage
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sim_1/imports/new/tb_FIR_multiStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIR_multiStage
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 57cba22a797d4b58adbfdffe06ddf03d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FIR_multiStage_behav xil_defaultlib.tb_FIR_multiStage xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mySAMPLEMem
Compiling module xil_defaultlib.FIR_block
Compiling module xil_defaultlib.FIR_multiStage_default
Compiling module xil_defaultlib.tb_FIR_multiStage
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/tb_FIR_multiStage_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/tb_FIR_multiStage_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-99] Step results log file:'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 749.836 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_FIR_multiStage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_FIR_multiStage_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_block
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/mySAMPLEMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mySAMPLEMem
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sources_1/new/FIR_multiStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_multiStage
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.srcs/sim_1/imports/new/tb_FIR_multiStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_FIR_multiStage
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 57cba22a797d4b58adbfdffe06ddf03d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FIR_multiStage_behav xil_defaultlib.tb_FIR_multiStage xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mySAMPLEMem
Compiling module xil_defaultlib.FIR_block
Compiling module xil_defaultlib.FIR_multiStage_default
Compiling module xil_defaultlib.tb_FIR_multiStage
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_FIR_multiStage_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/xsim.dir/tb_FIR_multiStage_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1053132083 -regid "211065236_1777503585_210608250_626" -xml U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav..."
    (file "U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav/xsim.dir/tb_FIR_multiStage_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 05 10:31:25 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 778.422 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/FIR_filter/FIR_filterDesign/FIR_filterDesign.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_FIR_multiStage_behav -key {Behavioral:sim_1:Functional:tb_FIR_multiStage} -tclbatch {tb_FIR_multiStage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tb_FIR_multiStage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_FIR_multiStage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 778.422 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ms
