\hypertarget{struct_i2_c___type}{}\section{I2\+C\+\_\+\+Type Struct Reference}
\label{struct_i2_c___type}\index{I2\+C\+\_\+\+Type@{I2\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb6a1bc3db8fa6148894140daa6b97e1}{A1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga59168eda4690de8b4b61d6b940d010a6}{F}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga0542ffc7618a0893938748eef9c87474}{S}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6c0edcafd91c3baa698617799de6ec35}{D}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4f920936a8fc32483b3ebd9b0674b450}{C2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1150d16f9855062058c3b12511dcd188}{F\+LT}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dab8ef1aad113e4a4f83a1dc78e357}{RA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7da5c460cfe30d313f3f057de44ae6b6}{S\+MB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae8436760942c43a7f6b6b8561803dfd7}{A2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae84d7b4597381d16c807ac8c0f77b12c}{S\+L\+TH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae154cfc39aa9ad234093c3a7a469a27d}{S\+L\+TL}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
