# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: S R SHIV SUJAN

RegisterNumber:  23004611

Code:

![Exp2 code](https://github.com/shivsujan/Experiment--02-Implementation-of-combinational-logic-/assets/145633245/7ea0bff2-3453-4bfd-9692-6ebf476ac935)

TruthTable:

![Exp2 truthtable](https://github.com/shivsujan/Experiment--02-Implementation-of-combinational-logic-/assets/145633245/f68c4842-b2f5-47e5-a8a4-8e3d0e58f77d)

RTL Diagram:

![Exp2 RTL diagram](https://github.com/shivsujan/Experiment--02-Implementation-of-combinational-logic-/assets/145633245/a7d45089-c0cf-46ea-baf9-6afdc1698512)


## Output:

![Exp2 wave](https://github.com/shivsujan/Experiment--02-Implementation-of-combinational-logic-/assets/145633245/ead2b38f-7967-4859-89cb-81850d7457bf)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
