; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_23(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 2, !dbg !12
  %14 = and i32 %13, 63, !dbg !12
  %15 = shl i32 %12, 2, !dbg !12
  %16 = and i32 %15, 12, !dbg !12
  %17 = or disjoint i32 %11, %14, !dbg !13
  %18 = or disjoint i32 %17, 64, !dbg !13
  %19 = or disjoint i32 %17, 128, !dbg !13
  %20 = or disjoint i32 %17, 192, !dbg !13
  %21 = icmp slt i32 %17, 256, !dbg !14
  %22 = icmp slt i32 %18, 256, !dbg !14
  %23 = icmp slt i32 %19, 256, !dbg !14
  %24 = icmp slt i32 %20, 256, !dbg !14
  %25 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %26 = shl i32 %25, 4, !dbg !16
  %27 = or disjoint i32 %26, %16, !dbg !17
  %28 = icmp slt i32 %27, 24, !dbg !18
  %29 = mul i32 %17, 24, !dbg !19
  %30 = mul i32 %18, 24, !dbg !19
  %31 = mul i32 %19, 24, !dbg !19
  %32 = mul i32 %20, 24, !dbg !19
  %33 = add i32 %27, %29, !dbg !20
  %34 = add i32 %27, %30, !dbg !20
  %35 = add i32 %27, %31, !dbg !20
  %36 = add i32 %27, %32, !dbg !20
  %37 = sext i32 %33 to i64, !dbg !21
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !21
  %39 = sext i32 %34 to i64, !dbg !21
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !21
  %41 = sext i32 %35 to i64, !dbg !21
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !21
  %43 = sext i32 %36 to i64, !dbg !21
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !21
  %45 = and i1 %21, %28, !dbg !22
  %46 = and i1 %22, %28, !dbg !22
  %47 = and i1 %23, %28, !dbg !22
  %48 = and i1 %24, %28, !dbg !22
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %38, i1 %45) #4, !dbg !23
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 %46) #4, !dbg !23
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 %47) #4, !dbg !23
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %44, i1 %48) #4, !dbg !23
  %53 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !24
  %54 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !24
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %41, !dbg !24
  %56 = getelementptr float, ptr addrspace(1) %1, i64 %43, !dbg !24
  %57 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %53, i1 %45) #4, !dbg !25
  %58 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %54, i1 %46) #4, !dbg !25
  %59 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %55, i1 %47) #4, !dbg !25
  %60 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %56, i1 %48) #4, !dbg !25
  %61 = sext i32 %27 to i64, !dbg !26
  %62 = getelementptr float, ptr addrspace(1) %2, i64 %61, !dbg !26
  %63 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %62, i1 %28) #4, !dbg !27
  %64 = getelementptr float, ptr addrspace(1) %3, i64 %61, !dbg !28
  %65 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %64, i1 %28) #4, !dbg !29
  %66 = extractvalue { i32, i32, i32, i32 } %65, 0, !dbg !29
  %67 = extractvalue { i32, i32, i32, i32 } %65, 1, !dbg !29
  %68 = extractvalue { i32, i32, i32, i32 } %65, 2, !dbg !29
  %69 = extractvalue { i32, i32, i32, i32 } %65, 3, !dbg !29
  %70 = bitcast i32 %66 to float, !dbg !29
  %71 = bitcast i32 %67 to float, !dbg !29
  %72 = bitcast i32 %68 to float, !dbg !29
  %73 = bitcast i32 %69 to float, !dbg !29
  %74 = getelementptr float, ptr addrspace(1) %4, i64 %61, !dbg !30
  %75 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %74, i1 %28) #4, !dbg !31
  %76 = getelementptr float, ptr addrspace(1) %5, i64 %61, !dbg !32
  %77 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %76, i1 %28) #4, !dbg !33
  %78 = fadd float %70, 0x3EE4F8B580000000, !dbg !34
  %79 = fadd float %71, 0x3EE4F8B580000000, !dbg !34
  %80 = fadd float %72, 0x3EE4F8B580000000, !dbg !34
  %81 = fadd float %73, 0x3EE4F8B580000000, !dbg !34
  %82 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i = icmp eq i32 %82, 0, !dbg !35
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i = icmp eq i32 %83, 0, !dbg !35
  br i1 %.not.i, label %89, label %84, !dbg !35

84:                                               ; preds = %9
  br i1 %.not1.i, label %87, label %85, !dbg !35

85:                                               ; preds = %84
  %86 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %78) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

87:                                               ; preds = %84
  %88 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %78) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

89:                                               ; preds = %9
  br i1 %.not1.i, label %92, label %90, !dbg !35

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.f(float %78) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.f(float %78) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

__nv_sqrtf.exit:                                  ; preds = %85, %87, %90, %92
  %.0.i = phi float [ %86, %85 ], [ %88, %87 ], [ %91, %90 ], [ %93, %92 ], !dbg !35
  %94 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i33 = icmp eq i32 %94, 0, !dbg !35
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i36 = icmp eq i32 %95, 0, !dbg !35
  br i1 %.not.i33, label %101, label %96, !dbg !35

96:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %99, label %97, !dbg !35

97:                                               ; preds = %96
  %98 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %79) #4, !dbg !35
  br label %__nv_sqrtf.exit37, !dbg !35

99:                                               ; preds = %96
  %100 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %79) #4, !dbg !35
  br label %__nv_sqrtf.exit37, !dbg !35

101:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %104, label %102, !dbg !35

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.f(float %79) #4, !dbg !35
  br label %__nv_sqrtf.exit37, !dbg !35

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.f(float %79) #4, !dbg !35
  br label %__nv_sqrtf.exit37, !dbg !35

__nv_sqrtf.exit37:                                ; preds = %97, %99, %102, %104
  %.0.i35 = phi float [ %98, %97 ], [ %100, %99 ], [ %103, %102 ], [ %105, %104 ], !dbg !35
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i38 = icmp eq i32 %106, 0, !dbg !35
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i41 = icmp eq i32 %107, 0, !dbg !35
  br i1 %.not.i38, label %113, label %108, !dbg !35

108:                                              ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %111, label %109, !dbg !35

109:                                              ; preds = %108
  %110 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %80) #4, !dbg !35
  br label %__nv_sqrtf.exit42, !dbg !35

111:                                              ; preds = %108
  %112 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %80) #4, !dbg !35
  br label %__nv_sqrtf.exit42, !dbg !35

113:                                              ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %116, label %114, !dbg !35

114:                                              ; preds = %113
  %115 = tail call float @llvm.nvvm.sqrt.rn.f(float %80) #4, !dbg !35
  br label %__nv_sqrtf.exit42, !dbg !35

116:                                              ; preds = %113
  %117 = tail call float @llvm.nvvm.sqrt.approx.f(float %80) #4, !dbg !35
  br label %__nv_sqrtf.exit42, !dbg !35

__nv_sqrtf.exit42:                                ; preds = %109, %111, %114, %116
  %.0.i40 = phi float [ %110, %109 ], [ %112, %111 ], [ %115, %114 ], [ %117, %116 ], !dbg !35
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i43 = icmp eq i32 %118, 0, !dbg !35
  %119 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i46 = icmp eq i32 %119, 0, !dbg !35
  br i1 %.not.i43, label %125, label %120, !dbg !35

120:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %123, label %121, !dbg !35

121:                                              ; preds = %120
  %122 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %81) #4, !dbg !35
  br label %__nv_sqrtf.exit47, !dbg !35

123:                                              ; preds = %120
  %124 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %81) #4, !dbg !35
  br label %__nv_sqrtf.exit47, !dbg !35

125:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %128, label %126, !dbg !35

126:                                              ; preds = %125
  %127 = tail call float @llvm.nvvm.sqrt.rn.f(float %81) #4, !dbg !35
  br label %__nv_sqrtf.exit47, !dbg !35

128:                                              ; preds = %125
  %129 = tail call float @llvm.nvvm.sqrt.approx.f(float %81) #4, !dbg !35
  br label %__nv_sqrtf.exit47, !dbg !35

__nv_sqrtf.exit47:                                ; preds = %121, %123, %126, %128
  %.0.i45 = phi float [ %122, %121 ], [ %124, %123 ], [ %127, %126 ], [ %129, %128 ], !dbg !35
  %130 = extractvalue { i32, i32, i32, i32 } %60, 3, !dbg !25
  %131 = bitcast i32 %130 to float, !dbg !25
  %132 = extractvalue { i32, i32, i32, i32 } %63, 3, !dbg !27
  %133 = bitcast i32 %132 to float, !dbg !27
  %134 = fsub float %131, %133, !dbg !36
  %135 = extractvalue { i32, i32, i32, i32 } %60, 2, !dbg !25
  %136 = bitcast i32 %135 to float, !dbg !25
  %137 = extractvalue { i32, i32, i32, i32 } %63, 2, !dbg !27
  %138 = bitcast i32 %137 to float, !dbg !27
  %139 = fsub float %136, %138, !dbg !36
  %140 = extractvalue { i32, i32, i32, i32 } %60, 1, !dbg !25
  %141 = bitcast i32 %140 to float, !dbg !25
  %142 = extractvalue { i32, i32, i32, i32 } %63, 1, !dbg !27
  %143 = bitcast i32 %142 to float, !dbg !27
  %144 = fsub float %141, %143, !dbg !36
  %145 = extractvalue { i32, i32, i32, i32 } %60, 0, !dbg !25
  %146 = bitcast i32 %145 to float, !dbg !25
  %147 = extractvalue { i32, i32, i32, i32 } %63, 0, !dbg !27
  %148 = bitcast i32 %147 to float, !dbg !27
  %149 = fsub float %146, %148, !dbg !36
  %150 = extractvalue { i32, i32, i32, i32 } %59, 3, !dbg !25
  %151 = bitcast i32 %150 to float, !dbg !25
  %152 = fsub float %151, %133, !dbg !36
  %153 = extractvalue { i32, i32, i32, i32 } %59, 2, !dbg !25
  %154 = bitcast i32 %153 to float, !dbg !25
  %155 = fsub float %154, %138, !dbg !36
  %156 = extractvalue { i32, i32, i32, i32 } %59, 1, !dbg !25
  %157 = bitcast i32 %156 to float, !dbg !25
  %158 = fsub float %157, %143, !dbg !36
  %159 = extractvalue { i32, i32, i32, i32 } %59, 0, !dbg !25
  %160 = bitcast i32 %159 to float, !dbg !25
  %161 = fsub float %160, %148, !dbg !36
  %162 = extractvalue { i32, i32, i32, i32 } %58, 3, !dbg !25
  %163 = bitcast i32 %162 to float, !dbg !25
  %164 = fsub float %163, %133, !dbg !36
  %165 = extractvalue { i32, i32, i32, i32 } %58, 2, !dbg !25
  %166 = bitcast i32 %165 to float, !dbg !25
  %167 = fsub float %166, %138, !dbg !36
  %168 = extractvalue { i32, i32, i32, i32 } %58, 1, !dbg !25
  %169 = bitcast i32 %168 to float, !dbg !25
  %170 = fsub float %169, %143, !dbg !36
  %171 = extractvalue { i32, i32, i32, i32 } %58, 0, !dbg !25
  %172 = bitcast i32 %171 to float, !dbg !25
  %173 = fsub float %172, %148, !dbg !36
  %174 = extractvalue { i32, i32, i32, i32 } %57, 3, !dbg !25
  %175 = bitcast i32 %174 to float, !dbg !25
  %176 = fsub float %175, %133, !dbg !36
  %177 = extractvalue { i32, i32, i32, i32 } %57, 2, !dbg !25
  %178 = bitcast i32 %177 to float, !dbg !25
  %179 = fsub float %178, %138, !dbg !36
  %180 = extractvalue { i32, i32, i32, i32 } %57, 1, !dbg !25
  %181 = bitcast i32 %180 to float, !dbg !25
  %182 = fsub float %181, %143, !dbg !36
  %183 = extractvalue { i32, i32, i32, i32 } %57, 0, !dbg !25
  %184 = bitcast i32 %183 to float, !dbg !25
  %185 = fsub float %184, %148, !dbg !36
  %186 = extractvalue { i32, i32, i32, i32 } %77, 3, !dbg !33
  %187 = bitcast i32 %186 to float, !dbg !33
  %188 = extractvalue { i32, i32, i32, i32 } %77, 2, !dbg !33
  %189 = bitcast i32 %188 to float, !dbg !33
  %190 = extractvalue { i32, i32, i32, i32 } %77, 1, !dbg !33
  %191 = bitcast i32 %190 to float, !dbg !33
  %192 = extractvalue { i32, i32, i32, i32 } %77, 0, !dbg !33
  %193 = bitcast i32 %192 to float, !dbg !33
  %194 = extractvalue { i32, i32, i32, i32 } %75, 3, !dbg !31
  %195 = bitcast i32 %194 to float, !dbg !31
  %196 = extractvalue { i32, i32, i32, i32 } %75, 2, !dbg !31
  %197 = bitcast i32 %196 to float, !dbg !31
  %198 = extractvalue { i32, i32, i32, i32 } %75, 1, !dbg !31
  %199 = bitcast i32 %198 to float, !dbg !31
  %200 = extractvalue { i32, i32, i32, i32 } %75, 0, !dbg !31
  %201 = bitcast i32 %200 to float, !dbg !31
  %202 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !23
  %203 = bitcast i32 %202 to float, !dbg !23
  %204 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !23
  %205 = bitcast i32 %204 to float, !dbg !23
  %206 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !23
  %207 = bitcast i32 %206 to float, !dbg !23
  %208 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !23
  %209 = bitcast i32 %208 to float, !dbg !23
  %210 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !23
  %211 = bitcast i32 %210 to float, !dbg !23
  %212 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !23
  %213 = bitcast i32 %212 to float, !dbg !23
  %214 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !23
  %215 = bitcast i32 %214 to float, !dbg !23
  %216 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !23
  %217 = bitcast i32 %216 to float, !dbg !23
  %218 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !23
  %219 = bitcast i32 %218 to float, !dbg !23
  %220 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !23
  %221 = bitcast i32 %220 to float, !dbg !23
  %222 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !23
  %223 = bitcast i32 %222 to float, !dbg !23
  %224 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !23
  %225 = bitcast i32 %224 to float, !dbg !23
  %226 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !23
  %227 = bitcast i32 %226 to float, !dbg !23
  %228 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !23
  %229 = bitcast i32 %228 to float, !dbg !23
  %230 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !23
  %231 = bitcast i32 %230 to float, !dbg !23
  %232 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !23
  %233 = bitcast i32 %232 to float, !dbg !23
  %.lobit12 = lshr i32 %12, 6, !dbg !37
  %234 = and i32 %.lobit12, 3, !dbg !37
  %235 = or disjoint i32 %234, %26, !dbg !17
  %236 = or disjoint i32 %235, 12, !dbg !17
  %237 = icmp slt i32 %236, 24, !dbg !18
  %238 = and i32 %15, 252, !dbg !12
  %239 = or disjoint i32 %11, %238, !dbg !13
  %240 = icmp slt i32 %239, 256, !dbg !14
  %241 = and i1 %240, %237, !dbg !22
  %242 = or disjoint i32 %235, 8, !dbg !17
  %243 = icmp slt i32 %242, 24, !dbg !18
  %244 = and i1 %240, %243, !dbg !22
  %245 = or disjoint i32 %235, 4, !dbg !17
  %246 = icmp slt i32 %245, 24, !dbg !18
  %247 = and i1 %240, %246, !dbg !22
  %248 = icmp slt i32 %235, 24, !dbg !18
  %249 = and i1 %240, %248, !dbg !22
  %.frozen = freeze i32 %239, !dbg !38
  %250 = sdiv i32 %.frozen, 64, !dbg !38
  %251 = mul i32 %250, 64, !dbg !39
  %.decomposed = sub i32 %.frozen, %251, !dbg !39
  %252 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !40
  %253 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i35) #4, !dbg !40
  %254 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i40) #4, !dbg !40
  %255 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i45) #4, !dbg !40
  %256 = fmul float %185, %252, !dbg !41
  %257 = fmul float %182, %253, !dbg !41
  %258 = fmul float %179, %254, !dbg !41
  %259 = fmul float %176, %255, !dbg !41
  %260 = fmul float %173, %252, !dbg !41
  %261 = fmul float %170, %253, !dbg !41
  %262 = fmul float %167, %254, !dbg !41
  %263 = fmul float %164, %255, !dbg !41
  %264 = fmul float %161, %252, !dbg !41
  %265 = fmul float %158, %253, !dbg !41
  %266 = fmul float %155, %254, !dbg !41
  %267 = fmul float %152, %255, !dbg !41
  %268 = fmul float %149, %252, !dbg !41
  %269 = fmul float %144, %253, !dbg !41
  %270 = fmul float %139, %254, !dbg !41
  %271 = fmul float %134, %255, !dbg !41
  %272 = fmul float %256, %201, !dbg !42
  %273 = fmul float %257, %199, !dbg !42
  %274 = fmul float %258, %197, !dbg !42
  %275 = fmul float %259, %195, !dbg !42
  %276 = fmul float %260, %201, !dbg !42
  %277 = fmul float %261, %199, !dbg !42
  %278 = fmul float %262, %197, !dbg !42
  %279 = fmul float %263, %195, !dbg !42
  %280 = fmul float %264, %201, !dbg !42
  %281 = fmul float %265, %199, !dbg !42
  %282 = fmul float %266, %197, !dbg !42
  %283 = fmul float %267, %195, !dbg !42
  %284 = fmul float %268, %201, !dbg !42
  %285 = fmul float %269, %199, !dbg !42
  %286 = fmul float %270, %197, !dbg !42
  %287 = fmul float %271, %195, !dbg !42
  %288 = fadd float %272, %193, !dbg !43
  %289 = fadd float %273, %191, !dbg !43
  %290 = fadd float %274, %189, !dbg !43
  %291 = fadd float %275, %187, !dbg !43
  %292 = fadd float %276, %193, !dbg !43
  %293 = fadd float %277, %191, !dbg !43
  %294 = fadd float %278, %189, !dbg !43
  %295 = fadd float %279, %187, !dbg !43
  %296 = fadd float %280, %193, !dbg !43
  %297 = fadd float %281, %191, !dbg !43
  %298 = fadd float %282, %189, !dbg !43
  %299 = fadd float %283, %187, !dbg !43
  %300 = fadd float %284, %193, !dbg !43
  %301 = fadd float %285, %191, !dbg !43
  %302 = fadd float %286, %189, !dbg !43
  %303 = fadd float %287, %187, !dbg !43
  %304 = fadd float %288, %233, !dbg !44
  %305 = fadd float %289, %231, !dbg !44
  %306 = fadd float %290, %229, !dbg !44
  %307 = fadd float %291, %227, !dbg !44
  %308 = fadd float %292, %225, !dbg !44
  %309 = fadd float %293, %223, !dbg !44
  %310 = fadd float %294, %221, !dbg !44
  %311 = fadd float %295, %219, !dbg !44
  %312 = fadd float %296, %217, !dbg !44
  %313 = fadd float %297, %215, !dbg !44
  %314 = fadd float %298, %213, !dbg !44
  %315 = fadd float %299, %211, !dbg !44
  %316 = fadd float %300, %209, !dbg !44
  %317 = fadd float %301, %207, !dbg !44
  %318 = fadd float %302, %205, !dbg !44
  %319 = fadd float %303, %203, !dbg !44
  %320 = shl i32 %235, 6, !dbg !45
  %321 = shl i32 %245, 6, !dbg !45
  %322 = shl i32 %242, 6, !dbg !45
  %323 = shl i32 %236, 6, !dbg !45
  %324 = mul i32 %250, 1536, !dbg !46
  %325 = add i32 %324, %.decomposed, !dbg !47
  %326 = add i32 %325, %320, !dbg !48
  %327 = add i32 %325, %321, !dbg !48
  %328 = add i32 %325, %322, !dbg !48
  %329 = add i32 %325, %323, !dbg !48
  %330 = sext i32 %326 to i64, !dbg !49
  %331 = getelementptr float, ptr addrspace(1) %6, i64 %330, !dbg !49
  %332 = sext i32 %327 to i64, !dbg !49
  %333 = getelementptr float, ptr addrspace(1) %6, i64 %332, !dbg !49
  %334 = sext i32 %328 to i64, !dbg !49
  %335 = getelementptr float, ptr addrspace(1) %6, i64 %334, !dbg !49
  %336 = sext i32 %329 to i64, !dbg !49
  %337 = getelementptr float, ptr addrspace(1) %6, i64 %336, !dbg !49
  %338 = shl i32 %12, 10, !dbg !50
  %339 = and i32 %338, 3072, !dbg !50
  %340 = or disjoint i32 %339, %14, !dbg !50
  %341 = and i32 %15, 1020, !dbg !50
  %342 = lshr exact i32 %339, 4, !dbg !50
  %343 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %342, !dbg !50
  %344 = getelementptr float, ptr addrspace(3) %343, i32 %340, !dbg !50
  %345 = bitcast float %304 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %344, <1 x i32> %345, i1 true) #4, !dbg !50
  %346 = or disjoint i32 %340, 256, !dbg !50
  %347 = lshr i32 %346, 6, !dbg !50
  %348 = getelementptr float, ptr addrspace(3) @global_smem, i32 %347, !dbg !50
  %349 = getelementptr float, ptr addrspace(3) %348, i32 %346, !dbg !50
  %350 = bitcast float %305 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %349, <1 x i32> %350, i1 true) #4, !dbg !50
  %351 = or disjoint i32 %340, 512, !dbg !50
  %352 = lshr i32 %351, 6, !dbg !50
  %353 = getelementptr float, ptr addrspace(3) @global_smem, i32 %352, !dbg !50
  %354 = getelementptr float, ptr addrspace(3) %353, i32 %351, !dbg !50
  %355 = bitcast float %306 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %354, <1 x i32> %355, i1 true) #4, !dbg !50
  %356 = or disjoint i32 %340, 768, !dbg !50
  %357 = lshr i32 %356, 6, !dbg !50
  %358 = getelementptr float, ptr addrspace(3) @global_smem, i32 %357, !dbg !50
  %359 = getelementptr float, ptr addrspace(3) %358, i32 %356, !dbg !50
  %360 = bitcast float %307 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %359, <1 x i32> %360, i1 true) #4, !dbg !50
  %361 = or disjoint i32 %340, 64, !dbg !50
  %362 = getelementptr float, ptr addrspace(3) %343, i32 %361, !dbg !50
  %363 = bitcast float %308 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %362, <1 x i32> %363, i1 true) #4, !dbg !50
  %364 = or disjoint i32 %340, 320, !dbg !50
  %365 = lshr i32 %364, 6, !dbg !50
  %366 = and i32 %365, 52, !dbg !50
  %367 = getelementptr float, ptr addrspace(3) @global_smem, i32 %366, !dbg !50
  %368 = getelementptr float, ptr addrspace(3) %367, i32 %364, !dbg !50
  %369 = bitcast float %309 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %368, <1 x i32> %369, i1 true) #4, !dbg !50
  %370 = or disjoint i32 %340, 576, !dbg !50
  %371 = lshr i32 %370, 6, !dbg !50
  %372 = and i32 %371, 56, !dbg !50
  %373 = getelementptr float, ptr addrspace(3) @global_smem, i32 %372, !dbg !50
  %374 = getelementptr float, ptr addrspace(3) %373, i32 %370, !dbg !50
  %375 = bitcast float %310 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %374, <1 x i32> %375, i1 true) #4, !dbg !50
  %376 = or disjoint i32 %340, 832, !dbg !50
  %377 = lshr i32 %376, 6, !dbg !50
  %378 = and i32 %377, 60, !dbg !50
  %379 = getelementptr float, ptr addrspace(3) @global_smem, i32 %378, !dbg !50
  %380 = getelementptr float, ptr addrspace(3) %379, i32 %376, !dbg !50
  %381 = bitcast float %311 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %380, <1 x i32> %381, i1 true) #4, !dbg !50
  %382 = or disjoint i32 %340, 128, !dbg !50
  %383 = getelementptr float, ptr addrspace(3) %343, i32 %382, !dbg !50
  %384 = bitcast float %312 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %383, <1 x i32> %384, i1 true) #4, !dbg !50
  %385 = or disjoint i32 %340, 384, !dbg !50
  %386 = lshr i32 %385, 6, !dbg !50
  %387 = and i32 %386, 52, !dbg !50
  %388 = getelementptr float, ptr addrspace(3) @global_smem, i32 %387, !dbg !50
  %389 = getelementptr float, ptr addrspace(3) %388, i32 %385, !dbg !50
  %390 = bitcast float %313 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %389, <1 x i32> %390, i1 true) #4, !dbg !50
  %391 = or disjoint i32 %340, 640, !dbg !50
  %392 = lshr i32 %391, 6, !dbg !50
  %393 = and i32 %392, 56, !dbg !50
  %394 = getelementptr float, ptr addrspace(3) @global_smem, i32 %393, !dbg !50
  %395 = getelementptr float, ptr addrspace(3) %394, i32 %391, !dbg !50
  %396 = bitcast float %314 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %395, <1 x i32> %396, i1 true) #4, !dbg !50
  %397 = or disjoint i32 %340, 896, !dbg !50
  %398 = lshr i32 %397, 6, !dbg !50
  %399 = and i32 %398, 60, !dbg !50
  %400 = getelementptr float, ptr addrspace(3) @global_smem, i32 %399, !dbg !50
  %401 = getelementptr float, ptr addrspace(3) %400, i32 %397, !dbg !50
  %402 = bitcast float %315 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %401, <1 x i32> %402, i1 true) #4, !dbg !50
  %403 = or disjoint i32 %340, 192, !dbg !50
  %404 = getelementptr float, ptr addrspace(3) %343, i32 %403, !dbg !50
  %405 = bitcast float %316 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %404, <1 x i32> %405, i1 true) #4, !dbg !50
  %406 = or disjoint i32 %340, 448, !dbg !50
  %407 = lshr i32 %406, 6, !dbg !50
  %408 = and i32 %407, 52, !dbg !50
  %409 = getelementptr float, ptr addrspace(3) @global_smem, i32 %408, !dbg !50
  %410 = getelementptr float, ptr addrspace(3) %409, i32 %406, !dbg !50
  %411 = bitcast float %317 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %410, <1 x i32> %411, i1 true) #4, !dbg !50
  %412 = or disjoint i32 %340, 704, !dbg !50
  %413 = lshr i32 %412, 6, !dbg !50
  %414 = and i32 %413, 56, !dbg !50
  %415 = getelementptr float, ptr addrspace(3) @global_smem, i32 %414, !dbg !50
  %416 = getelementptr float, ptr addrspace(3) %415, i32 %412, !dbg !50
  %417 = bitcast float %318 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %416, <1 x i32> %417, i1 true) #4, !dbg !50
  %418 = or disjoint i32 %340, 960, !dbg !50
  %419 = lshr i32 %418, 6, !dbg !50
  %420 = and i32 %419, 60, !dbg !50
  %421 = getelementptr float, ptr addrspace(3) @global_smem, i32 %420, !dbg !50
  %422 = getelementptr float, ptr addrspace(3) %421, i32 %418, !dbg !50
  %423 = bitcast float %319 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %422, <1 x i32> %423, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %424 = lshr i32 %15, 6, !dbg !50
  %425 = and i32 %424, 12, !dbg !50
  %426 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %425, !dbg !50
  %427 = getelementptr inbounds float, ptr addrspace(3) %426, i32 %341, !dbg !50
  %428 = or disjoint i32 %341, 1024, !dbg !50
  %429 = lshr i32 %428, 6, !dbg !50
  %430 = and i32 %429, 28, !dbg !50
  %431 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %430, !dbg !50
  %432 = getelementptr inbounds float, ptr addrspace(3) %431, i32 %428, !dbg !50
  %433 = load <4 x i32>, ptr addrspace(3) %432, align 16, !dbg !50
  %434 = or disjoint i32 %341, 2048, !dbg !50
  %435 = lshr i32 %434, 6, !dbg !50
  %436 = and i32 %435, 44, !dbg !50
  %437 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %436, !dbg !50
  %438 = getelementptr inbounds float, ptr addrspace(3) %437, i32 %434, !dbg !50
  %439 = load <4 x i32>, ptr addrspace(3) %438, align 16, !dbg !50
  %440 = or disjoint i32 %341, 3072, !dbg !50
  %441 = lshr i32 %440, 6, !dbg !50
  %442 = and i32 %441, 60, !dbg !50
  %443 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %442, !dbg !50
  %444 = getelementptr inbounds float, ptr addrspace(3) %443, i32 %440, !dbg !50
  %445 = load <4 x i32>, ptr addrspace(3) %444, align 16, !dbg !50
  %.extract = load i32, ptr addrspace(3) %427, align 16, !dbg !50
  %446 = getelementptr inbounds i8, ptr addrspace(3) %427, i32 4, !dbg !50
  %.extract18 = load i32, ptr addrspace(3) %446, align 4, !dbg !50
  %447 = getelementptr inbounds i8, ptr addrspace(3) %427, i32 8, !dbg !50
  %.extract19 = load i32, ptr addrspace(3) %447, align 8, !dbg !50
  %448 = getelementptr inbounds i8, ptr addrspace(3) %427, i32 12, !dbg !50
  %.extract20 = load i32, ptr addrspace(3) %448, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract18, i32 %.extract19, i32 %.extract20, ptr addrspace(1) %331, i1 %249) #4, !dbg !50
  %.extract21 = extractelement <4 x i32> %433, i64 0, !dbg !50
  %.extract22 = extractelement <4 x i32> %433, i64 1, !dbg !50
  %.extract23 = extractelement <4 x i32> %433, i64 2, !dbg !50
  %.extract24 = extractelement <4 x i32> %433, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract21, i32 %.extract22, i32 %.extract23, i32 %.extract24, ptr addrspace(1) %333, i1 %247) #4, !dbg !50
  %.extract25 = extractelement <4 x i32> %439, i64 0, !dbg !50
  %.extract26 = extractelement <4 x i32> %439, i64 1, !dbg !50
  %.extract27 = extractelement <4 x i32> %439, i64 2, !dbg !50
  %.extract28 = extractelement <4 x i32> %439, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract25, i32 %.extract26, i32 %.extract27, i32 %.extract28, ptr addrspace(1) %335, i1 %244) #4, !dbg !50
  %.extract29 = extractelement <4 x i32> %445, i64 0, !dbg !50
  %.extract30 = extractelement <4 x i32> %445, i64 1, !dbg !50
  %.extract31 = extractelement <4 x i32> %445, i64 2, !dbg !50
  %.extract32 = extractelement <4 x i32> %445, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract29, i32 %.extract30, i32 %.extract31, i32 %.extract32, ptr addrspace(1) %337, i1 %241) #4, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "clyobz5huld5kf7fnh77b7naj4mwpynk6m3cifkkmvkwlqk3b5jx.py", directory: "inductor_cache/ly")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_23, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_23, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_23", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_23", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 38, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 51, scope: !7)
!23 = !DILocation(line: 32, column: 43, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 43, scope: !7)
!26 = !DILocation(line: 34, column: 30, scope: !7)
!27 = !DILocation(line: 34, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 30, scope: !7)
!29 = !DILocation(line: 35, column: 35, scope: !7)
!30 = !DILocation(line: 36, column: 31, scope: !7)
!31 = !DILocation(line: 36, column: 36, scope: !7)
!32 = !DILocation(line: 37, column: 31, scope: !7)
!33 = !DILocation(line: 37, column: 36, scope: !7)
!34 = !DILocation(line: 40, column: 18, scope: !7)
!35 = !DILocation(line: 41, column: 26, scope: !7)
!36 = !DILocation(line: 38, column: 18, scope: !7)
!37 = !DILocation(line: 26, column: 44, scope: !7)
!38 = !DILocation(line: 31, column: 19, scope: !7)
!39 = !DILocation(line: 30, column: 19, scope: !7)
!40 = !DILocation(line: 43, column: 18, scope: !7)
!41 = !DILocation(line: 46, column: 19, scope: !7)
!42 = !DILocation(line: 47, column: 20, scope: !7)
!43 = !DILocation(line: 48, column: 20, scope: !7)
!44 = !DILocation(line: 49, column: 19, scope: !7)
!45 = !DILocation(line: 50, column: 33, scope: !7)
!46 = !DILocation(line: 50, column: 43, scope: !7)
!47 = !DILocation(line: 50, column: 30, scope: !7)
!48 = !DILocation(line: 50, column: 38, scope: !7)
!49 = !DILocation(line: 50, column: 25, scope: !7)
!50 = !DILocation(line: 50, column: 55, scope: !7)
!51 = !DILocation(line: 50, column: 4, scope: !7)
