INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/sources/sources/accelerometer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerometer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/Downloads/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/new/display8digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display8digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/new/hexto7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
WARNING: [VRFC 10-3380] identifier 'charcode_size' is used before its declaration [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/memIO.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/ram2port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2port_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/Downloads/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/sources_1/imports/Downloads/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/sound.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module montek_sound_Nexys4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/sources_1/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sim_1/imports/Downloads/tester_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
INFO: [VRFC 10-311] analyzing module selfcheck_nopause
