
---------- Begin Simulation Statistics ----------
final_tick                               190179736904000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828052                       # Number of bytes of host memory used
host_op_rate                                    64273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   273.28                       # Real time elapsed on the host
host_tick_rate                              106860795                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029203                       # Number of seconds simulated
sim_ticks                                 29202635250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       846833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1697978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3058382                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       172973                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4191105                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1885308                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3058382                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1173074                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4247981                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31044                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       115824                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15637694                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9200317                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       172996                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374943                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6470559                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     57396231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.306017                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.340295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     53179565     92.65%     92.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1133449      1.97%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       405031      0.71%     95.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       933747      1.63%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       158757      0.28%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       117293      0.20%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        55687      0.10%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        37759      0.07%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374943      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     57396231                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.840524                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.840524                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      53465725                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26343429                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1207985                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1997490                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173646                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1556673                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4578921                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390827                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              385218                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10940                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4247981                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            882390                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              57248931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16603640                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          219                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          347292                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072733                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       978707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1916352                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.284283                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     58401526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.494461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.758870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         53428593     91.48%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           296382      0.51%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           305540      0.52%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           331909      0.57%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           559505      0.96%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           809215      1.39%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227319      0.39%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218439      0.37%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2224624      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     58401526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221060                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3093840                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.562432                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16244857                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             385206                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19499988                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5078965                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27888                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       573310                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24028785                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15859651                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       380301                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32848963                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         258995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6353894                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173646                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6820003                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1202326                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43001                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1064                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1154958                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       306839                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1064                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       179654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21983984                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21216746                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.707530                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15554334                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.363268                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21275632                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50081102                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17678481                       # number of integer regfile writes
system.switch_cpus.ipc                       0.171218                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.171218                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        98857      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16781434     50.50%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          536      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15939032     47.97%     98.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       409407      1.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33229266                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2238694                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067371                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           90163      4.03%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2130628     95.17%     99.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17903      0.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35369103                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    127224015                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21216746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30493953                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24028785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33229266                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6464439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       125265                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9715583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58401526                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.568979                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.411609                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     47135095     80.71%     80.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3625930      6.21%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1776986      3.04%     89.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1368238      2.34%     92.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2183426      3.74%     96.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1175169      2.01%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       772834      1.32%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       212687      0.36%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       151161      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58401526                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.568943                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              882445                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       203477                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       161403                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5078965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       573310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22901327                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 58405248                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30479190                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7634528                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1751771                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20156472                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        119345                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67379241                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25455480                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32021111                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2801170                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          55821                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173646                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23194304                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9406416                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34407252                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1438                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2128                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9129336                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2115                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             80056071                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49084855                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       663157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836384                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         663157                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             847817                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40638                       # Transaction distribution
system.membus.trans_dist::CleanEvict           806195                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3327                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        847818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2549122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2549122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2549122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57074048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57074048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57074048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            851145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  851145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              851145                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2034622500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4776793750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29202635250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       303045                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1996157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    107588992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107592960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          881555                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2600832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2300292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.288293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.452968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1637135     71.17%     71.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 663157     28.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2300292                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1680597500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2128003500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       567591                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567591                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       567591                       # number of overall hits
system.l2.overall_hits::total                  567591                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       851082                       # number of demand (read+write) misses
system.l2.demand_misses::total                 851146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       851082                       # number of overall misses
system.l2.overall_misses::total                851146                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  86345881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86350962000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5081000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  86345881000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86350962000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.599914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.599932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.599914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.599932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83295.081967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101454.244127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101452.585103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83295.081967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101454.244127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101452.585103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40638                       # number of writebacks
system.l2.writebacks::total                     40638                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       851082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            851143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       851082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           851143                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77835091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77839562000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77835091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77839562000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.599914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.599930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.599914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.599930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73295.081967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91454.279376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91452.977937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73295.081967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91454.279376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91452.977937                       # average overall mshr miss latency
system.l2.replacements                         881555                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       262407                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           262407                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       262407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       262407                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       628436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        628436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4631                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3327                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    282496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     282496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.418070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84910.129246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84910.129246                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3327                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    249226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.418070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74910.129246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74910.129246                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5081000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83295.081967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81951.612903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4471000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73295.081967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73295.081967                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       562960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       847755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          847757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  86063385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86063385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.600940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101519.171223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101518.931722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       847755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       847755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  77585865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77585865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.600940                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.600939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91519.206610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91519.206610                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.822424                       # Cycle average of tags in use
system.l2.tags.total_refs                     1696578                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    881555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.924529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.809354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.005418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.064106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3950.941445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.033157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.964585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998004                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23576723                       # Number of tag accesses
system.l2.tags.data_accesses                 23576723                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     54469184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54473280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2600832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2600832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       851081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              851145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40638                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40638                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       133687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1865214681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1865354943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       133687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89061551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89061551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89061551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       133687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1865214681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1954416494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     40586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    850119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020841358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2518                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2518                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1626097                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      851142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40638                       # Number of write requests accepted
system.mem_ctrls.readBursts                    851142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             54027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            53743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2528                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  26686263750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4250900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             42627138750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31388.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50138.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                851142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40638                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  208991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  342659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  241705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       827242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.911317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.753794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.855489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       787763     95.23%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33897      4.10%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3938      0.48%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1069      0.13%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          332      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          144      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       827242                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     336.491660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.645202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7473.816985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2517     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2518                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.513086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2396     95.15%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.79%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      2.50%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      1.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2518                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54411520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2595840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54473088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2600832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1863.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1865.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29202517500                       # Total gap between requests
system.mem_ctrls.avgGap                      32746.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     54407616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2595840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 133686.565153396543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1863106378.387546300888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 88890607.911832198501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       851081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        40638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1957250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  42625181500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 598093614500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32086.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50083.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14717594.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     7.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2970032940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1578579585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3054920400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          106007760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2304900000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13158574830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        132846720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23305862235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        798.073942                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    239263000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    975000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27988361000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2936589180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1560803805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3015364800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          105715440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2304900000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13151055390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        139213440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23213642055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        794.916002                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    255567500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    975000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27972056500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29202624000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       882271                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           882282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       882271                       # number of overall hits
system.cpu.icache.overall_hits::total          882282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8728000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8728000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8728000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8728000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       882390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       882402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       882390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       882402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72733.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72733.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5173000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84803.278689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84803.278689                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       882271                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          882282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       882390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       882402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72733.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5173000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84803.278689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1764866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1764866                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1726040                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1726040                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1726040                       # number of overall hits
system.cpu.dcache.overall_hits::total         1726040                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2975215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2975215                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975217                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 201271346160                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201271346160                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 201271346160                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201271346160                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4701255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4701257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4701255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4701257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.632855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.632856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.632855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.632856                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67649.345059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67649.299584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67649.345059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67649.299584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39397212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1220479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.280123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       262407                       # number of writebacks
system.cpu.dcache.writebacks::total            262407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1556542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1556542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1556542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1556542                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418673                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  94581165693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94581165693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  94581165693                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94581165693                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301765                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301765                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66668.757136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66668.757136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66668.757136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66668.757136                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1467589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1467589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2967195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2967197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 200918066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 200918066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4434784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4434786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.669073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.669073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67713.131762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67713.086121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1556364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1556364                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  94237986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94237986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66796.084364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66796.084364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8020                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    353280160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    353280160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44049.895262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44049.895262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    343179193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    343179193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43761.692553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43761.692553                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190179736904000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.157142                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3143212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.217204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.157142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10821185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10821185                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190268205933500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828184                       # Number of bytes of host memory used
host_op_rate                                    89508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   793.34                       # Real time elapsed on the host
host_tick_rate                              111515150                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      71009643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088469                       # Number of seconds simulated
sim_ticks                                 88469029500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2995778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5991580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5249461                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107618                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9573353                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4631789                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5249461                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       617672                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9595958                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13509                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59943                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45753734                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26338969                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107618                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501736                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4605001                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4403686                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445399                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    176253349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.303231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.361258                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    164273292     93.20%     93.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2657129      1.51%     94.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1361089      0.77%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2790571      1.58%     97.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       179053      0.10%     97.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       236607      0.13%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        99125      0.06%     97.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        51482      0.03%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4605001      2.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    176253349                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428652                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661122     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445399                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.897935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.897935                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     167090747                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59184401                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2197637                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2598854                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107669                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4943152                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13171871                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119746                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              205302                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6339                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9595958                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            471434                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             176305346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34532315                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          215338                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.054233                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       525044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4645298                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.195166                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    176938059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.346264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.471681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        166112695     93.88%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           679311      0.38%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           683627      0.39%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           670945      0.38%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1209437      0.68%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2288823      1.29%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           470355      0.27%     97.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           478990      0.27%     97.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4343876      2.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    176938059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       131191                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8752943                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.582165                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60141223                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             205299                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        45257786                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13489532                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       304490                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57840812                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59935924                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       211377                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103007108                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         813364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      24761921                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107669                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      26265016                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4888246                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23079                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       860848                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       163980                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       106409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          56064596                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55897746                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.735804                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41252560                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.315917                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55926252                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165298172                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46895384                       # number of integer regfile writes
system.switch_cpus.ipc                       0.169551                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.169551                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64955      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42948413     41.61%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          291      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59986013     58.12%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       218812      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103218484                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8866276                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.085898                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           57617      0.65%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8797705     99.23%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10954      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112019805                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    392398906                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55897746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62236321                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57840812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103218484                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4395418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       157602                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6884799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    176938059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.583359                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.401934                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    141445239     79.94%     79.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11551275      6.53%     86.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5403896      3.05%     89.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3910332      2.21%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7828830      4.42%     96.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3890901      2.20%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2261542      1.28%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       379008      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       267036      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    176938059                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.583359                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              471434                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59317                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        74148                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13489532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       304490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77994735                       # number of misc regfile reads
system.switch_cpus.numCycles                176938059                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        79349171                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303541                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       27950674                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3715764                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       78964480                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        207850                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156748963                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58614629                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76644868                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5460851                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          39726                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107669                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      88303867                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6341335                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76027179                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          737                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1075                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30086424                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1075                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            229497433                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116387565                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2290377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2290377                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2994963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        20433                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2975345                       # Transaction distribution
system.membus.trans_dist::ReadExReq               837                       # Transaction distribution
system.membus.trans_dist::ReadExResp              837                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2994965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8987380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8987380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8987380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    193038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193038912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2995802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2995802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2995802                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6634175500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16889178500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  88469029500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       648192                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7518673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2918                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15465849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15465849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    370114688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              370114688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3011582                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1307712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8166865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.280448                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5876488     71.96%     71.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2290377     28.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8166865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5783042000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7732924500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2159481                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2159481                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2159481                       # number of overall hits
system.l2.overall_hits::total                 2159481                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2995802                       # number of demand (read+write) misses
system.l2.demand_misses::total                2995802                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2995802                       # number of overall misses
system.l2.overall_misses::total               2995802                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 305483325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     305483325500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 305483325500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    305483325500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.581113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.581113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.581113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.581113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101970.465839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101970.465839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101970.465839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101970.465839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               20433                       # number of writebacks
system.l2.writebacks::total                     20433                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2995802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2995802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2995802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2995802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 275525315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 275525315500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 275525315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 275525315500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.581113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.581113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.581113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.581113                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91970.469177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91970.469177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91970.469177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91970.469177                       # average overall mshr miss latency
system.l2.replacements                        3011582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       627759                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           627759                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       627759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       627759                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2274573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2274573                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2081                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          837                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 837                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77955500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77955500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.286840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.286840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93136.798088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93136.798088                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     69585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.286840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286840                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83136.798088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83136.798088                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2157400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2157400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2994965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2994965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 305405370000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 305405370000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.581280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.581280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101972.934575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101972.934575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2994965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2994965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 275455730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 275455730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.581280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.581280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91972.937914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91972.937914                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     8547359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3015678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.834308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.646035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.078423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4070.275542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85496110                       # Number of tag accesses
system.l2.tags.data_accesses                 85496110                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88469029500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    191731200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          191731200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1307712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1307712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2995800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2995800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        20433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20433                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2167212652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2167212652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14781580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14781580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14781580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2167212652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2181994231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2991715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028109534750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5632014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2995802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      20433                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2995802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    20433                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4087                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            183690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            183466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            181871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            188321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           186373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           189766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           187646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           189495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           193388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1263                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  95562697000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14958575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            151657353250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31942.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50692.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2995802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                20433                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  605213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1253966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  921994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  210542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2952909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.282684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.801534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.413331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2905008     98.38%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        45682      1.55%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1523      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          159      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2952909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2295.195893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    105.857142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13715.228324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         1213     95.81%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           16      1.26%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575           10      0.79%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            6      0.47%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            3      0.24%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            2      0.16%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-57343            4      0.32%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-65535            2      0.16%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-81919            1      0.08%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            1      0.08%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            1      0.08%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-114687            2      0.16%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.08%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::172032-180223            2      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.094787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.088250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1211     95.66%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.87%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      2.21%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      1.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              191469760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  261568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1304064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               191731328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1307712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2164.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2167.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88469068000                       # Total gap between requests
system.mem_ctrls.avgGap                      29330.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    191469760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1304064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2164257493.069933414459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14740344.811853054911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2995802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        20433                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 151657353250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2078459810750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50623.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 101720736.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     1.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10645668600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5658310845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10789732380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           53645940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6983539680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40031107980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        261700320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        74423705745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        841.240219                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    359458250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2954120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85155451250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10438094520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5547978810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10571105580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           52716780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6983539680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40018906560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        271975200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        73884317130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        835.143299                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    386036000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2954120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85128873500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   117671653500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1353705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1353716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1353705                       # number of overall hits
system.cpu.icache.overall_hits::total         1353716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8728000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8728000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8728000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8728000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1353824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1353836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1353824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1353836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72733.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72733.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5173000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84803.278689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84803.278689                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1353705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1353716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1353824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1353836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73344.537815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72733.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5173000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5173000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84803.278689                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84803.278689                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1353778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21835.129032                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2707734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2707734                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4282089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4282089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4282089                       # number of overall hits
system.cpu.dcache.overall_hits::total         4282089                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13564629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13564631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13564629                       # number of overall misses
system.cpu.dcache.overall_misses::total      13564631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 915136835124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 915136835124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 915136835124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 915136835124                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17846718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17846720                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17846718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17846720                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.760063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.760063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.760063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.760063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67464.936573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67464.926626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67464.936573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67464.926626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    194633615                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6175218                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.518501                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       890166                       # number of writebacks
system.cpu.dcache.writebacks::total            890166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6990673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6990673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6990673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6990673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 430904713207                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 430904713207                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 430904713207                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 430904713207                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368357                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65547.246317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65547.246317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65547.246317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65547.246317                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3886104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3886104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13553633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13553635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 914675092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 914675092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17439737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17439739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.777170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.777170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67485.602716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67485.592758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6990395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6990395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6563238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 430457237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 430457237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65586.108107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65586.108107                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    461743124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    461743124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41991.917425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41991.917425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    447476207                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    447476207                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41749.972663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41749.972663                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190268205933500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.633199                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10856043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.651372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.633198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42267394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42267394                       # Number of data accesses

---------- End Simulation Statistics   ----------
