# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/jesd204_phy_dac.xci
# IP: The module: 'jesd204_phy_dac' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==jesd204_phy_dac_gt || ORIG_REF_NAME==jesd204_phy_dac_gt}]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==jesd204_phy_dac_gt || ORIG_REF_NAME==jesd204_phy_dac_gt}] {/inst }]/inst ]]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_ooc.xdc

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# IP: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/jesd204_phy_dac.xci
# IP: The module: 'jesd204_phy_dac' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==jesd204_phy_dac_gt || ORIG_REF_NAME==jesd204_phy_dac_gt}]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==jesd204_phy_dac_gt || ORIG_REF_NAME==jesd204_phy_dac_gt}] {/inst }]/inst ]]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/ip_0/jesd204_phy_dac_gt_ooc.xdc

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/jesd204_phy_dac/synth/jesd204_phy_dac_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'jesd204_phy_dac'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
