<stg><name>lab7_z2</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8 %store_ln8 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln8 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln8 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:2 %b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:5 %c_addr = getelementptr i64 %c, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:6 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint..0:14 %store_ln8 = store i8 %add_ln8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:3 %b_load = load i7 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint..0:6 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..0:4 %bitcast_ln10 = bitcast i64 %b_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..0:7 %bitcast_ln10_1 = bitcast i64 %c_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..0:8 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..0:8 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..0:8 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..0:8 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint..0:8 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint..0:9 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:0 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint..0:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint..0:10 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint..0:11 %bitcast_ln11 = bitcast i64 %temp_mult

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint..0:12 %a_addr = getelementptr i64 %a, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
fpga_resource_hint..0:13 %store_ln11 = store i64 %bitcast_ln11, i7 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint..0:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="empty_2" to="spectopmodule_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="a" to="specinterface_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="77" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="81" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="82" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="83" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="a" to="specbitsmap_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="94" from="b" to="specinterface_ln0" fromId="60" toId="14">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="98" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="102" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="103" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="111" from="b" to="specbitsmap_ln0" fromId="60" toId="15">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="16">
</dataflow>
<dataflow id="113" from="c" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="117" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="120" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="121" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="122" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="127" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="128" from="empty_1" to="specinterface_ln0" fromId="76" toId="16">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="130" from="c" to="specbitsmap_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln8" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="i" to="store_ln8" fromId="10" toId="18">
</dataflow>
<dataflow id="134" from="i" to="i_1" fromId="10" toId="20">
</dataflow>
<dataflow id="135" from="i_1" to="zext_ln8" fromId="20" toId="21">
</dataflow>
<dataflow id="136" from="i_1" to="icmp_ln8" fromId="20" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_137" to="icmp_ln8" fromId="137" toId="22">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="139" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_141" to="empty" fromId="141" toId="23">
</dataflow>
<dataflow id="145" from="i_1" to="add_ln8" fromId="20" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln8" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="icmp_ln8" to="br_ln8" fromId="22" toId="25">
</dataflow>
<dataflow id="149" from="b" to="b_addr" fromId="60" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_150" to="b_addr" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="zext_ln8" to="b_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="153" from="b_addr" to="b_load" fromId="26" toId="27">
</dataflow>
<dataflow id="154" from="c" to="c_addr" fromId="61" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_150" to="c_addr" fromId="150" toId="28">
</dataflow>
<dataflow id="156" from="zext_ln8" to="c_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="157" from="c_addr" to="c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="add_ln8" to="store_ln8" fromId="24" toId="30">
</dataflow>
<dataflow id="159" from="i" to="store_ln8" fromId="10" toId="30">
</dataflow>
<dataflow id="160" from="b_addr" to="b_load" fromId="26" toId="32">
</dataflow>
<dataflow id="161" from="c_addr" to="c_load" fromId="28" toId="33">
</dataflow>
<dataflow id="162" from="b_load" to="bitcast_ln10" fromId="32" toId="34">
</dataflow>
<dataflow id="163" from="c_load" to="bitcast_ln10_1" fromId="33" toId="35">
</dataflow>
<dataflow id="164" from="bitcast_ln10" to="temp_mult" fromId="34" toId="36">
</dataflow>
<dataflow id="165" from="bitcast_ln10_1" to="temp_mult" fromId="35" toId="36">
</dataflow>
<dataflow id="166" from="bitcast_ln10" to="temp_mult" fromId="34" toId="37">
</dataflow>
<dataflow id="167" from="bitcast_ln10_1" to="temp_mult" fromId="35" toId="37">
</dataflow>
<dataflow id="168" from="bitcast_ln10" to="temp_mult" fromId="34" toId="38">
</dataflow>
<dataflow id="169" from="bitcast_ln10_1" to="temp_mult" fromId="35" toId="38">
</dataflow>
<dataflow id="170" from="bitcast_ln10" to="temp_mult" fromId="34" toId="39">
</dataflow>
<dataflow id="171" from="bitcast_ln10_1" to="temp_mult" fromId="35" toId="39">
</dataflow>
<dataflow id="172" from="bitcast_ln10" to="temp_mult" fromId="34" toId="40">
</dataflow>
<dataflow id="173" from="bitcast_ln10_1" to="temp_mult" fromId="35" toId="40">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="174" toId="41">
</dataflow>
<dataflow id="176" from="temp_mult" to="specfucore_ln6" fromId="40" toId="41">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specfucore_ln6" fromId="177" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specfucore_ln6" fromId="179" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specfucore_ln6" fromId="181" toId="41">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="183" toId="42">
</dataflow>
<dataflow id="186" from="empty_3" to="specloopname_ln8" fromId="185" toId="42">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="187" toId="43">
</dataflow>
<dataflow id="190" from="empty" to="rbegin" fromId="189" toId="43">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="191" toId="44">
</dataflow>
<dataflow id="193" from="empty" to="rend" fromId="189" toId="44">
</dataflow>
<dataflow id="194" from="rbegin" to="rend" fromId="43" toId="44">
</dataflow>
<dataflow id="195" from="temp_mult" to="bitcast_ln11" fromId="40" toId="45">
</dataflow>
<dataflow id="196" from="a" to="a_addr" fromId="59" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_150" to="a_addr" fromId="150" toId="46">
</dataflow>
<dataflow id="198" from="zext_ln8" to="a_addr" fromId="21" toId="46">
</dataflow>
<dataflow id="199" from="bitcast_ln11" to="store_ln11" fromId="45" toId="47">
</dataflow>
<dataflow id="200" from="a_addr" to="store_ln11" fromId="46" toId="47">
</dataflow>
<dataflow id="201" from="icmp_ln8" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
