#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe8d430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe8d5c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe7d5d0 .functor NOT 1, L_0xeef800, C4<0>, C4<0>, C4<0>;
L_0xeef5e0 .functor XOR 2, L_0xeef4a0, L_0xeef540, C4<00>, C4<00>;
L_0xeef6f0 .functor XOR 2, L_0xeef5e0, L_0xeef650, C4<00>, C4<00>;
v0xee74a0_0 .net *"_ivl_10", 1 0, L_0xeef650;  1 drivers
v0xee75a0_0 .net *"_ivl_12", 1 0, L_0xeef6f0;  1 drivers
v0xee7680_0 .net *"_ivl_2", 1 0, L_0xeee6f0;  1 drivers
v0xee7740_0 .net *"_ivl_4", 1 0, L_0xeef4a0;  1 drivers
v0xee7820_0 .net *"_ivl_6", 1 0, L_0xeef540;  1 drivers
v0xee7950_0 .net *"_ivl_8", 1 0, L_0xeef5e0;  1 drivers
v0xee7a30_0 .net "a", 0 0, v0xee0b50_0;  1 drivers
v0xee7ad0_0 .net "b", 0 0, v0xee0bf0_0;  1 drivers
v0xee7b70_0 .net "c", 0 0, v0xee0c90_0;  1 drivers
v0xee7c10_0 .var "clk", 0 0;
v0xee7cb0_0 .net "d", 0 0, v0xee0dd0_0;  1 drivers
v0xee7d50_0 .net "out_pos_dut", 0 0, L_0xeef190;  1 drivers
v0xee7df0_0 .net "out_pos_ref", 0 0, L_0xee9320;  1 drivers
v0xee7e90_0 .net "out_sop_dut", 0 0, L_0xeea400;  1 drivers
v0xee7f30_0 .net "out_sop_ref", 0 0, L_0xebbd00;  1 drivers
v0xee7fd0_0 .var/2u "stats1", 223 0;
v0xee8070_0 .var/2u "strobe", 0 0;
v0xee8110_0 .net "tb_match", 0 0, L_0xeef800;  1 drivers
v0xee81e0_0 .net "tb_mismatch", 0 0, L_0xe7d5d0;  1 drivers
v0xee8280_0 .net "wavedrom_enable", 0 0, v0xee10a0_0;  1 drivers
v0xee8350_0 .net "wavedrom_title", 511 0, v0xee1140_0;  1 drivers
L_0xeee6f0 .concat [ 1 1 0 0], L_0xee9320, L_0xebbd00;
L_0xeef4a0 .concat [ 1 1 0 0], L_0xee9320, L_0xebbd00;
L_0xeef540 .concat [ 1 1 0 0], L_0xeef190, L_0xeea400;
L_0xeef650 .concat [ 1 1 0 0], L_0xee9320, L_0xebbd00;
L_0xeef800 .cmp/eeq 2, L_0xeee6f0, L_0xeef6f0;
S_0xe8d750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe8d5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe7d9b0 .functor AND 1, v0xee0c90_0, v0xee0dd0_0, C4<1>, C4<1>;
L_0xe7dd90 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xe7e170 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xe7e3f0 .functor AND 1, L_0xe7dd90, L_0xe7e170, C4<1>, C4<1>;
L_0xe981b0 .functor AND 1, L_0xe7e3f0, v0xee0c90_0, C4<1>, C4<1>;
L_0xebbd00 .functor OR 1, L_0xe7d9b0, L_0xe981b0, C4<0>, C4<0>;
L_0xee87a0 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xee8810 .functor OR 1, L_0xee87a0, v0xee0dd0_0, C4<0>, C4<0>;
L_0xee8920 .functor AND 1, v0xee0c90_0, L_0xee8810, C4<1>, C4<1>;
L_0xee89e0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xee8ab0 .functor OR 1, L_0xee89e0, v0xee0bf0_0, C4<0>, C4<0>;
L_0xee8b20 .functor AND 1, L_0xee8920, L_0xee8ab0, C4<1>, C4<1>;
L_0xee8ca0 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xee8d10 .functor OR 1, L_0xee8ca0, v0xee0dd0_0, C4<0>, C4<0>;
L_0xee8c30 .functor AND 1, v0xee0c90_0, L_0xee8d10, C4<1>, C4<1>;
L_0xee8ea0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xee8fa0 .functor OR 1, L_0xee8ea0, v0xee0dd0_0, C4<0>, C4<0>;
L_0xee9060 .functor AND 1, L_0xee8c30, L_0xee8fa0, C4<1>, C4<1>;
L_0xee9210 .functor XNOR 1, L_0xee8b20, L_0xee9060, C4<0>, C4<0>;
v0xe7cf00_0 .net *"_ivl_0", 0 0, L_0xe7d9b0;  1 drivers
v0xe7d300_0 .net *"_ivl_12", 0 0, L_0xee87a0;  1 drivers
v0xe7d6e0_0 .net *"_ivl_14", 0 0, L_0xee8810;  1 drivers
v0xe7dac0_0 .net *"_ivl_16", 0 0, L_0xee8920;  1 drivers
v0xe7dea0_0 .net *"_ivl_18", 0 0, L_0xee89e0;  1 drivers
v0xe7e280_0 .net *"_ivl_2", 0 0, L_0xe7dd90;  1 drivers
v0xe7e500_0 .net *"_ivl_20", 0 0, L_0xee8ab0;  1 drivers
v0xedf0c0_0 .net *"_ivl_24", 0 0, L_0xee8ca0;  1 drivers
v0xedf1a0_0 .net *"_ivl_26", 0 0, L_0xee8d10;  1 drivers
v0xedf280_0 .net *"_ivl_28", 0 0, L_0xee8c30;  1 drivers
v0xedf360_0 .net *"_ivl_30", 0 0, L_0xee8ea0;  1 drivers
v0xedf440_0 .net *"_ivl_32", 0 0, L_0xee8fa0;  1 drivers
v0xedf520_0 .net *"_ivl_36", 0 0, L_0xee9210;  1 drivers
L_0x7f4bcdfd7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xedf5e0_0 .net *"_ivl_38", 0 0, L_0x7f4bcdfd7018;  1 drivers
v0xedf6c0_0 .net *"_ivl_4", 0 0, L_0xe7e170;  1 drivers
v0xedf7a0_0 .net *"_ivl_6", 0 0, L_0xe7e3f0;  1 drivers
v0xedf880_0 .net *"_ivl_8", 0 0, L_0xe981b0;  1 drivers
v0xedf960_0 .net "a", 0 0, v0xee0b50_0;  alias, 1 drivers
v0xedfa20_0 .net "b", 0 0, v0xee0bf0_0;  alias, 1 drivers
v0xedfae0_0 .net "c", 0 0, v0xee0c90_0;  alias, 1 drivers
v0xedfba0_0 .net "d", 0 0, v0xee0dd0_0;  alias, 1 drivers
v0xedfc60_0 .net "out_pos", 0 0, L_0xee9320;  alias, 1 drivers
v0xedfd20_0 .net "out_sop", 0 0, L_0xebbd00;  alias, 1 drivers
v0xedfde0_0 .net "pos0", 0 0, L_0xee8b20;  1 drivers
v0xedfea0_0 .net "pos1", 0 0, L_0xee9060;  1 drivers
L_0xee9320 .functor MUXZ 1, L_0x7f4bcdfd7018, L_0xee8b20, L_0xee9210, C4<>;
S_0xee0020 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe8d5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xee0b50_0 .var "a", 0 0;
v0xee0bf0_0 .var "b", 0 0;
v0xee0c90_0 .var "c", 0 0;
v0xee0d30_0 .net "clk", 0 0, v0xee7c10_0;  1 drivers
v0xee0dd0_0 .var "d", 0 0;
v0xee0ec0_0 .var/2u "fail", 0 0;
v0xee0f60_0 .var/2u "fail1", 0 0;
v0xee1000_0 .net "tb_match", 0 0, L_0xeef800;  alias, 1 drivers
v0xee10a0_0 .var "wavedrom_enable", 0 0;
v0xee1140_0 .var "wavedrom_title", 511 0;
E_0xe8bd30/0 .event negedge, v0xee0d30_0;
E_0xe8bd30/1 .event posedge, v0xee0d30_0;
E_0xe8bd30 .event/or E_0xe8bd30/0, E_0xe8bd30/1;
S_0xee0350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xee0020;
 .timescale -12 -12;
v0xee0590_0 .var/2s "i", 31 0;
E_0xe8bbd0 .event posedge, v0xee0d30_0;
S_0xee0690 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xee0020;
 .timescale -12 -12;
v0xee0890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xee0970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xee0020;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xee1320 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe8d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
P_0xee14e0 .param/l "INPUT_0" 0 4 11, C4<0000>;
P_0xee1520 .param/l "INPUT_1" 0 4 12, C4<0001>;
P_0xee1560 .param/l "INPUT_10" 0 4 21, C4<1010>;
P_0xee15a0 .param/l "INPUT_11" 0 4 22, C4<1011>;
P_0xee15e0 .param/l "INPUT_12" 0 4 23, C4<1100>;
P_0xee1620 .param/l "INPUT_13" 0 4 24, C4<1101>;
P_0xee1660 .param/l "INPUT_14" 0 4 25, C4<1110>;
P_0xee16a0 .param/l "INPUT_15" 0 4 26, C4<1111>;
P_0xee16e0 .param/l "INPUT_2" 0 4 13, C4<0010>;
P_0xee1720 .param/l "INPUT_3" 0 4 14, C4<0011>;
P_0xee1760 .param/l "INPUT_4" 0 4 15, C4<0100>;
P_0xee17a0 .param/l "INPUT_5" 0 4 16, C4<0101>;
P_0xee17e0 .param/l "INPUT_6" 0 4 17, C4<0110>;
P_0xee1820 .param/l "INPUT_7" 0 4 18, C4<0111>;
P_0xee1860 .param/l "INPUT_8" 0 4 19, C4<1000>;
P_0xee18a0 .param/l "INPUT_9" 0 4 20, C4<1001>;
L_0xee94d0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xee9560 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xee9700 .functor AND 1, L_0xee94d0, L_0xee9560, C4<1>, C4<1>;
L_0xee9810 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xee99c0 .functor AND 1, L_0xee9700, L_0xee9810, C4<1>, C4<1>;
L_0xee9ad0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xee9c90 .functor AND 1, L_0xee99c0, L_0xee9ad0, C4<1>, C4<1>;
L_0xeea090 .functor OR 1, L_0xee9c90, L_0xee9f50, C4<0>, C4<0>;
L_0xeea400 .functor OR 1, L_0xeea090, L_0xeea290, C4<0>, C4<0>;
L_0xeea560 .functor AND 1, v0xee0b50_0, v0xee0bf0_0, C4<1>, C4<1>;
L_0xeea630 .functor AND 1, L_0xeea560, v0xee0c90_0, C4<1>, C4<1>;
L_0xeea6a0 .functor AND 1, L_0xeea630, v0xee0dd0_0, C4<1>, C4<1>;
L_0xeea7d0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeea840 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeea760 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeea930 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeeadf0 .functor AND 1, L_0xeea6a0, L_0xeeac70, C4<1>, C4<1>;
L_0xeeaf50 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeeb060 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeeb0d0 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeeb1f0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeeb530 .functor AND 1, L_0xeeadf0, L_0xeeb3a0, C4<1>, C4<1>;
L_0xeeb700 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeeb770 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeeb8b0 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeeb920 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeebdf0 .functor AND 1, L_0xeeb530, L_0xeebc50, C4<1>, C4<1>;
L_0xeebeb0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeec010 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeec080 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeec1f0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeec620 .functor AND 1, L_0xeebdf0, L_0xeec470, C4<1>, C4<1>;
L_0xeec840 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeec8b0 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeeca40 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeeccc0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeec5b0 .functor AND 1, L_0xeec620, L_0xeed280, C4<1>, C4<1>;
L_0xeed4e0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeecf40 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeecfb0 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeed8b0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeedc80 .functor AND 1, L_0xeec5b0, L_0xeedab0, C4<1>, C4<1>;
L_0xeedef0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeedf60 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeee140 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeee1b0 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeee790 .functor AND 1, L_0xeedc80, L_0xeee5b0, C4<1>, C4<1>;
L_0xeee8a0 .functor NOT 1, v0xee0b50_0, C4<0>, C4<0>, C4<0>;
L_0xeeeaa0 .functor NOT 1, v0xee0bf0_0, C4<0>, C4<0>, C4<0>;
L_0xeeeb10 .functor NOT 1, v0xee0c90_0, C4<0>, C4<0>, C4<0>;
L_0xeeed20 .functor NOT 1, v0xee0dd0_0, C4<0>, C4<0>, C4<0>;
L_0xeef190 .functor AND 1, L_0xeee790, L_0xeeefa0, C4<1>, C4<1>;
v0xee1ff0_0 .net *"_ivl_0", 0 0, L_0xee94d0;  1 drivers
v0xee20d0_0 .net *"_ivl_10", 0 0, L_0xee9ad0;  1 drivers
L_0x7f4bcdfd7210 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xee21b0_0 .net/2u *"_ivl_100", 3 0, L_0x7f4bcdfd7210;  1 drivers
v0xee22a0_0 .net *"_ivl_102", 0 0, L_0xeec840;  1 drivers
v0xee2380_0 .net *"_ivl_104", 0 0, L_0xeec8b0;  1 drivers
v0xee24b0_0 .net *"_ivl_106", 0 0, L_0xeeca40;  1 drivers
v0xee2590_0 .net *"_ivl_108", 0 0, L_0xeeccc0;  1 drivers
v0xee2670_0 .net *"_ivl_110", 3 0, L_0xeed070;  1 drivers
v0xee2750_0 .net *"_ivl_112", 0 0, L_0xeed280;  1 drivers
v0xee28a0_0 .net *"_ivl_114", 0 0, L_0xeec5b0;  1 drivers
L_0x7f4bcdfd7258 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xee2980_0 .net/2u *"_ivl_116", 3 0, L_0x7f4bcdfd7258;  1 drivers
v0xee2a60_0 .net *"_ivl_118", 0 0, L_0xeed4e0;  1 drivers
v0xee2b40_0 .net *"_ivl_12", 0 0, L_0xee9c90;  1 drivers
v0xee2c20_0 .net *"_ivl_120", 0 0, L_0xeecf40;  1 drivers
v0xee2d00_0 .net *"_ivl_122", 0 0, L_0xeecfb0;  1 drivers
v0xee2de0_0 .net *"_ivl_124", 0 0, L_0xeed8b0;  1 drivers
v0xee2ec0_0 .net *"_ivl_126", 3 0, L_0xeed920;  1 drivers
v0xee30b0_0 .net *"_ivl_128", 0 0, L_0xeedab0;  1 drivers
v0xee3170_0 .net *"_ivl_130", 0 0, L_0xeedc80;  1 drivers
L_0x7f4bcdfd72a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xee3250_0 .net/2u *"_ivl_132", 3 0, L_0x7f4bcdfd72a0;  1 drivers
v0xee3330_0 .net *"_ivl_134", 0 0, L_0xeedef0;  1 drivers
v0xee3410_0 .net *"_ivl_136", 0 0, L_0xeedf60;  1 drivers
v0xee34f0_0 .net *"_ivl_138", 0 0, L_0xeee140;  1 drivers
L_0x7f4bcdfd7060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xee35d0_0 .net/2u *"_ivl_14", 3 0, L_0x7f4bcdfd7060;  1 drivers
v0xee36b0_0 .net *"_ivl_140", 0 0, L_0xeee1b0;  1 drivers
v0xee3790_0 .net *"_ivl_142", 3 0, L_0xeee3a0;  1 drivers
v0xee3870_0 .net *"_ivl_144", 0 0, L_0xeee5b0;  1 drivers
v0xee3930_0 .net *"_ivl_146", 0 0, L_0xeee790;  1 drivers
L_0x7f4bcdfd72e8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xee3a10_0 .net/2u *"_ivl_148", 3 0, L_0x7f4bcdfd72e8;  1 drivers
v0xee3af0_0 .net *"_ivl_150", 0 0, L_0xeee8a0;  1 drivers
v0xee3bd0_0 .net *"_ivl_152", 0 0, L_0xeeeaa0;  1 drivers
v0xee3cb0_0 .net *"_ivl_154", 0 0, L_0xeeeb10;  1 drivers
v0xee3d90_0 .net *"_ivl_156", 0 0, L_0xeeed20;  1 drivers
v0xee4080_0 .net *"_ivl_158", 3 0, L_0xeeed90;  1 drivers
v0xee4160_0 .net *"_ivl_16", 3 0, L_0xee9da0;  1 drivers
v0xee4240_0 .net *"_ivl_160", 0 0, L_0xeeefa0;  1 drivers
v0xee4300_0 .net *"_ivl_18", 0 0, L_0xee9f50;  1 drivers
v0xee43c0_0 .net *"_ivl_2", 0 0, L_0xee9560;  1 drivers
v0xee44a0_0 .net *"_ivl_20", 0 0, L_0xeea090;  1 drivers
L_0x7f4bcdfd70a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xee4580_0 .net/2u *"_ivl_22", 3 0, L_0x7f4bcdfd70a8;  1 drivers
v0xee4660_0 .net *"_ivl_24", 3 0, L_0xeea1f0;  1 drivers
v0xee4740_0 .net *"_ivl_26", 0 0, L_0xeea290;  1 drivers
v0xee4800_0 .net *"_ivl_30", 0 0, L_0xeea560;  1 drivers
v0xee48e0_0 .net *"_ivl_32", 0 0, L_0xeea630;  1 drivers
v0xee49c0_0 .net *"_ivl_34", 0 0, L_0xeea6a0;  1 drivers
L_0x7f4bcdfd70f0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0xee4aa0_0 .net/2u *"_ivl_36", 3 0, L_0x7f4bcdfd70f0;  1 drivers
v0xee4b80_0 .net *"_ivl_38", 0 0, L_0xeea7d0;  1 drivers
v0xee4c60_0 .net *"_ivl_4", 0 0, L_0xee9700;  1 drivers
v0xee4d40_0 .net *"_ivl_40", 0 0, L_0xeea840;  1 drivers
v0xee4e20_0 .net *"_ivl_42", 0 0, L_0xeea760;  1 drivers
v0xee4f00_0 .net *"_ivl_44", 0 0, L_0xeea930;  1 drivers
v0xee4fe0_0 .net *"_ivl_46", 3 0, L_0xeeaa30;  1 drivers
v0xee50c0_0 .net *"_ivl_48", 0 0, L_0xeeac70;  1 drivers
v0xee5180_0 .net *"_ivl_50", 0 0, L_0xeeadf0;  1 drivers
L_0x7f4bcdfd7138 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0xee5260_0 .net/2u *"_ivl_52", 3 0, L_0x7f4bcdfd7138;  1 drivers
v0xee5340_0 .net *"_ivl_54", 0 0, L_0xeeaf50;  1 drivers
v0xee5420_0 .net *"_ivl_56", 0 0, L_0xeeb060;  1 drivers
v0xee5500_0 .net *"_ivl_58", 0 0, L_0xeeb0d0;  1 drivers
v0xee55e0_0 .net *"_ivl_6", 0 0, L_0xee9810;  1 drivers
v0xee56c0_0 .net *"_ivl_60", 0 0, L_0xeeb1f0;  1 drivers
v0xee57a0_0 .net *"_ivl_62", 3 0, L_0xeeafc0;  1 drivers
v0xee5880_0 .net *"_ivl_64", 0 0, L_0xeeb3a0;  1 drivers
v0xee5940_0 .net *"_ivl_66", 0 0, L_0xeeb530;  1 drivers
L_0x7f4bcdfd7180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xee5a20_0 .net/2u *"_ivl_68", 3 0, L_0x7f4bcdfd7180;  1 drivers
v0xee5b00_0 .net *"_ivl_70", 0 0, L_0xeeb700;  1 drivers
v0xee5ff0_0 .net *"_ivl_72", 0 0, L_0xeeb770;  1 drivers
v0xee60d0_0 .net *"_ivl_74", 0 0, L_0xeeb8b0;  1 drivers
v0xee61b0_0 .net *"_ivl_76", 0 0, L_0xeeb920;  1 drivers
v0xee6290_0 .net *"_ivl_78", 3 0, L_0xeeba70;  1 drivers
v0xee6370_0 .net *"_ivl_8", 0 0, L_0xee99c0;  1 drivers
v0xee6450_0 .net *"_ivl_80", 0 0, L_0xeebc50;  1 drivers
v0xee6510_0 .net *"_ivl_82", 0 0, L_0xeebdf0;  1 drivers
L_0x7f4bcdfd71c8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xee65f0_0 .net/2u *"_ivl_84", 3 0, L_0x7f4bcdfd71c8;  1 drivers
v0xee66d0_0 .net *"_ivl_86", 0 0, L_0xeebeb0;  1 drivers
v0xee67b0_0 .net *"_ivl_88", 0 0, L_0xeec010;  1 drivers
v0xee6890_0 .net *"_ivl_90", 0 0, L_0xeec080;  1 drivers
v0xee6970_0 .net *"_ivl_92", 0 0, L_0xeec1f0;  1 drivers
v0xee6a50_0 .net *"_ivl_94", 3 0, L_0xeec260;  1 drivers
v0xee6b30_0 .net *"_ivl_96", 0 0, L_0xeec470;  1 drivers
v0xee6bf0_0 .net *"_ivl_98", 0 0, L_0xeec620;  1 drivers
v0xee6cd0_0 .net "a", 0 0, v0xee0b50_0;  alias, 1 drivers
v0xee6d70_0 .net "b", 0 0, v0xee0bf0_0;  alias, 1 drivers
v0xee6e60_0 .net "c", 0 0, v0xee0c90_0;  alias, 1 drivers
v0xee6f50_0 .net "d", 0 0, v0xee0dd0_0;  alias, 1 drivers
v0xee7040_0 .net "out_pos", 0 0, L_0xeef190;  alias, 1 drivers
v0xee7100_0 .net "out_sop", 0 0, L_0xeea400;  alias, 1 drivers
L_0xee9da0 .concat [ 1 1 1 1], v0xee0dd0_0, v0xee0c90_0, v0xee0bf0_0, v0xee0b50_0;
L_0xee9f50 .cmp/eq 4, L_0x7f4bcdfd7060, L_0xee9da0;
L_0xeea1f0 .concat [ 1 1 1 1], v0xee0dd0_0, v0xee0c90_0, v0xee0bf0_0, v0xee0b50_0;
L_0xeea290 .cmp/eq 4, L_0x7f4bcdfd70a8, L_0xeea1f0;
L_0xeeaa30 .concat [ 1 1 1 1], L_0xeea930, L_0xeea760, L_0xeea840, L_0xeea7d0;
L_0xeeac70 .cmp/eq 4, L_0x7f4bcdfd70f0, L_0xeeaa30;
L_0xeeafc0 .concat [ 1 1 1 1], L_0xeeb1f0, L_0xeeb0d0, L_0xeeb060, L_0xeeaf50;
L_0xeeb3a0 .cmp/eq 4, L_0x7f4bcdfd7138, L_0xeeafc0;
L_0xeeba70 .concat [ 1 1 1 1], L_0xeeb920, L_0xeeb8b0, L_0xeeb770, L_0xeeb700;
L_0xeebc50 .cmp/eq 4, L_0x7f4bcdfd7180, L_0xeeba70;
L_0xeec260 .concat [ 1 1 1 1], L_0xeec1f0, L_0xeec080, L_0xeec010, L_0xeebeb0;
L_0xeec470 .cmp/eq 4, L_0x7f4bcdfd71c8, L_0xeec260;
L_0xeed070 .concat [ 1 1 1 1], L_0xeeccc0, L_0xeeca40, L_0xeec8b0, L_0xeec840;
L_0xeed280 .cmp/eq 4, L_0x7f4bcdfd7210, L_0xeed070;
L_0xeed920 .concat [ 1 1 1 1], L_0xeed8b0, L_0xeecfb0, L_0xeecf40, L_0xeed4e0;
L_0xeedab0 .cmp/eq 4, L_0x7f4bcdfd7258, L_0xeed920;
L_0xeee3a0 .concat [ 1 1 1 1], L_0xeee1b0, L_0xeee140, L_0xeedf60, L_0xeedef0;
L_0xeee5b0 .cmp/eq 4, L_0x7f4bcdfd72a0, L_0xeee3a0;
L_0xeeed90 .concat [ 1 1 1 1], L_0xeeed20, L_0xeeeb10, L_0xeeeaa0, L_0xeee8a0;
L_0xeeefa0 .cmp/eq 4, L_0x7f4bcdfd72e8, L_0xeeed90;
S_0xee7280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe8d5c0;
 .timescale -12 -12;
E_0xe719f0 .event anyedge, v0xee8070_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xee8070_0;
    %nor/r;
    %assign/vec4 v0xee8070_0, 0;
    %wait E_0xe719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xee0020;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee0f60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xee0020;
T_4 ;
    %wait E_0xe8bd30;
    %load/vec4 v0xee1000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xee0ec0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xee0020;
T_5 ;
    %wait E_0xe8bbd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %wait E_0xe8bbd0;
    %load/vec4 v0xee0ec0_0;
    %store/vec4 v0xee0f60_0, 0, 1;
    %fork t_1, S_0xee0350;
    %jmp t_0;
    .scope S_0xee0350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee0590_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xee0590_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe8bbd0;
    %load/vec4 v0xee0590_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee0590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xee0590_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xee0020;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8bd30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xee0dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xee0bf0_0, 0;
    %assign/vec4 v0xee0b50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xee0ec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xee0f60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe8d5c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee7c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee8070_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe8d5c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xee7c10_0;
    %inv;
    %store/vec4 v0xee7c10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe8d5c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xee0d30_0, v0xee81e0_0, v0xee7a30_0, v0xee7ad0_0, v0xee7b70_0, v0xee7cb0_0, v0xee7f30_0, v0xee7e90_0, v0xee7df0_0, v0xee7d50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe8d5c0;
T_9 ;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe8d5c0;
T_10 ;
    %wait E_0xe8bd30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee7fd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
    %load/vec4 v0xee8110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee7fd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xee7f30_0;
    %load/vec4 v0xee7f30_0;
    %load/vec4 v0xee7e90_0;
    %xor;
    %load/vec4 v0xee7f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xee7df0_0;
    %load/vec4 v0xee7df0_0;
    %load/vec4 v0xee7d50_0;
    %xor;
    %load/vec4 v0xee7df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xee7fd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7fd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/ece241_2013_q2/iter1/response4/top_module.sv";
