#-----------------------------------------------------------
# PlanAhead v13.4
# Build 157570 by hdbuild on Fri Dec 16 12:55:36 MST 2011
# Start of session at: Tue Oct 17 09:50:10 2017
# Process ID: 3876
# Log file: D:/lab3A05_5635512110/planAhead_run_1/planAhead.log
# Journal file: D:/lab3A05_5635512110/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source D:/lab3A05_5635512110/pa.fromHdl.tcl
# create_project -name lab3A05_5635512110 -dir "D:/lab3A05_5635512110/planAhead_run_1" -part xc3s200tq144-4
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "adder.ucf" [current_fileset -constrset]
Adding file 'D:\lab3A05_5635512110\adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top adder $srcset
# add_files [list {adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200tq144-4
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Analyzing Verilog file "D:\lab3A05_5635512110\adder.v" into library work
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/tq144/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/xc3s200/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [D:\lab3A05_5635512110\adder.ucf]
Finished Parsing UCF File [D:\lab3A05_5635512110\adder.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 6.095w.  Memory (MB): 409.008p 63.820g
set_property loc "" [get_ports [list  {a[2]}]]
set_property loc "" [get_ports [list  {a[2]}]]
set_property loc "" [get_ports [list  {a[0]}]]
set_property loc "" [get_ports [list  {a[0]}]]
startgroup
startgroup
set_property loc PAD164 [get_ports {a[0]}]
set_property loc PAD164 [get_ports {a[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD165 [get_ports {a[1]}]
set_property loc PAD165 [get_ports {a[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD166 [get_ports {a[2]}]
set_property loc PAD166 [get_ports {a[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD158 [get_ports {a[3]}]
set_property loc PAD158 [get_ports {a[3]}]
endgroup
endgroup
set_property PULLUP 1 [get_ports [list {a[0]}]]
startgroup
startgroup
set_property loc PAD172 [get_ports {b[0]}]
set_property loc PAD172 [get_ports {b[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD173 [get_ports {b[1]}]
set_property loc PAD173 [get_ports {b[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD174 [get_ports {b[2]}]
set_property loc PAD174 [get_ports {b[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD179 [get_ports {b[3]}]
set_property loc PAD179 [get_ports {b[3]}]
endgroup
endgroup
startgroup
set_property SLEW {} [get_ports [list {b[3]}]]
endgroup
set_property pulltype {} [get_ports [list {a[0]}]]
startgroup
startgroup
set_property loc PAD150 [get_ports {c[0]}]
set_property loc PAD150 [get_ports {c[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD157 [get_ports {c[1]}]
set_property loc PAD157 [get_ports {c[1]}]
endgroup
endgroup
set_property loc "" [get_ports [list  {c[2]}]]
set_property loc "" [get_ports [list  {c[2]}]]
startgroup
startgroup
set_property loc PAD171 [get_ports {a[3]}]
set_property loc PAD171 [get_ports {a[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD158 [get_ports {c[2]}]
set_property loc PAD158 [get_ports {c[2]}]
endgroup
endgroup
set_property loc "" [get_ports [list  {c[4]}]]
set_property loc "" [get_ports [list  {c[4]}]]
startgroup
startgroup
set_property loc PAD159 [get_ports {c[3]}]
set_property loc PAD159 [get_ports {c[3]}]
endgroup
endgroup
save_design
startgroup
startgroup
set_property loc PAD160 [get_ports {c[4]}]
set_property loc PAD160 [get_ports {c[4]}]
endgroup
endgroup
startgroup
set_property SLEW {} [get_ports [list {a[3]} {a[2]} {a[1]} {a[0]}]]
endgroup
startgroup
set_property SLEW {} [get_ports [list {a[3]} {a[2]} {a[1]} {a[0]}]]
endgroup
save_design -force
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
