Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/109||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/111||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/113||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/115||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/117||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/119||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/121||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/123||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/125||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/127||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/129||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/131||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/435||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/437||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/439||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/441||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/443||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/445||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/447||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/449||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/451||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/453||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/455||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/457||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/459||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/461||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/463||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/465||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/467||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/469||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/471||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/473||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/475||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/477||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/479||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/481||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/483||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/485||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/487||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/489||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/491||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/493||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/495||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/497||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/499||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/501||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/503||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/505||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/507||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/509||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/511||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/513||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/515||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/517||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/519||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/521||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/523||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/525||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/527||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/529||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/531||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/533||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/535||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/537||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/539||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/541||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/543||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/545||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/547||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/549||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/551||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/553||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/555||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/557||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/559||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/561||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/563||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/565||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/567||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/569||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/571||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/573||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/575||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/758||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/774||PF_CCC_C1_PF_CCC_C1_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C1\PF_CCC_C1_0\PF_CCC_C1_PF_CCC_C1_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/781||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/782||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/783||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/784||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/785||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/805||Clock_Reset.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/170
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/847||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/882||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/883||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/884||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/885||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/886||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/887||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/889||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/890||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/891||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/892||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/893||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/894||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/895||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/896||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/897||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/898||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/899||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/900||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/901||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/902||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/903||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/924||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/925||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/926||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/927||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/929||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/930||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/931||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/932||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/933||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/934||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/935||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/936||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/937||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/938||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/939||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/940||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/941||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/942||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/943||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/944||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/945||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/946||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/948||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/949||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/950||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/951||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/952||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/953||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/954||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/955||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/956||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/957||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/958||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/959||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/960||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/961||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/962||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/963||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/964||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1008||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1050||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1051||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1052||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1053||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1054||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1055||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1082||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1083||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1084||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1087||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1088||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1089||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1090||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1091||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1092||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1093||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1095||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1096||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1097||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1098||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1099||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1100||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1101||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1102||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1103||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1104||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1106||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1108||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1109||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1110||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1111||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1112||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1113||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1114||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1115||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1116||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1117||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1118||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1119||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1120||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1121||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1122||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1128||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1129||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1133||Controler.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/456
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1134||Controler.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/492
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1135||Controler.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/516
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1136||Controler.v(572);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/572
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1137||Controler.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/593
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1138||Controler.v(642);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/642
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1139||Controler.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/659
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1140||Controler.v(674);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/674
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1237||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1238||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1239||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1240||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1241||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1242||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1244||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1245||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1246||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1247||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1248||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1249||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1250||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1251||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1253||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1254||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1255||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1256||corefifo_async.v(572);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/572
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1257||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1258||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1259||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1260||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1261||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1262||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1263||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1264||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1265||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1266||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1267||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1268||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1269||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1270||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1271||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1272||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1273||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1274||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1275||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1276||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1277||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1278||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1279||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1280||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1281||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1282||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1283||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1284||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1302||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1303||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1304||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1305||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1307||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1308||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1309||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1310||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1311||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1312||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1313||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1314||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1315||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1316||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1317||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1318||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1319||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1320||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1321||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1322||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1323||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1324||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1325||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1326||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1328||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1329||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1330||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1331||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1332||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1333||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1334||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1335||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1336||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1337||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1338||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[31:0]. Make sure that there are no unused intermediate registers.||Top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1339||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1340||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1341||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1342||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1343||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1344||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1403||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1440||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1441||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1442||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1443||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1444||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[14:0]. Make sure that there are no unused intermediate registers.||Top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1445||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1446||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1447||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1448||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1449||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1450||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1451||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1470||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1471||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1472||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1473||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1474||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1476||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1477||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1478||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1479||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1480||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1498||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1499||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1500||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1501||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1503||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1504||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1505||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1506||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1507||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1508||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1509||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1510||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1511||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1512||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1513||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1515||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1516||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1517||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1518||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1519||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1520||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1528||Input_Data_Part.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/180
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1537||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/444
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1538||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/444
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1542||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/760
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1543||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/760
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1544||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(1075);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1075
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1545||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(1075);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1075
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1546||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(1390);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1390
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1547||PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v(1390);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1390
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1597||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1598||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1673||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1674||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1676||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1677||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1678||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1688||PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/347
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1689||PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/347
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1690||PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v(661);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/661
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1691||PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v(661);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/661
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1695||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1696||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1697||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1698||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1715||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1716||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1758||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1793||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1795||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1796||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1797||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1798||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1799||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1818||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1819||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1820||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1821||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1841||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1842||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1843||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1844||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1846||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1847||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1848||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1849||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1850||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1851||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1852||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1853||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1854||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1855||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1856||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1863||Trigger_Top_Part.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/137
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1864||Trigger_Top_Part.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/158
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1868||Data_Block.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/337
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1869||Data_Block.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/484
Implementation;Synthesis||CG794||@N: Using module Test_Generator from library work||Top.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1870||Data_Block.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/710
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1970||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1971||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1972||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1973||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1975||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1976||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1977||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1978||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1979||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1980||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1981||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1982||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1983||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1984||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1985||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1986||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1987||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1988||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1989||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1990||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1991||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1992||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1993||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1994||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1995||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1996||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1997||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1998||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1999||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2000||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2042||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2043||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2044||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2045||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2047||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2048||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2049||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2050||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2051||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2052||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2053||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2054||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2055||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2056||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2057||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2058||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2059||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2104||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2140||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2142||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2143||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2144||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2145||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2146||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2164||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2165||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2166||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2167||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2168||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2185||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2186||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2187||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2188||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2190||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2191||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2192||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2193||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2196||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2197||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2219||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2220||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2223||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2236||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2247||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter from library work||Top.srr(2252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2252||UART_Protocol.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/160
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2253||UART_Protocol.v(279);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/279
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2254||UART_Protocol.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/298
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2255||UART_Protocol.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/314
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2345||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2346||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2348||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2349||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2350||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2351||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2352||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2353||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2354||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2355||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2356||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2357||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2358||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2359||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2360||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2361||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2362||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2363||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2364||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2365||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2366||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2367||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2368||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2369||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2370||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2371||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2372||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2373||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2374||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2392||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2409||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2410||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2411||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2412||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2414||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2415||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2416||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2417||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2509||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2510||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2512||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2513||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2514||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2515||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2516||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2517||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2518||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2519||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2520||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2521||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2522||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2523||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2524||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2525||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2526||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2527||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2528||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2529||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2530||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2531||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2532||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2533||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2534||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2535||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2536||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2537||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2538||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2556||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2573||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2574||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2575||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2576||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2578||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2579||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2580||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2581||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2586||USB_3_Protocol.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/189
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2587||USB_3_Protocol.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/211
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2593||Top.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/120
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2594||Top.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2595||Top.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2602||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2603||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2608||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2609||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2610||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2611||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2612||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2613||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2622||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2623||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2628||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2629||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2634||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2635||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2636||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2637||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2638||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2639||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2648||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2649||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2658||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2667||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2676||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2677||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2678||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2681||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2686||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2687||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2688||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2693||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2694||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2695||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2696||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2697||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2698||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2703||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2704||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2705||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2710||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2711||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2716||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2717||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2718||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2719||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2720||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2721||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2730||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2731||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2744||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2745||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2746||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2751||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2752||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2753||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2754||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2755||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2756||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2761||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2762||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2763||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2815||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2818||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2826||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2828||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(2829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2829||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2832||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2833||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2852||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2853||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2854||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2859||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2860||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2861||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2862||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2863||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2864||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2869||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2870||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2871||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2886||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2887||COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO_C9_COREFIFO_C9_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2892||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2899||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2900||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2911||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2912||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2913||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2918||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2919||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2922||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2923||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2924||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2925||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2930||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2931||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2932||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2939||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2940||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2943||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2944||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2945||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2946||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2981||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3024||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3025||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3026||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3027||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3028||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3029||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3030||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3031||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3032||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3033||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3034||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3035||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3036||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3037||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator.vhd'.||Top.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3038||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3039||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3040||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter.vhd'.||Top.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3041||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3042||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3043||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3044||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3045||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3046||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3047||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3048||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3049||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3050||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3052||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3053||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3057||ft601_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type states. For example, enumeration wait_0 is mapped to "100000000000".||Top.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3058||ft601_fifo_interface.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/35
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(3). Make sure that there are no unused intermediate registers.||Top.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3061||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(2). Make sure that there are no unused intermediate registers.||Top.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3062||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(1). Make sure that there are no unused intermediate registers.||Top.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3063||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_BE_cl_9(0). Make sure that there are no unused intermediate registers.||Top.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3064||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(31). Make sure that there are no unused intermediate registers.||Top.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3065||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(30). Make sure that there are no unused intermediate registers.||Top.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3066||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(29). Make sure that there are no unused intermediate registers.||Top.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3067||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(28). Make sure that there are no unused intermediate registers.||Top.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3068||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(27). Make sure that there are no unused intermediate registers.||Top.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3069||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(26). Make sure that there are no unused intermediate registers.||Top.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3070||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(25). Make sure that there are no unused intermediate registers.||Top.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3071||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(24). Make sure that there are no unused intermediate registers.||Top.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3072||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(23). Make sure that there are no unused intermediate registers.||Top.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3073||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(22). Make sure that there are no unused intermediate registers.||Top.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3074||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(21). Make sure that there are no unused intermediate registers.||Top.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3075||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(20). Make sure that there are no unused intermediate registers.||Top.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3076||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(19). Make sure that there are no unused intermediate registers.||Top.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3077||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(18). Make sure that there are no unused intermediate registers.||Top.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3078||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(17). Make sure that there are no unused intermediate registers.||Top.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3079||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(16). Make sure that there are no unused intermediate registers.||Top.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3080||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(15). Make sure that there are no unused intermediate registers.||Top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3081||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(14). Make sure that there are no unused intermediate registers.||Top.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3082||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(13). Make sure that there are no unused intermediate registers.||Top.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3083||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(12). Make sure that there are no unused intermediate registers.||Top.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3084||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(11). Make sure that there are no unused intermediate registers.||Top.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3085||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(10). Make sure that there are no unused intermediate registers.||Top.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3086||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(9). Make sure that there are no unused intermediate registers.||Top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3087||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(8). Make sure that there are no unused intermediate registers.||Top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3088||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(7). Make sure that there are no unused intermediate registers.||Top.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3089||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(6). Make sure that there are no unused intermediate registers.||Top.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3090||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(5). Make sure that there are no unused intermediate registers.||Top.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3091||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(4). Make sure that there are no unused intermediate registers.||Top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3092||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(3). Make sure that there are no unused intermediate registers.||Top.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3093||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(2). Make sure that there are no unused intermediate registers.||Top.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3094||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(1). Make sure that there are no unused intermediate registers.||Top.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3095||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL169||@W:Pruning unused register FTDI_DATA_cl_14(0). Make sure that there are no unused intermediate registers.||Top.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3096||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3098||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3099||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3100||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3104||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3105||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3106||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3107||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3108||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3113||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter.rtl.||Top.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3117||Communication_TX_Arbiter.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration anw_state is mapped to "10000".||Top.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3118||Communication_TX_Arbiter.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3119||Communication_TX_Arbiter.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal communication_data_full_f is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3120||Communication_TX_Arbiter.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal control_fifo_full_f is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3121||Communication_TX_Arbiter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator.rtl.||Top.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3125||Test_Generator.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3129||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3130||FIFOs_Reader.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3131||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3132||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3135||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3137||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3138||Communication_Builder.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/57
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3139||Communication_Builder.vhd(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/793
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3140||Communication_Builder.vhd(794);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/794
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3143||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3144||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3145||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3146||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3147||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3148||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3149||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3150||Communication_Builder.vhd(694);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/694
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3151||Communication_Builder.vhd(669);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/669
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3153||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3157||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3158||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3159||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3160||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3161||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3162||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3163||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3164||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3165||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL190||@W:Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3166||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3167||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3168||Trigger_Main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3169||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3170||Trigger_Main.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/102
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3172||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3173||Trigger_Control.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3174||Trigger_Control.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/195
Implementation;Synthesis||CL111||@W:All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3179||Trigger_Control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3181||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3182||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3186||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3187||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3194||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3195||Trigger_Unit.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/128
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3196||Trigger_Unit.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/131
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3197||Trigger_Unit.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/134
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3198||Trigger_Unit.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/144
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3199||Trigger_Unit.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/147
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||Trigger_Unit.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/150
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3201||Trigger_Unit.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/160
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3202||Trigger_Unit.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/163
Implementation;Synthesis||CD749||@W:Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 ||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3203||Trigger_Unit.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3207||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3208||Reset_Controler.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/68
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3209||Reset_Controler.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/205
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||Reset_Controler.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/74
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3215||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3216||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3217||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3220||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3221||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3223||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||gpio_controler.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/52
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3225||gpio_controler.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/183
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3228||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3232||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3238||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3239||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3243||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||Command_Decoder.vhd(97);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/97
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3245||Command_Decoder.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_comm_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||Command_Decoder.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/387
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||Command_Decoder.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/387
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3250||Command_Decoder.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3251||Command_Decoder.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/387
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3253||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3254||Answer_Encoder.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/58
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3255||Answer_Encoder.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/186
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3256||Answer_Encoder.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/260
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||Answer_Encoder.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/260
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3258||Answer_Encoder.vhd(325);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/325
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3259||Answer_Encoder.vhd(311);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/311
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3260||Answer_Encoder.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/304
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||Answer_Encoder.vhd(297);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/297
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3264||Answer_Encoder.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/223
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||Answer_Encoder.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/223
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3266||Answer_Encoder.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/223
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3269||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3292||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3309||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3310||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3312||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3318||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3336||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3337||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3343||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3346||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||Answer_Encoder.vhd(101);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/101
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||Command_Decoder.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/189
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3381||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3390||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3398||gpio_controler.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/100
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||gpio_controler.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/389
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3422||Reset_Controler.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/122
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3433||Trigger_Unit.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3434||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3435||Trigger_Unit.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3442||Trigger_Control.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/112
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3454||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL189||@N: Register bit FIFO_Event_Data(7) is always 0.||Top.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3455||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3456||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||Trigger_Main.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/21
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3460||Communication_Builder.vhd(896);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/896
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3463||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3464||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3465||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3468||FIFOs_Reader.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/129
Implementation;Synthesis||CL246||@W:Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3481||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3482||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3483||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3484||Test_Generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3487||Communication_TX_Arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3498||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3499||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3500||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3501||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3502||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3503||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3504||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3505||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3506||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3507||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3508||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3511||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3518||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3537||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3553||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3556||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3557||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3558||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3559||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3560||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3561||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3562||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3563||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_BE and merging FTDI_BE. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3564||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3565||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3566||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3567||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3568||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3569||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3570||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3571||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3572||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3573||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3574||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3575||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3576||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3577||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3578||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3579||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3580||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3581||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3582||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3583||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3584||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3585||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3586||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3587||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3588||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3589||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3590||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3591||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3592||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL177||@W:Sharing sequential element FTDI_DATA_tri_enable and merging FTDI_BE_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3593||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register actual_state.||Top.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3594||ft601_fifo_interface.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/57
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3611||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3733||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3734||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3735||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3751||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3752||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3753||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3754||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3755||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3756||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3757||command_decoder.vhd(555);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/555
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3758||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX367||@W:Instance LANE0 parameter type does not match module declaration.||Top.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3759||pf_xcvr_erm_c2_i_xcvr_pf_xcvr.v(1390);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1390
Implementation;Synthesis||FX367||@W:Instance LANE1 parameter type does not match module declaration.||Top.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3760||pf_xcvr_erm_c2_i_xcvr_pf_xcvr.v(1075);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/1075
Implementation;Synthesis||FX367||@W:Instance LANE2 parameter type does not match module declaration.||Top.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3761||pf_xcvr_erm_c2_i_xcvr_pf_xcvr.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/760
Implementation;Synthesis||FX367||@W:Instance LANE3 parameter type does not match module declaration.||Top.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3762||pf_xcvr_erm_c2_i_xcvr_pf_xcvr.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C2\I_XCVR\PF_XCVR_ERM_C2_I_XCVR_PF_XCVR.v'/linenumber/444
Implementation;Synthesis||FX367||@W:Instance LANE0 parameter type does not match module declaration.||Top.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3763||pf_xcvr_erm_c3_i_xcvr_pf_xcvr.v(661);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/661
Implementation;Synthesis||FX367||@W:Instance LANE1 parameter type does not match module declaration.||Top.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3764||pf_xcvr_erm_c3_i_xcvr_pf_xcvr.v(347);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C3\I_XCVR\PF_XCVR_ERM_C3_I_XCVR_PF_XCVR.v'/linenumber/347
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. ||Top.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3765||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3766||trigger_control.vhd(391);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/391
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3767||fifos_reader.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/501
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3768||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(3779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3779||corefifo_c6_corefifo_c6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3780||corefifo_c6_corefifo_c6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||corefifo_c6_corefifo_c6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||corefifo_c6_corefifo_c6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z20_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3784||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3785||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3786||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3787||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3788||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3789||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3790||corefifo_c0_corefifo_c0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z17_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3791||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z17_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3792||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3793||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3794||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3795||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3797||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3798||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(3799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3799||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3800||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3801||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3802||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3803||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3804||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3805||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z17_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3806||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z17_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3807||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3808||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3809||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance COREFIFO_C9_0_0 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(3810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3810||data_block.v(380);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/380
Implementation;Synthesis||BN115||@N: Removing instance COREFIFO_C9_0_1 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(3811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3811||data_block.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/396
Implementation;Synthesis||BN115||@N: Removing instance COREFIFO_C9_0_2 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(3812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3812||data_block.v(412);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/412
Implementation;Synthesis||BN115||@N: Removing instance COREFIFO_C9_0_2_0 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3813||data_block.v(428);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/428
Implementation;Synthesis||BN115||@N: Removing instance COREFIFO_C9_0_2_1 (in view: work.Data_Block(verilog)) because it does not drive other instances.||Top.srr(3814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3814||data_block.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/444
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3815||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_1.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_1.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3816||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_2.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_2.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3817||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C2_0.I_XCVR_CORELANEMSTR_3.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3818||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3819||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_1.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Data_Block_0.PF_XCVR_ERM_C3_0.I_XCVR_CORELANEMSTR_1.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3820||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN362||@N: Removing sequential instance Test_Data_0_1[11:3] (in view: work.Test_Generator(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3821||test_generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||BN362||@N: Removing sequential instance Test_Data_1[11:0] (in view: work.Test_Generator(rtl)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.||Top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3822||test_generator.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator.vhd'/linenumber/66
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3823||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C9_COREFIFO_C9_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3824||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C9\COREFIFO_C9_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3825||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3826||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3827||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3828||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3829||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3830||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3831||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3832||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3833||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3834||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3835||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3836||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3837||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3838||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3839||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3840||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3841||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3842||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3843||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3844||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3845||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3846||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3847||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3848||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3849||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3850||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3851||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3852||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3853||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3854||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(3855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3855||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3856||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3857||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3858||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z13_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(3859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3859||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3860||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3861||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3862||corefifo_c5_corefifo_c5_0_lsram_top.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3863||corefifo_c5_corefifo_c5_0_lsram_top.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/437
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C6 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3864||corefifo_c5_corefifo_c5_0_lsram_top.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/162
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C7 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3865||corefifo_c5_corefifo_c5_0_lsram_top.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/187
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C8 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3866||corefifo_c5_corefifo_c5_0_lsram_top.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/287
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C9 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3867||corefifo_c5_corefifo_c5_0_lsram_top.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/62
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C10 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3868||corefifo_c5_corefifo_c5_0_lsram_top.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/87
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C11 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3869||corefifo_c5_corefifo_c5_0_lsram_top.v(312);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/312
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C12 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3870||corefifo_c5_corefifo_c5_0_lsram_top.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/337
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C13 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3871||corefifo_c5_corefifo_c5_0_lsram_top.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/112
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C14 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3872||corefifo_c5_corefifo_c5_0_lsram_top.v(362);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/362
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C15 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3873||corefifo_c5_corefifo_c5_0_lsram_top.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/462
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3874||corefifo_c5_corefifo_c5_0_lsram_top.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/237
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3875||corefifo_c5_corefifo_c5_0_lsram_top.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/37
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[6:4] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3876||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance FIFO_Event_Data_1[13:11] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3877||trigger_main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Aborted (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3878||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_Start_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3879||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance Event_End_Location[2:0] (in view: work.Trigger_Main(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3880||trigger_main.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/158
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3881||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3882||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3883||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/468
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3884||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(659);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/659
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C62 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3885||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/718
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C45 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3886||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(772);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/772
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C46 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3887||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(802);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/802
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3888||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C63 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3889||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1176);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1176
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3890||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1233);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1233
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C15 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3891||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1260);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1260
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C12 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3892||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1542);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1542
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3893||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1596);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1596
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3894||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1677);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1677
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C13 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3895||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1857);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1857
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C60 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3896||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(1911);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/1911
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C47 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3897||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2247
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C28 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3898||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2331);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2331
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C14 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3899||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(2478);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/2478
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3902||usb_3_protocol.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/211
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3903||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3904||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3908||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3909||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3910||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3911||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=1 on compile point Controler ||Top.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3912||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3913||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 6577 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3983||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1112 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3984||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(3986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3986||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4027||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4085||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4123||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(4145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4145||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(4183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4183||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(4315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4315||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Controler(verilog) ||Top.srr(4366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4366||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Data_Block(verilog) ||Top.srr(4367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4367||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Data_Block(verilog) unnecessary ||Top.srr(4372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4372||data_block.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary ||Top.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4374||controler.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(4377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4377||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4383||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4384||corefifo_c0_corefifo_c0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4385||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4386||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4387||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4388||corefifo_c0_corefifo_c0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4389||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(4390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4390||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4391||corefifo_c6_corefifo_c6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4392||corefifo_c6_corefifo_c6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Communication_ANW_MUX_0.state_reg[0:3] (in view: work.Controler(verilog)); safe FSM implementation is not required.||Top.srr(4411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4411||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4412||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4413||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4414||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4415||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4416||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_1(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4417||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_Top(verilog) instance memraddr_r[7:0] ||Top.srr(4418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4418||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z19_layer0_Top(verilog) instance memwaddr_r[7:0] ||Top.srr(4419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4419||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top(verilog) instance genblk1\.baud_cntr[12:0] ||Top.srr(4420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4420||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO160||@W:Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(4429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4429||tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_parity (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog)) because it does not drive other instances.||Top.srr(4430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4430||tx_async.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/339
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top(verilog)); safe FSM implementation is not required.||Top.srr(4437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4437||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX_Protocol_Top(rtl) instance counter[4:0] ||Top.srr(4453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4453||uart_tx_protocol.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/293
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(4476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4476||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_0(rtl) instance counter[31:0] ||Top.srr(4477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4477||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO129||@W:Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[3] is reduced to a combinational gate by constant propagation.||Top.srr(4485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4485||communication_tx_arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||MO160||@W:Register bit state_reg[2] (in view view:work.Communication_TX_Arbiter_0(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(4486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4486||communication_tx_arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||MO129||@W:Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[1] is reduced to a combinational gate by constant propagation.||Top.srr(4487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4487||communication_tx_arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||MO197||@W:Removing FSM register state_reg[0] (in view view:work.Communication_TX_Arbiter_0(rtl)) because its output is a constant.||Top.srr(4488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4488||communication_tx_arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||MO129||@W:Sequential instance UART_Protocol_0.Communication_TX_Arbiter_0.state_reg[4] is reduced to a combinational gate by constant propagation.||Top.srr(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4489||communication_tx_arbiter.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter.vhd'/linenumber/70
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4490||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4491||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_1_2(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4492||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4493||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4494||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z16_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4495||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(4518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4518||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_1(rtl) instance counter[31:0] ||Top.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4519||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4527||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4528||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z25_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4529||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(4544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4544||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(4545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4545||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z22_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(4546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4546||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(4683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4683||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(4684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4684||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4696||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns ||Top.srr(4697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4697||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns ||Top.srr(4698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4698||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R with period 4.00ns ||Top.srr(4699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4699||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R with period 4.00ns ||Top.srr(4700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4700||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R with period 4.00ns ||Top.srr(4701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4701||null;null
Implementation;Synthesis||MT615||@N: Found clock Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R with period 4.00ns ||Top.srr(4702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4702||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 10.00ns ||Top.srr(4703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4703||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0 with period 25.00ns ||Top.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4704||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1 with period 12.50ns ||Top.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4705||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(4706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4706||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(4707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4707||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4753||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4754||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4755||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4756||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4757||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R:r) to clock (Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1:r) are overconstrained because the required time of 0.50 ns is too small.  ||Top.srr(4758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4758||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 14 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
