-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : sublevel_0_ent.vhd

architecture rtl of test is

  component sublevel_0
    port (

          clk : in std_logic;
          reset : in std_logic;
          new_port : out std_logic_vector ( 3 downto 0 )
         );
  end component;


begin
  sublevel_0_i : sublevel_0
    port map (
      clk => clk,
      new_port => new_port,
      reset => reset);

end rtl;
