#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 28 16:18:21 2021
# Process ID: 568
# Current directory: C:/Bachelor1/spi/spi_dec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3576 C:\Bachelor1\spi\spi_dec\spi_dec.xpr
# Log file: C:/Bachelor1/spi/spi_dec/vivado.log
# Journal file: C:/Bachelor1/spi/spi_dec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Bachelor1/spi/spi_dec/spi_dec.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
restart
run 40 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 40 us
export_ip_user_files -of_objects  [get_files C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/filter.vhd] -no_script -reset -force -quiet
remove_files  C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/filter.vhd
file delete -force C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/filter.vhd
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_port [get_debug_ports {u_ila_0/probe7 }]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {byte_cnt[0]} {byte_cnt[1]} {byte_cnt[2]} {byte_cnt[3]} {byte_cnt[4]} {byte_cnt[5]} {byte_cnt[6]} {byte_cnt[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 15 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pck_cnt[0]} {pck_cnt[1]} {pck_cnt[2]} {pck_cnt[3]} {pck_cnt[4]} {pck_cnt[5]} {pck_cnt[6]} {pck_cnt[7]} {pck_cnt[8]} {pck_cnt[9]} {pck_cnt[10]} {pck_cnt[11]} {pck_cnt[12]} {pck_cnt[13]} {pck_cnt[14]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {miso_data[0]} {miso_data[1]} {miso_data[2]} {miso_data[3]} {miso_data[4]} {miso_data[5]} {miso_data[6]} {miso_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mosi_data[0]} {mosi_data[1]} {mosi_data[2]} {mosi_data[3]} {mosi_data[4]} {mosi_data[5]} {mosi_data[6]} {mosi_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list display_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sck ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ss ]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {byte_cnt[1]} {byte_cnt[3]} {byte_cnt[0]} {byte_cnt[2]} {byte_cnt[4]} {byte_cnt[5]} {byte_cnt[6]} {byte_cnt[7]}]]
set_property mark_debug true [get_nets [list {miso_data[0]} {miso_data[1]} {miso_data[2]} {miso_data[3]} {miso_data[4]} {miso_data[5]} {miso_data[6]} {miso_data[7]}]]
set_property mark_debug true [get_nets [list {pck_cnt[0]} {pck_cnt[3]} {pck_cnt[7]} {pck_cnt[10]} {pck_cnt[13]} {pck_cnt[1]} {pck_cnt[2]} {pck_cnt[5]} {pck_cnt[11]} {pck_cnt[14]} {pck_cnt[12]} {pck_cnt[4]} {pck_cnt[6]} {pck_cnt[8]} {pck_cnt[9]}]]
set_property mark_debug true [get_nets [list display_data]]
set_property mark_debug true [get_nets [list miso]]
set_property mark_debug true [get_nets [list mosi]]
set_property mark_debug true [get_nets [list sck]]
set_property mark_debug true [get_nets [list ss]]
set_property mark_debug true [get_nets [list {mosi_data[0]} {mosi_data[1]} {mosi_data[2]} {mosi_data[3]} {mosi_data[4]} {mosi_data[5]} {mosi_data[6]} {mosi_data[7]}]]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {byte_cnt[0]} {byte_cnt[1]} {byte_cnt[2]} {byte_cnt[3]} {byte_cnt[4]} {byte_cnt[5]} {byte_cnt[6]} {byte_cnt[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 15 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {pck_cnt[0]} {pck_cnt[1]} {pck_cnt[2]} {pck_cnt[3]} {pck_cnt[4]} {pck_cnt[5]} {pck_cnt[6]} {pck_cnt[7]} {pck_cnt[8]} {pck_cnt[9]} {pck_cnt[10]} {pck_cnt[11]} {pck_cnt[12]} {pck_cnt[13]} {pck_cnt[14]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {miso_data[0]} {miso_data[1]} {miso_data[2]} {miso_data[3]} {miso_data[4]} {miso_data[5]} {miso_data[6]} {miso_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mosi_data[0]} {mosi_data[1]} {mosi_data[2]} {mosi_data[3]} {mosi_data[4]} {mosi_data[5]} {mosi_data[6]} {mosi_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list display_data ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sck ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ss ]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Bachelor1/spi/spi_dec/spi_dec.runs/impl_1/spi_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sck -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.CAPTURE_MODE BASIC [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.CAPTURE_MODE ALWAYS [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes sck -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 1000 [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 60 us
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 60 us
close [ open C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd w ]
add_files C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sources_1/new/sig_synch.vhd
update_compile_order -fileset sources_1
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd w ]
add_files -fileset sim_1 C:/Bachelor1/spi/spi_dec/spi_dec.srcs/sim_1/new/tb_sig_synch.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_sig_synch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
run 300 ns
run 300 ns
restart
run 300 ns
restart
run 600 ns
run 600 ns
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_sig_synch.tcl
restart
run 600 ns
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
restart
run 600 ns
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_spi_main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
run 600 ns
restart
run 200 us
restart
run 60 us
restart
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
run 60 us
restart
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 60 us
restart
run 60 us
save_wave_config {C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Bachelor1/spi/spi_dec/tb_spi_main_behav.wcfg
source tb_spi_main.tcl
restart
run 60 us
close_sim
