{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511219072262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511219072265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 17:04:31 2017 " "Processing started: Mon Nov 20 17:04:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511219072265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511219072265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511219072266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 24 " "Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511219072670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NOPS.sv 1 1 " "Found 1 design units, including 1 entities, in source file NOPS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOPS " "Found entity 1: NOPS" {  } { { "NOPS.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/NOPS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard Detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file Hazard Detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "Hazard Detection.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/Hazard Detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2_cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file l2_cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_datapath " "Found entity 1: l2_cache_datapath" {  } { { "l2_cache_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LRU_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file LRU_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LRU_register " "Found entity 1: LRU_register" {  } { { "LRU_register.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/LRU_register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file Forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "Forwarding.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/Forwarding.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3_tb " "Found entity 1: mp3_tb" {  } { { "mp3_tb.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072962 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l2_cache_control.sv(353) " "Verilog HDL information at l2_cache_control.sv(353): always construct contains both blocking and non-blocking assignments" {  } { { "l2_cache_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_control.sv" 353 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511219072970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2_cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file l2_cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache_control " "Found entity 1: l2_cache_control" {  } { { "l2_cache_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "l2_cache.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219072993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219072993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_caches.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_caches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_caches " "Found entity 1: memory_caches" {  } { { "memory_caches.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/memory_caches.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file l1_cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_cache_datapath " "Found entity 1: l1_cache_datapath" {  } { { "l1_cache_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l1_cache_control.sv(217) " "Verilog HDL information at l1_cache_control.sv(217): always construct contains both blocking and non-blocking assignments" {  } { { "l1_cache_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_control.sv" 217 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511219073016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file l1_cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_cache_control " "Found entity 1: l1_cache_control" {  } { { "l1_cache_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file l1_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l1_cache " "Found entity 1: l1_cache" {  } { { "l1_cache.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/demux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_arbiter_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_arbiter_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_arbiter_datapath " "Found entity 1: cache_arbiter_datapath" {  } { { "cache_arbiter_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_arbiter_control.sv(123) " "Verilog HDL information at cache_arbiter_control.sv(123): always construct contains both blocking and non-blocking assignments" {  } { { "cache_arbiter_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_control.sv" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511219073042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_arbiter_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_arbiter_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_arbiter_control " "Found entity 1: cache_arbiter_control" {  } { { "cache_arbiter_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_arbiter " "Found entity 1: cache_arbiter" {  } { { "cache_arbiter.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/branch_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_counter " "Found entity 1: n_bit_counter" {  } { { "n_bit_counter.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/n_bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zext.sv 1 1 " "Found 1 design units, including 1 entities, in source file zext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zext " "Found entity 1: zext" {  } { { "zext.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/zext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/sext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_plus2 PC_PLUS2 cpu_datapath.sv(41) " "Verilog HDL Declaration information at cpu_datapath.sv(41): object \"pc_plus2\" differs only in case from object \"PC_PLUS2\" in the same scope" {  } { { "cpu_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1511219073129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "cpu_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "control_rom.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/control_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cc_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cc_comp.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cc_comp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_reg " "Found entity 1: MEM_WB_reg" {  } { { "MEM_WB_reg.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/MEM_WB_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "IF_ID_reg.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/IF_ID_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_EX_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ID_EX_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_reg " "Found entity 1: ID_EX_reg" {  } { { "ID_EX_reg.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/ID_EX_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_reg " "Found entity 1: EX_MEM_reg" {  } { { "EX_MEM_reg.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/EX_MEM_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Array.sv 1 1 " "Found 1 design units, including 1 entities, in source file Array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "Array.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staller.sv 1 1 " "Found 1 design units, including 1 entities, in source file staller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "staller.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/staller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file byte_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byteDetect " "Found entity 1: byteDetect" {  } { { "byte_detect.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/byte_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_forward.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback_forward.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_forward " "Found entity 1: writeback_forward" {  } { { "writeback_forward.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/writeback_forward.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219073221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219073221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp3 " "Elaborating entity \"mp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511219073442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu_datapath:cpu_d " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu_datapath:cpu_d\"" {  } { { "mp3.sv" "cpu_d" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073452 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "icache_wdata cpu_datapath.sv(12) " "Output port \"icache_wdata\" at cpu_datapath.sv(12) has no driver" {  } { { "cpu_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511219073476 "|mp3|cpu_datapath:cpu_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 cpu_datapath:cpu_d\|mux3:forwardA " "Elaborating entity \"mux3\" for hierarchy \"cpu_datapath:cpu_d\|mux3:forwardA\"" {  } { { "cpu_datapath.sv" "forwardA" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward cpu_datapath:cpu_d\|forward:Forward_unit " "Elaborating entity \"forward\" for hierarchy \"cpu_datapath:cpu_d\|forward:Forward_unit\"" {  } { { "cpu_datapath.sv" "Forward_unit" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection cpu_datapath:cpu_d\|hazard_detection:HD " "Elaborating entity \"hazard_detection\" for hierarchy \"cpu_datapath:cpu_d\|hazard_detection:HD\"" {  } { { "cpu_datapath.sv" "HD" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_forward cpu_datapath:cpu_d\|writeback_forward:writebackmux_select_signal " "Elaborating entity \"writeback_forward\" for hierarchy \"cpu_datapath:cpu_d\|writeback_forward:writebackmux_select_signal\"" {  } { { "cpu_datapath.sv" "writebackmux_select_signal" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu_datapath:cpu_d\|mux2:EX_MEM_forward_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu_datapath:cpu_d\|mux2:EX_MEM_forward_mux\"" {  } { { "cpu_datapath.sv" "EX_MEM_forward_mux" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu_datapath:cpu_d\|register:forward_load_reg " "Elaborating entity \"register\" for hierarchy \"cpu_datapath:cpu_d\|register:forward_load_reg\"" {  } { { "cpu_datapath.sv" "forward_load_reg" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOPS cpu_datapath:cpu_d\|NOPS:zero_signal " "Elaborating entity \"NOPS\" for hierarchy \"cpu_datapath:cpu_d\|NOPS:zero_signal\"" {  } { { "cpu_datapath.sv" "zero_signal" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu_datapath:cpu_d\|mux2:controlmux " "Elaborating entity \"mux2\" for hierarchy \"cpu_datapath:cpu_d\|mux2:controlmux\"" {  } { { "cpu_datapath.sv" "controlmux" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staller cpu_datapath:cpu_d\|staller:MEM_WB_stall " "Elaborating entity \"staller\" for hierarchy \"cpu_datapath:cpu_d\|staller:MEM_WB_stall\"" {  } { { "cpu_datapath.sv" "MEM_WB_stall" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu_datapath:cpu_d\|register:PC " "Elaborating entity \"register\" for hierarchy \"cpu_datapath:cpu_d\|register:PC\"" {  } { { "cpu_datapath.sv" "PC" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 cpu_datapath:cpu_d\|mux5:PC_MUX " "Elaborating entity \"mux5\" for hierarchy \"cpu_datapath:cpu_d\|mux5:PC_MUX\"" {  } { { "cpu_datapath.sv" "PC_MUX" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus2 cpu_datapath:cpu_d\|plus2:PC_PLUS2 " "Elaborating entity \"plus2\" for hierarchy \"cpu_datapath:cpu_d\|plus2:PC_PLUS2\"" {  } { { "cpu_datapath.sv" "PC_PLUS2" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_reg cpu_datapath:cpu_d\|IF_ID_reg:IF_ID " "Elaborating entity \"IF_ID_reg\" for hierarchy \"cpu_datapath:cpu_d\|IF_ID_reg:IF_ID\"" {  } { { "cpu_datapath.sv" "IF_ID" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu_datapath:cpu_d\|regfile:REG_FILE " "Elaborating entity \"regfile\" for hierarchy \"cpu_datapath:cpu_d\|regfile:REG_FILE\"" {  } { { "cpu_datapath.sv" "REG_FILE" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu_datapath:cpu_d\|mux2:STORE_MUX " "Elaborating entity \"mux2\" for hierarchy \"cpu_datapath:cpu_d\|mux2:STORE_MUX\"" {  } { { "cpu_datapath.sv" "STORE_MUX" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu_datapath:cpu_d\|control_rom:Control " "Elaborating entity \"control_rom\" for hierarchy \"cpu_datapath:cpu_d\|control_rom:Control\"" {  } { { "cpu_datapath.sv" "Control" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext cpu_datapath:cpu_d\|sext:SEXT6 " "Elaborating entity \"sext\" for hierarchy \"cpu_datapath:cpu_d\|sext:SEXT6\"" {  } { { "cpu_datapath.sv" "SEXT6" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext cpu_datapath:cpu_d\|sext:SEXT5 " "Elaborating entity \"sext\" for hierarchy \"cpu_datapath:cpu_d\|sext:SEXT5\"" {  } { { "cpu_datapath.sv" "SEXT5" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sext cpu_datapath:cpu_d\|sext:SEXT4 " "Elaborating entity \"sext\" for hierarchy \"cpu_datapath:cpu_d\|sext:SEXT4\"" {  } { { "cpu_datapath.sv" "SEXT4" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adj cpu_datapath:cpu_d\|adj:ADJ6 " "Elaborating entity \"adj\" for hierarchy \"cpu_datapath:cpu_d\|adj:ADJ6\"" {  } { { "cpu_datapath.sv" "ADJ6" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zext cpu_datapath:cpu_d\|zext:ZEXT8 " "Elaborating entity \"zext\" for hierarchy \"cpu_datapath:cpu_d\|zext:ZEXT8\"" {  } { { "cpu_datapath.sv" "ZEXT8" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adj cpu_datapath:cpu_d\|adj:ADJ9 " "Elaborating entity \"adj\" for hierarchy \"cpu_datapath:cpu_d\|adj:ADJ9\"" {  } { { "cpu_datapath.sv" "ADJ9" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adj cpu_datapath:cpu_d\|adj:ADJ11 " "Elaborating entity \"adj\" for hierarchy \"cpu_datapath:cpu_d\|adj:ADJ11\"" {  } { { "cpu_datapath.sv" "ADJ11" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_reg cpu_datapath:cpu_d\|ID_EX_reg:ID_EX " "Elaborating entity \"ID_EX_reg\" for hierarchy \"cpu_datapath:cpu_d\|ID_EX_reg:ID_EX\"" {  } { { "cpu_datapath.sv" "ID_EX" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_datapath:cpu_d\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu_datapath:cpu_d\|alu:ALU\"" {  } { { "cpu_datapath.sv" "ALU" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu_datapath:cpu_d\|adder:PC_ADDER " "Elaborating entity \"adder\" for hierarchy \"cpu_datapath:cpu_d\|adder:PC_ADDER\"" {  } { { "cpu_datapath.sv" "PC_ADDER" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_reg cpu_datapath:cpu_d\|EX_MEM_reg:EX_MEM " "Elaborating entity \"EX_MEM_reg\" for hierarchy \"cpu_datapath:cpu_d\|EX_MEM_reg:EX_MEM\"" {  } { { "cpu_datapath.sv" "EX_MEM" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteDetect cpu_datapath:cpu_d\|byteDetect:STOREADDRESS " "Elaborating entity \"byteDetect\" for hierarchy \"cpu_datapath:cpu_d\|byteDetect:STOREADDRESS\"" {  } { { "cpu_datapath.sv" "STOREADDRESS" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_counter cpu_datapath:cpu_d\|n_bit_counter:ONE_BIT_COUNTER " "Elaborating entity \"n_bit_counter\" for hierarchy \"cpu_datapath:cpu_d\|n_bit_counter:ONE_BIT_COUNTER\"" {  } { { "cpu_datapath.sv" "ONE_BIT_COUNTER" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 n_bit_counter.sv(21) " "Verilog HDL assignment warning at n_bit_counter.sv(21): truncated value with size 32 to match size of target (2)" {  } { { "n_bit_counter.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/n_bit_counter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511219073677 "|mp3|cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_reg cpu_datapath:cpu_d\|MEM_WB_reg:MEM_WB " "Elaborating entity \"MEM_WB_reg\" for hierarchy \"cpu_datapath:cpu_d\|MEM_WB_reg:MEM_WB\"" {  } { { "cpu_datapath.sv" "MEM_WB" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction MEM_WB_reg.sv(30) " "Verilog HDL or VHDL warning at MEM_WB_reg.sv(30): object \"instruction\" assigned a value but never read" {  } { { "MEM_WB_reg.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/MEM_WB_reg.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511219073686 "|mp3|cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu_datapath:cpu_d\|mux2:LDB_MUX " "Elaborating entity \"mux2\" for hierarchy \"cpu_datapath:cpu_d\|mux2:LDB_MUX\"" {  } { { "cpu_datapath.sv" "LDB_MUX" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu_datapath:cpu_d\|register:CC " "Elaborating entity \"register\" for hierarchy \"cpu_datapath:cpu_d\|register:CC\"" {  } { { "cpu_datapath.sv" "CC" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencc cpu_datapath:cpu_d\|gencc:GENCC " "Elaborating entity \"gencc\" for hierarchy \"cpu_datapath:cpu_d\|gencc:GENCC\"" {  } { { "cpu_datapath.sv" "GENCC" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cccomp cpu_datapath:cpu_d\|cccomp:CCCOMP " "Elaborating entity \"cccomp\" for hierarchy \"cpu_datapath:cpu_d\|cccomp:CCCOMP\"" {  } { { "cpu_datapath.sv" "CCCOMP" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic cpu_datapath:cpu_d\|branch_logic:BRANCH_LOGIC " "Elaborating entity \"branch_logic\" for hierarchy \"cpu_datapath:cpu_d\|branch_logic:BRANCH_LOGIC\"" {  } { { "cpu_datapath.sv" "BRANCH_LOGIC" { Text "/home/zpaya2/Better_X86/Better_x86/cpu_datapath.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_caches memory_caches:caches " "Elaborating entity \"memory_caches\" for hierarchy \"memory_caches:caches\"" {  } { { "mp3.sv" "caches" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_arbiter memory_caches:caches\|cache_arbiter:arbiter " "Elaborating entity \"cache_arbiter\" for hierarchy \"memory_caches:caches\|cache_arbiter:arbiter\"" {  } { { "memory_caches.sv" "arbiter" { Text "/home/zpaya2/Better_X86/Better_x86/memory_caches.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_arbiter_datapath memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad " "Elaborating entity \"cache_arbiter_datapath\" for hierarchy \"memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad\"" {  } { { "cache_arbiter.sv" "cad" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad\|demux2:resp_demux " "Elaborating entity \"demux2\" for hierarchy \"memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad\|demux2:resp_demux\"" {  } { { "cache_arbiter_datapath.sv" "resp_demux" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad\|register:mdr_l1_to_l2 " "Elaborating entity \"register\" for hierarchy \"memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_datapath:cad\|register:mdr_l1_to_l2\"" {  } { { "cache_arbiter_datapath.sv" "mdr_l1_to_l2" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_arbiter_control memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_control:cac " "Elaborating entity \"cache_arbiter_control\" for hierarchy \"memory_caches:caches\|cache_arbiter:arbiter\|cache_arbiter_control:cac\"" {  } { { "cache_arbiter.sv" "cac" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073743 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cache_read_sel cache_arbiter_control.sv(11) " "Output port \"cache_read_sel\" at cache_arbiter_control.sv(11) has no driver" {  } { { "cache_arbiter_control.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/cache_arbiter_control.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511219073744 "|mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache memory_caches:caches\|l1_cache:icache " "Elaborating entity \"l1_cache\" for hierarchy \"memory_caches:caches\|l1_cache:icache\"" {  } { { "memory_caches.sv" "icache" { Text "/home/zpaya2/Better_X86/Better_x86/memory_caches.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache_datapath memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd " "Elaborating entity \"l1_cache_datapath\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\"" {  } { { "l1_cache.sv" "l1_cd" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|decoder:dec_3_8 " "Elaborating entity \"decoder\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|decoder:dec_3_8\"" {  } { { "l1_cache_datapath.sv" "dec_3_8" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decoder.sv(7) " "Verilog HDL assignment warning at decoder.sv(7): truncated value with size 32 to match size of target (8)" {  } { { "decoder.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/decoder.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511219073761 "|mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|decoder:dec_3_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0 " "Elaborating entity \"array\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0\"" {  } { { "l1_cache_datapath.sv" "data0" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0 " "Elaborating entity \"array\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0\"" {  } { { "l1_cache_datapath.sv" "tag0" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid0 " "Elaborating entity \"array\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid0\"" {  } { { "l1_cache_datapath.sv" "valid0" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux4:pmem_address_mux " "Elaborating entity \"mux4\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux4:pmem_address_mux\"" {  } { { "l1_cache_datapath.sv" "pmem_address_mux" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux2:waymux " "Elaborating entity \"mux2\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux2:waymux\"" {  } { { "l1_cache_datapath.sv" "waymux" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux8:readmux " "Elaborating entity \"mux8\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|mux8:readmux\"" {  } { { "l1_cache_datapath.sv" "readmux" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache_datapath.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l1_cache_control memory_caches:caches\|l1_cache:icache\|l1_cache_control:l1_cc " "Elaborating entity \"l1_cache_control\" for hierarchy \"memory_caches:caches\|l1_cache:icache\|l1_cache_control:l1_cc\"" {  } { { "l1_cache.sv" "l1_cc" { Text "/home/zpaya2/Better_X86/Better_x86/l1_cache.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache memory_caches:caches\|l2_cache:l2cache " "Elaborating entity \"l2_cache\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\"" {  } { { "memory_caches.sv" "l2cache" { Text "/home/zpaya2/Better_X86/Better_x86/memory_caches.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_datapath memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd " "Elaborating entity \"l2_cache_datapath\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\"" {  } { { "l2_cache.sv" "l2_cd" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offset l2_cache_datapath.sv(67) " "Verilog HDL or VHDL warning at l2_cache_datapath.sv(67): object \"offset\" assigned a value but never read" {  } { { "l2_cache_datapath.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_datapath.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1511219073872 "|mp3|memory_caches:caches|l2_cache:l2cache|l2_cache_datapath:l2_cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRU_register memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|LRU_register:LRU " "Elaborating entity \"LRU_register\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|LRU_register:LRU\"" {  } { { "l2_cache_datapath.sv" "LRU" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_datapath.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|LRU_register:LRU\|mux4:datain_mux " "Elaborating entity \"mux4\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|LRU_register:LRU\|mux4:datain_mux\"" {  } { { "LRU_register.sv" "datain_mux" { Text "/home/zpaya2/Better_X86/Better_x86/LRU_register.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|mux4:waymux " "Elaborating entity \"mux4\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|mux4:waymux\"" {  } { { "l2_cache_datapath.sv" "waymux" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache_datapath.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache_control memory_caches:caches\|l2_cache:l2cache\|l2_cache_control:l2_cc " "Elaborating entity \"l2_cache_control\" for hierarchy \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_control:l2_cc\"" {  } { { "l2_cache.sv" "l2_cc" { Text "/home/zpaya2/Better_X86/Better_x86/l2_cache.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219073913 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076523 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag1\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag1\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076524 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag2\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag2\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076525 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag3\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag3\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076526 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076531 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data2\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data2\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076539 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data1\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data1\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076548 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data0\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data0\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076557 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag1\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag1\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076562 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076563 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data1\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data1\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076567 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0\|data_rtl_0 " "Inferred RAM node \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1511219076576 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "23 " "Found 23 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid0\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid1\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid2\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid3\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:valid3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty0\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty1\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty2\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty2\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty3\|data " "RAM logic \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:dirty3\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:tag1\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:tag1\|data\" is uninferred due to asynchronous read logic" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:valid1\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:valid0\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:tag0\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:tag0\|data\" is uninferred due to asynchronous read logic" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:dirty1\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:dirty0\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:LRU\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:LRU\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid1\|data " "RAM logic \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid0\|data " "RAM logic \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:valid0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:dirty1\|data " "RAM logic \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:dirty1\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:dirty0\|data " "RAM logic \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:dirty0\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:LRU\|data " "RAM logic \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:LRU\|data\" is uninferred due to inappropriate RAM size" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:data1\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:data1\|data\" is uninferred due to asynchronous read logic" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:data0\|data " "RAM logic \"memory_caches:caches\|l1_cache:dcache\|l1_cache_datapath:l1_cd\|array:data0\|data\" is uninferred due to asynchronous read logic" {  } { { "Array.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/Array.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1511219076582 ""} { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "cpu_datapath:cpu_d\|regfile:REG_FILE\|data " "RAM logic \"cpu_datapath:cpu_d\|regfile:REG_FILE\|data\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "regfile.sv" "data" { Text "/home/zpaya2/Better_X86/Better_x86/regfile.sv" 12 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Quartus II" 0 -1 1511219076582 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1511219076582 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag1\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag1\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag2\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag2\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag3\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag3\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data2\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data2\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data1\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data1\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data0\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data0\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag1\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag1\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:tag0\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data1\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data1\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_caches:caches\|l1_cache:icache\|l1_cache_datapath:l1_cd\|array:data0\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511219080488 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511219080488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|altsyncram:data_rtl_0 " "Instantiated megafunction \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:tag0\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp3.ram0_array_9c3c632f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp3.ram0_array_9c3c632f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511219080648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2o1 " "Found entity 1: altsyncram_l2o1" {  } { { "db/altsyncram_l2o1.tdf" "" { Text "/home/zpaya2/Better_X86/Better_x86/db/altsyncram_l2o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219080727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219080727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511219080768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|altsyncram:data_rtl_0 " "Instantiated megafunction \"memory_caches:caches\|l2_cache:l2cache\|l2_cache_datapath:l2_cd\|array:data3\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp3.ram0_array_65dbccc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp3.ram0_array_65dbccc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511219080769 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511219080769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ao1 " "Found entity 1: altsyncram_0ao1" {  } { { "db/altsyncram_0ao1.tdf" "" { Text "/home/zpaya2/Better_X86/Better_x86/db/altsyncram_0ao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511219080893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511219080893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[0\] GND " "Pin \"pmem_address\[0\]\" is stuck at GND" {  } { { "mp3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511219089029 "|mp3|pmem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[1\] GND " "Pin \"pmem_address\[1\]\" is stuck at GND" {  } { { "mp3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511219089029 "|mp3|pmem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[2\] GND " "Pin \"pmem_address\[2\]\" is stuck at GND" {  } { { "mp3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511219089029 "|mp3|pmem_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[3\] GND " "Pin \"pmem_address\[3\]\" is stuck at GND" {  } { { "mp3.sv" "" { Text "/home/zpaya2/Better_X86/Better_x86/mp3.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511219089029 "|mp3|pmem_address[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511219089029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511219093131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511219097506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/zpaya2/Better_X86/Better_x86/output_files/mp3.map.smsg " "Generated suppressed messages file /home/zpaya2/Better_X86/Better_x86/output_files/mp3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511219098395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511219099908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511219099908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8908 " "Implemented 8908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511219101948 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511219101948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7810 " "Implemented 7810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511219101948 ""} { "Info" "ICUT_CUT_TM_RAMS" "822 " "Implemented 822 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511219101948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511219101948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511219102237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 17:05:02 2017 " "Processing ended: Mon Nov 20 17:05:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511219102237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511219102237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511219102237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511219102237 ""}
