#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fef1cc03230 .scope module, "main" "main" 2 4;
 .timescale 0 0;
v0x7fef1cc148a0_0 .net "Y", 31 0, v0x7fef1cc146e0_0;  1 drivers
v0x7fef1cc14950_0 .var "i", 1 0;
v0x7fef1cc149f0_0 .var "x", 31 0;
L_0x7fef1cc14ac0 .part v0x7fef1cc14950_0, 0, 1;
L_0x7fef1cc14ba0 .part v0x7fef1cc14950_0, 1, 1;
S_0x7fef1cc04540 .scope module, "res1" "res" 2 8, 2 24 0, S_0x7fef1cc03230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "clk"
v0x7fef1cc03390_0 .net "Ds", 31 0, v0x7fef1cc149f0_0;  1 drivers
v0x7fef1cc14640_0 .net "Ld", 0 0, L_0x7fef1cc14ac0;  1 drivers
v0x7fef1cc146e0_0 .var "Qs", 31 0;
v0x7fef1cc147a0_0 .net "clk", 0 0, L_0x7fef1cc14ba0;  1 drivers
E_0x7fef1cc03b60 .event posedge, v0x7fef1cc147a0_0;
    .scope S_0x7fef1cc04540;
T_0 ;
    %wait E_0x7fef1cc03b60;
    %load/vec4 v0x7fef1cc14640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fef1cc03390_0;
    %store/vec4 v0x7fef1cc146e0_0, 0, 32;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fef1cc03230;
T_1 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fef1cc14950_0, 0, 2;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x7fef1cc149f0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fef1cc03230;
T_2 ;
    %vpi_call 2 15 "$display", "output" {0 0 0};
    %vpi_call 2 16 "$monitor", "%b", v0x7fef1cc148a0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "main.v";
