##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI0_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI0_IntClock:R vs. SPI0_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyHFCLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK        | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK       | N/A                   | Target: 24.00 MHz  | 
Clock: SPI0_IntClock  | Frequency: 61.64 MHz  | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI0_IntClock  SPI0_IntClock  83333.3          67110       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase  
-----------------  ------------  ----------------  
ETH_MISO_1(0)_PAD  24627         SPI0_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
ETH_CSN_1(0)_PAD   26297         CyHFCLK:R         
ETH_MOSI_1(0)_PAD  22737         SPI0_IntClock:R   
ETH_SCLK_1(0)_PAD  23600         SPI0_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SPI0_IntClock
*******************************************
Clock: SPI0_IntClock
Frequency: 61.64 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI0:BSPIM:RxStsReg\/clock
Path slack     : 67110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14654
-------------------------------------   ----- 
End-of-path arrival time (ps)           14654
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/main_5          macrocell8      3716   8996  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/q               macrocell8      3350  12346  67110  RISE       1
\SPI0:BSPIM:RxStsReg\/status_6           statusicell1    2308  14654  67110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:RxStsReg\/clock                               statusicell1               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI0_IntClock:R vs. SPI0_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI0:BSPIM:RxStsReg\/clock
Path slack     : 67110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14654
-------------------------------------   ----- 
End-of-path arrival time (ps)           14654
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/main_5          macrocell8      3716   8996  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/q               macrocell8      3350  12346  67110  RISE       1
\SPI0:BSPIM:RxStsReg\/status_6           statusicell1    2308  14654  67110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:RxStsReg\/clock                               statusicell1               0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI0:BSPIM:RxStsReg\/clock
Path slack     : 67110p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14654
-------------------------------------   ----- 
End-of-path arrival time (ps)           14654
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/main_5          macrocell8      3716   8996  67110  RISE       1
\SPI0:BSPIM:rx_status_6\/q               macrocell8      3350  12346  67110  RISE       1
\SPI0:BSPIM:RxStsReg\/status_6           statusicell1    2308  14654  67110  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:RxStsReg\/clock                               statusicell1               0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI0:BSPIM:TxStsReg\/clock
Path slack     : 68408p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13355
-------------------------------------   ----- 
End-of-path arrival time (ps)           13355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q           macrocell11    1250   1250  68408  RISE       1
\SPI0:BSPIM:tx_status_0\/main_0  macrocell12    4407   5657  68408  RISE       1
\SPI0:BSPIM:tx_status_0\/q       macrocell12    3350   9007  68408  RISE       1
\SPI0:BSPIM:TxStsReg\/status_0   statusicell2   4348  13355  68408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:TxStsReg\/clock                               statusicell2               0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 69263p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10560
-------------------------------------   ----- 
End-of-path arrival time (ps)           10560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  69263  RISE       1
Net_23/main_4                   macrocell2      2260  10560  69263  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI0:BSPIM:TxStsReg\/clock
Path slack     : 70009p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1570
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11754
-------------------------------------   ----- 
End-of-path arrival time (ps)           11754
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1   count7cell     2110   2110  70009  RISE       1
\SPI0:BSPIM:load_rx_data\/main_3  macrocell7     2985   5095  70009  RISE       1
\SPI0:BSPIM:load_rx_data\/q       macrocell7     3350   8445  70009  RISE       1
\SPI0:BSPIM:TxStsReg\/status_3    statusicell2   3309  11754  70009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:TxStsReg\/clock                               statusicell2               0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 70502p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -1850
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             81483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1   count7cell      2110   2110  70009  RISE       1
\SPI0:BSPIM:load_rx_data\/main_3  macrocell7      2985   5095  70009  RISE       1
\SPI0:BSPIM:load_rx_data\/q       macrocell7      3350   8445  70009  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2537  10982  70502  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 70970p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q            macrocell11     1250   1250  68408  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4813   6063  70970  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_0\/main_3
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 71035p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71035  RISE       1
\SPI0:BSPIM:state_0\/main_3              macrocell9      3509   8789  71035  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_1\/main_8
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 71536p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71035  RISE       1
\SPI0:BSPIM:state_1\/main_8              macrocell10     3007   8287  71536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI0:BSPIM:state_2\/main_8
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 71536p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  71035  RISE       1
\SPI0:BSPIM:state_2\/main_8              macrocell11     3007   8287  71536  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q            macrocell10     1250   1250  69482  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3474   4724  72309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -6300
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q            macrocell9      1250   1250  69513  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   3467   4717  72316  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:sR8:Dp:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 73236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q        macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:ld_ident\/main_0  macrocell5    5337   6587  73236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_1\/main_0
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 73236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:state_1\/main_0  macrocell10   5337   6587  73236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_2\/main_0
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 73236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:state_2\/main_0  macrocell11   5337   6587  73236  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 73726p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q  macrocell11   1250   1250  68408  RISE       1
Net_25/main_1           macrocell3    4847   6097  73726  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_25/clock_0                                            macrocell3                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 73739p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q         macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:load_cond\/main_0  macrocell6    4834   6084  73739  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : Net_1/main_1
Capture Clock  : Net_1/clock_0
Path slack     : 73855p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q  macrocell10   1250   1250  69482  RISE       1
Net_1/main_1            macrocell1    4719   5969  73855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1/clock_0                                             macrocell1                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 73855p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q          macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:cnt_enable\/main_1  macrocell4    4719   5969  73855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 73855p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q  macrocell10   1250   1250  69482  RISE       1
Net_25/main_2           macrocell3    4718   5968  73855  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_25/clock_0                                            macrocell3                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 73873p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q         macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:load_cond\/main_1  macrocell6    4700   5950  73873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : Net_1/main_0
Capture Clock  : Net_1/clock_0
Path slack     : 73891p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q  macrocell11   1250   1250  68408  RISE       1
Net_1/main_0            macrocell1    4682   5932  73891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1/clock_0                                             macrocell1                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 73891p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q          macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:cnt_enable\/main_0  macrocell4    4682   5932  73891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74004p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70009  RISE       1
\SPI0:BSPIM:load_cond\/main_6    macrocell6    3709   5819  74004  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74119p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70262  RISE       1
\SPI0:BSPIM:load_cond\/main_7    macrocell6    3594   5704  74119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70278  RISE       1
\SPI0:BSPIM:load_cond\/main_3    macrocell6    3578   5688  74135  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74145p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  70293  RISE       1
\SPI0:BSPIM:load_cond\/main_5    macrocell6    3568   5678  74145  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  70288  RISE       1
\SPI0:BSPIM:load_cond\/main_4    macrocell6    3564   5674  74149  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : \SPI0:BSPIM:state_0\/main_0
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 74166p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q       macrocell11   1250   1250  68408  RISE       1
\SPI0:BSPIM:state_0\/main_0  macrocell9    4407   5657  74166  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 74210p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q         macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:load_cond\/main_2  macrocell6    4363   5613  74210  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : Net_1/main_2
Capture Clock  : Net_1/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q  macrocell9    1250   1250  69513  RISE       1
Net_1/main_2            macrocell1    4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1/clock_0                                             macrocell1                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 74334p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q          macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:cnt_enable\/main_2  macrocell4    4239   5489  74334  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 74354p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q  macrocell9    1250   1250  69513  RISE       1
Net_25/main_3           macrocell3    4220   5470  74354  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_25/clock_0                                            macrocell3                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 74724p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_2\/q  macrocell11   1250   1250  68408  RISE       1
Net_23/main_1           macrocell2    3849   5099  74724  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 74728p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70009  RISE       1
Net_23/main_8                    macrocell2    2985   5095  74728  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 74729p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70009  RISE       1
\SPI0:BSPIM:ld_ident\/main_6     macrocell5    2984   5094  74729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:state_1\/main_6
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 74729p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70009  RISE       1
\SPI0:BSPIM:state_1\/main_6      macrocell10   2984   5094  74729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_1
Path End       : \SPI0:BSPIM:state_2\/main_6
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 74729p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  70009  RISE       1
\SPI0:BSPIM:state_2\/main_6      macrocell11   2984   5094  74729  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 74981p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70262  RISE       1
Net_23/main_9                    macrocell2    2732   4842  74981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70262  RISE       1
\SPI0:BSPIM:ld_ident\/main_7     macrocell5    2724   4834  74990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:state_1\/main_7
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70262  RISE       1
\SPI0:BSPIM:state_1\/main_7      macrocell10   2724   4834  74990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_0
Path End       : \SPI0:BSPIM:state_2\/main_7
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  70262  RISE       1
\SPI0:BSPIM:state_2\/main_7      macrocell11   2724   4834  74990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 74991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  70288  RISE       1
\SPI0:BSPIM:ld_ident\/main_4     macrocell5    2722   4832  74991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:state_1\/main_4
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 74991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  70288  RISE       1
\SPI0:BSPIM:state_1\/main_4      macrocell10   2722   4832  74991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : \SPI0:BSPIM:state_2\/main_4
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 74991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  70288  RISE       1
\SPI0:BSPIM:state_2\/main_4      macrocell11   2722   4832  74991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 74998p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70278  RISE       1
Net_23/main_5                    macrocell2    2716   4826  74998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 75007p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  70288  RISE       1
Net_23/main_6                    macrocell2    2706   4816  75007  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 75012p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  70293  RISE       1
Net_23/main_7                    macrocell2    2701   4811  75012  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70278  RISE       1
\SPI0:BSPIM:ld_ident\/main_3     macrocell5    2696   4806  75017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:state_1\/main_3
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70278  RISE       1
\SPI0:BSPIM:state_1\/main_3      macrocell10   2696   4806  75017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_4
Path End       : \SPI0:BSPIM:state_2\/main_3
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 75017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  70278  RISE       1
\SPI0:BSPIM:state_2\/main_3      macrocell11   2696   4806  75017  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  70293  RISE       1
\SPI0:BSPIM:ld_ident\/main_5     macrocell5    2695   4805  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:state_1\/main_5
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  70293  RISE       1
\SPI0:BSPIM:state_1\/main_5      macrocell10   2695   4805  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:BitCounter\/count_2
Path End       : \SPI0:BSPIM:state_2\/main_5
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 75018p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  70293  RISE       1
\SPI0:BSPIM:state_2\/main_5      macrocell11   2695   4805  75018  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 75077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_25/clock_0                                            macrocell3                 0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_25/q       macrocell3    1250   1250  75077  RISE       1
Net_25/main_0  macrocell3    3496   4746  75077  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_25/clock_0                                            macrocell3                 0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 75107p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q        macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:ld_ident\/main_1  macrocell5    3467   4717  75107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_1\/main_1
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 75107p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:state_1\/main_1  macrocell10   3467   4717  75107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_2\/main_1
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 75107p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:state_2\/main_1  macrocell11   3467   4717  75107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 75118p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q  macrocell9    1250   1250  69513  RISE       1
Net_23/main_3           macrocell2    3456   4706  75118  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 75172p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_23/q       macrocell2    1250   1250  75172  RISE       1
Net_23/main_0  macrocell2    3402   4652  75172  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : \SPI0:BSPIM:state_0\/main_1
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 75240p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q       macrocell10   1250   1250  69482  RISE       1
\SPI0:BSPIM:state_0\/main_1  macrocell9    3333   4583  75240  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 75247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_1\/q  macrocell10   1250   1250  69482  RISE       1
Net_23/main_2           macrocell2    3327   4577  75247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 75248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q        macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:ld_ident\/main_2  macrocell5    3325   4575  75248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_1\/main_2
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 75248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:state_1\/main_2  macrocell10   3325   4575  75248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_2\/main_2
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 75248p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:state_2\/main_2  macrocell11   3325   4575  75248  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:state_0\/q
Path End       : \SPI0:BSPIM:state_0\/main_2
Capture Clock  : \SPI0:BSPIM:state_0\/clock_0
Path slack     : 75271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:state_0\/q       macrocell9    1250   1250  69513  RISE       1
\SPI0:BSPIM:state_0\/main_2  macrocell9    3302   4552  75271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_0\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:cnt_enable\/q
Path End       : \SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \SPI0:BSPIM:BitCounter\/clock
Path slack     : 75567p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3340
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:cnt_enable\/q       macrocell4    1250   1250  75567  RISE       1
\SPI0:BSPIM:BitCounter\/enable  count7cell    3176   4426  75567  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:BitCounter\/clock                             count7cell                 0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 76026p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q  macrocell5    1250   1250  76026  RISE       1
Net_23/main_10           macrocell2    2547   3797  76026  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_23/clock_0                                            macrocell2                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 76027p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q       macrocell5    1250   1250  76026  RISE       1
\SPI0:BSPIM:ld_ident\/main_8  macrocell5    2547   3797  76027  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:state_1\/main_9
Capture Clock  : \SPI0:BSPIM:state_1\/clock_0
Path slack     : 76027p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q      macrocell5    1250   1250  76026  RISE       1
\SPI0:BSPIM:state_1\/main_9  macrocell10   2547   3797  76027  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_1\/clock_0                              macrocell10                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:ld_ident\/q
Path End       : \SPI0:BSPIM:state_2\/main_9
Capture Clock  : \SPI0:BSPIM:state_2\/clock_0
Path slack     : 76027p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:ld_ident\/clock_0                             macrocell5                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:ld_ident\/q      macrocell5    1250   1250  76026  RISE       1
\SPI0:BSPIM:state_2\/main_9  macrocell11   2547   3797  76027  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:state_2\/clock_0                              macrocell11                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:cnt_enable\/q
Path End       : \SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:cnt_enable\/q       macrocell4    1250   1250  75567  RISE       1
\SPI0:BSPIM:cnt_enable\/main_3  macrocell4    2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:cnt_enable\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1/q
Path End       : Net_1/main_3
Capture Clock  : Net_1/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1/clock_0                                             macrocell1                 0      0  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
Net_1/q       macrocell1    1250   1250  76269  RISE       1
Net_1/main_3  macrocell1    2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1/clock_0                                             macrocell1                 0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI0:BSPIM:load_cond\/q
Path End       : \SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \SPI0:BSPIM:load_cond\/clock_0
Path slack     : 76271p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SPI0_IntClock:R#1 vs. SPI0_IntClock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI0:BSPIM:load_cond\/q       macrocell6    1250   1250  76271  RISE       1
\SPI0:BSPIM:load_cond\/main_8  macrocell6    2302   3552  76271  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\SPI0:BSPIM:load_cond\/clock_0                            macrocell6                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

