###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         8471   # Number of WRITE/WRITEP commands
num_reads_done                 =      1038106   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       888390   # Number of read row buffer hits
num_read_cmds                  =      1038109   # Number of READ/READP commands
num_writes_done                =         8490   # Number of read requests issued
num_write_row_hits             =         2904   # Number of write row buffer hits
num_act_cmds                   =       155940   # Number of ACT commands
num_pre_cmds                   =       155913   # Number of PRE commands
num_ondemand_pres              =       133918   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432595   # Cyles of rank active rank.0
rank_active_cycles.1           =      9182350   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567405   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       817650   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       974370   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21943   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13023   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5577   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3157   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3227   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3846   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          483   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          480   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19478   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            4   # Write cmd latency (cycles)
write_latency[100-119]         =           12   # Write cmd latency (cycles)
write_latency[120-139]         =           13   # Write cmd latency (cycles)
write_latency[140-159]         =           17   # Write cmd latency (cycles)
write_latency[160-179]         =           26   # Write cmd latency (cycles)
write_latency[180-199]         =           43   # Write cmd latency (cycles)
write_latency[200-]            =         8347   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       369825   # Read request latency (cycles)
read_latency[40-59]            =       130514   # Read request latency (cycles)
read_latency[60-79]            =       101674   # Read request latency (cycles)
read_latency[80-99]            =        62455   # Read request latency (cycles)
read_latency[100-119]          =        49496   # Read request latency (cycles)
read_latency[120-139]          =        45463   # Read request latency (cycles)
read_latency[140-159]          =        35421   # Read request latency (cycles)
read_latency[160-179]          =        29562   # Read request latency (cycles)
read_latency[180-199]          =        24916   # Read request latency (cycles)
read_latency[200-]             =       188777   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.22872e+07   # Write energy
read_energy                    =  4.18566e+09   # Read energy
act_energy                     =  4.26652e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72354e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92472e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72979e+09   # Active standby energy rank.1
average_read_latency           =      136.299   # Average read request latency (cycles)
average_interarrival           =      9.55424   # Average request interarrival latency (cycles)
total_energy                   =  1.76398e+10   # Total energy (pJ)
average_power                  =      1763.98   # Average power (mW)
average_bandwidth              =      8.93095   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9260   # Number of WRITE/WRITEP commands
num_reads_done                 =      1125527   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       911656   # Number of read row buffer hits
num_read_cmds                  =      1125527   # Number of READ/READP commands
num_writes_done                =         9279   # Number of read requests issued
num_write_row_hits             =         2977   # Number of write row buffer hits
num_act_cmds                   =       221081   # Number of ACT commands
num_pre_cmds                   =       221059   # Number of PRE commands
num_ondemand_pres              =       198234   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9298852   # Cyles of rank active rank.0
rank_active_cycles.1           =      9298485   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       701148   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       701515   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1064231   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21767   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12699   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4936   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3051   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3208   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3692   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          975   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          485   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          468   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19351   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            4   # Write cmd latency (cycles)
write_latency[80-99]           =           10   # Write cmd latency (cycles)
write_latency[100-119]         =            6   # Write cmd latency (cycles)
write_latency[120-139]         =           15   # Write cmd latency (cycles)
write_latency[140-159]         =           28   # Write cmd latency (cycles)
write_latency[160-179]         =           29   # Write cmd latency (cycles)
write_latency[180-199]         =           55   # Write cmd latency (cycles)
write_latency[200-]            =         9111   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       328429   # Read request latency (cycles)
read_latency[40-59]            =       131202   # Read request latency (cycles)
read_latency[60-79]            =       124744   # Read request latency (cycles)
read_latency[80-99]            =        75827   # Read request latency (cycles)
read_latency[100-119]          =        62181   # Read request latency (cycles)
read_latency[120-139]          =        56865   # Read request latency (cycles)
read_latency[140-159]          =        43192   # Read request latency (cycles)
read_latency[160-179]          =        36115   # Read request latency (cycles)
read_latency[180-199]          =        30190   # Read request latency (cycles)
read_latency[200-]             =       236777   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.62259e+07   # Write energy
read_energy                    =  4.53812e+09   # Read energy
act_energy                     =  6.04878e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.36551e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.36727e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80248e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80225e+09   # Active standby energy rank.1
average_read_latency           =      151.063   # Average read request latency (cycles)
average_interarrival           =      8.81163   # Average request interarrival latency (cycles)
total_energy                   =  1.81719e+10   # Total energy (pJ)
average_power                  =      1817.19   # Average power (mW)
average_bandwidth              =      9.68368   # Average bandwidth
