action = "synthesis"
language = "vhdl"

syn_device = "xc6slx45t"
syn_grade = "-3"
syn_package = "fgg484"

syn_top = "gate3"
syn_project = "gate3.xise"

syn_tool = "ise"


files = [ "../files/gate3.vhd", "gate.ngc" ]

