{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713470406114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713470406116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:00:06 2024 " "Processing started: Thu Apr 18 15:00:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713470406116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713470406116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11step4 -c lab11step4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11step4 -c lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713470406116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713470406596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713470406597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step4 " "Found entity 1: lab11step4" {  } { { "lab11step4.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/lab11step4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713470411392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11step4 " "Elaborating entity \"lab11step4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713470411542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step2.bdf 1 1 " "Using design file lab11step2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step2 " "Found entity 1: lab11step2" {  } { { "lab11step2.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/lab11step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713470411588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step2 lab11step2:inst2 " "Elaborating entity \"lab11step2\" for hierarchy \"lab11step2:inst2\"" {  } { { "lab11step4.bdf" "inst2" { Schematic "U:/cpre281/lab11/lab11step4/lab11step4.bdf" { { 136 816 944 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470411590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/cpre281/lab11/lab11step4/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713470411627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder lab11step2:inst2\|seven_seg_decoder:inst16 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"lab11step2:inst2\|seven_seg_decoder:inst16\"" {  } { { "lab11step2.bdf" "inst16" { Schematic "U:/cpre281/lab11/lab11step4/lab11step2.bdf" { { 144 1320 1496 256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470411629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713470411760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator lab11step2:inst2\|clock_generator:inst4 " "Elaborating entity \"clock_generator\" for hierarchy \"lab11step2:inst2\|clock_generator:inst4\"" {  } { { "lab11step2.bdf" "inst4" { Schematic "U:/cpre281/lab11/lab11step4/lab11step2.bdf" { { 440 224 376 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470411761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713470411797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470411798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step3.bdf 1 1 " "Using design file lab11step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713470411834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713470411834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step3 lab11step3:inst " "Elaborating entity \"lab11step3\" for hierarchy \"lab11step3:inst\"" {  } { { "lab11step4.bdf" "inst" { Schematic "U:/cpre281/lab11/lab11step4/lab11step4.bdf" { { 304 536 680 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470411837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713470415412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713470416801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713470416801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713470417178 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713470417178 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713470417178 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713470417178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713470417270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:00:17 2024 " "Processing ended: Thu Apr 18 15:00:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713470417270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713470417270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713470417270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713470417270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713470418675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713470418676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:00:18 2024 " "Processing started: Thu Apr 18 15:00:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713470418676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713470418676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab11step4 -c lab11step4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab11step4 -c lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713470418676 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713470418726 ""}
{ "Info" "0" "" "Project  = lab11step4" {  } {  } 0 0 "Project  = lab11step4" 0 0 "Fitter" 0 0 1713470418726 ""}
{ "Info" "0" "" "Revision = lab11step4" {  } {  } 0 0 "Revision = lab11step4" 0 0 "Fitter" 0 0 1713470418726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713470418860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713470418861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab11step4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab11step4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713470418912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713470418945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713470418945 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713470419171 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713470419237 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713470419237 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713470419238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713470419238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713470419238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713470419238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713470419238 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713470419238 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713470419243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab11step4.sdc " "Synopsys Design Constraints File file not found: 'lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713470419786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713470419786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713470419788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713470419788 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713470419790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHz_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node 50MHz_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419808 ""}  } { { "lab11step4.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/lab11step4.bdf" { { 336 120 288 352 "50MHz_Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "Automatically promoted node lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10~0 " "Destination node lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419808 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "Automatically promoted node lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10~0 " "Destination node lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419808 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step3:inst\|clock_divider_1024:inst\|inst10  " "Automatically promoted node lab11step3:inst\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419809 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step3:inst\|clock_divider_1024:inst\|inst10~0 " "Destination node lab11step3:inst\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419809 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419809 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step3:inst\|inst1  " "Automatically promoted node lab11step3:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419810 ""}  } { { "lab11step3.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/lab11step3.bdf" { { 288 672 736 368 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419810 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10~0 " "Destination node lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419810 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419810 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419810 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10~0 " "Destination node lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419811 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst1\|clock_generator:inst4\|inst5  " "Automatically promoted node lab11step2:inst1\|clock_generator:inst4\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419811 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst1\|clock_generator:inst4\|inst5~0 " "Destination node lab11step2:inst1\|clock_generator:inst4\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419811 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419811 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab11step2:inst2\|clock_generator:inst4\|inst5  " "Automatically promoted node lab11step2:inst2\|clock_generator:inst4\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713470419812 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab11step2:inst2\|clock_generator:inst4\|inst5~0 " "Destination node lab11step2:inst2\|clock_generator:inst4\|inst5~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713470419812 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713470419812 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/cpre281/lab11/lab11step4/clock_generator.bdf" { { 336 608 672 416 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713470419812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713470420146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713470420146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713470420146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713470420147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713470420147 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713470420147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713470420147 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713470420148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713470420164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713470420165 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713470420165 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713470420188 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713470420237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713470421459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713470421537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713470421560 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713470425579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713470425579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713470427422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/cpre281/lab11/lab11step4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713470428988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713470428988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713470429482 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713470429482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713470429485 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713470429677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713470429686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713470429838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713470429839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713470429972 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713470430337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/cpre281/lab11/lab11step4/output_files/lab11step4.fit.smsg " "Generated suppressed messages file U:/cpre281/lab11/lab11step4/output_files/lab11step4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713470430616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6083 " "Peak virtual memory: 6083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713470431712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:00:31 2024 " "Processing ended: Thu Apr 18 15:00:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713470431712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713470431712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713470431712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713470431712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713470433536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713470433538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:00:33 2024 " "Processing started: Thu Apr 18 15:00:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713470433538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713470433538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab11step4 -c lab11step4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab11step4 -c lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713470433538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713470433827 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713470435121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713470435204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713470437855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:00:37 2024 " "Processing ended: Thu Apr 18 15:00:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713470437855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713470437855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713470437855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713470437855 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713470438660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713470439034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713470439036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:00:38 2024 " "Processing started: Thu Apr 18 15:00:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713470439036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713470439036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab11step4 -c lab11step4 " "Command: quartus_sta lab11step4 -c lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713470439036 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713470439088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713470439263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713470439263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470439293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470439293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab11step4.sdc " "Synopsys Design Constraints File file not found: 'lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713470439705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470439705 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|inst5 lab11step2:inst2\|clock_generator:inst4\|inst5 " "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|inst5 lab11step2:inst2\|clock_generator:inst4\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Manual_Clock Manual_Clock " "create_clock -period 1.000 -name Manual_Clock Manual_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|inst5 lab11step2:inst1\|clock_generator:inst4\|inst5 " "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|inst5 lab11step2:inst1\|clock_generator:inst4\|inst5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step3:inst\|inst1 lab11step3:inst\|inst1 " "create_clock -period 1.000 -name lab11step3:inst\|inst1 lab11step3:inst\|inst1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step3:inst\|clock_divider_1024:cece\|inst10 lab11step3:inst\|clock_divider_1024:cece\|inst10 " "create_clock -period 1.000 -name lab11step3:inst\|clock_divider_1024:cece\|inst10 lab11step3:inst\|clock_divider_1024:cece\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab11step3:inst\|clock_divider_1024:inst\|inst10 lab11step3:inst\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name lab11step3:inst\|clock_divider_1024:inst\|inst10 lab11step3:inst\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 50MHz_Clock 50MHz_Clock " "create_clock -period 1.000 -name 50MHz_Clock 50MHz_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713470439706 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713470439706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713470439707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713470439708 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713470439709 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713470439794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713470439875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713470439875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.513 " "Worst-case setup slack is -2.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513              -7.222 lab11step3:inst\|inst1  " "   -2.513              -7.222 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329              -6.773 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -2.329              -6.773 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.318              -6.847 50MHz_Clock  " "   -2.318              -6.847 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313              -7.047 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -2.313              -7.047 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252              -7.420 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -2.252              -7.420 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.033              -2.944 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -2.033              -2.944 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977              -5.925 Manual_Clock  " "   -1.977              -5.925 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901              -2.989 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.901              -2.989 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.019              -1.019 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -1.019              -1.019 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -0.321 lab11step2:inst2\|clock_generator:inst4\|inst5  " "   -0.321              -0.321 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.312 lab11step2:inst1\|clock_generator:inst4\|inst5  " "   -0.312              -0.312 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470439910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 50MHz_Clock  " "    0.401               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 lab11step3:inst\|inst1  " "    0.402               0.000 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5  " "    0.403               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.403               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5  " "    0.403               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Manual_Clock  " "    0.440               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "    1.152               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470439947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470439947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470439984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470440020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 50MHz_Clock  " "   -3.000             -15.850 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Manual_Clock  " "   -3.000             -15.850 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step3:inst\|inst1  " "   -1.285             -12.850 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 lab11step2:inst1\|clock_generator:inst4\|inst5  " "   -1.285              -3.855 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 lab11step2:inst2\|clock_generator:inst4\|inst5  " "   -1.285              -3.855 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -1.285              -1.285 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470440054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470440054 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713470440912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713470440923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713470441083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713470441202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713470441242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713470441242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.212 " "Worst-case setup slack is -2.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212              -5.638 lab11step3:inst\|inst1  " "   -2.212              -5.638 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047              -5.367 50MHz_Clock  " "   -2.047              -5.367 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039              -5.307 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -2.039              -5.307 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038              -5.553 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -2.038              -5.553 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971              -5.823 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.971              -5.823 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.772              -2.360 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.772              -2.360 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721              -4.534 Manual_Clock  " "   -1.721              -4.534 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659              -2.323 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.659              -2.323 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -0.867 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -0.867              -0.867 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.181 lab11step2:inst2\|clock_generator:inst4\|inst5  " "   -0.181              -0.181 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.175 lab11step2:inst1\|clock_generator:inst4\|inst5  " "   -0.175              -0.175 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470441278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 50MHz_Clock  " "    0.352               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5  " "    0.354               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5  " "    0.354               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 lab11step3:inst\|inst1  " "    0.354               0.000 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Manual_Clock  " "    0.387               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "    1.122               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470441319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470441356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470441395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 50MHz_Clock  " "   -3.000             -15.850 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 Manual_Clock  " "   -3.000             -15.850 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 lab11step3:inst\|inst1  " "   -1.285             -12.850 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.285              -6.425 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 lab11step2:inst1\|clock_generator:inst4\|inst5  " "   -1.285              -3.855 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -3.855 lab11step2:inst2\|clock_generator:inst4\|inst5  " "   -1.285              -3.855 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -1.285              -1.285 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470441433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470441433 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713470442302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713470442403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713470442405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713470442405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.742 " "Worst-case setup slack is -0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742              -0.767 lab11step3:inst\|inst1  " "   -0.742              -0.767 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650              -0.650 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -0.650              -0.650 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -0.614              -0.614 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -0.614 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -0.614              -0.614 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.612 50MHz_Clock  " "   -0.612              -0.612 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -0.599              -0.599 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.504 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -0.504              -0.504 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -0.442 Manual_Clock  " "   -0.442              -0.442 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.430 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -0.430              -0.430 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5  " "    0.346               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5  " "    0.356               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470442444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 50MHz_Clock  " "    0.180               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5  " "    0.181               0.000 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5  " "    0.181               0.000 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 lab11step3:inst\|inst1  " "    0.181               0.000 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Manual_Clock  " "    0.201               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "    0.472               0.000 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470442483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470442521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713470442559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.100 Manual_Clock  " "   -3.000             -14.100 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.600 50MHz_Clock  " "   -3.000             -13.600 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 lab11step3:inst\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 lab11step3:inst\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 lab11step3:inst\|inst1  " "   -1.000             -10.000 lab11step3:inst\|inst1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 lab11step2:inst1\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10  " "   -1.000              -5.000 lab11step2:inst2\|clock_generator:inst4\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 lab11step2:inst1\|clock_generator:inst4\|inst5  " "   -1.000              -3.000 lab11step2:inst1\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 lab11step2:inst2\|clock_generator:inst4\|inst5  " "   -1.000              -3.000 lab11step2:inst2\|clock_generator:inst4\|inst5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 lab11step3:inst\|clock_divider_1024:cece\|inst10  " "   -1.000              -1.000 lab11step3:inst\|clock_divider_1024:cece\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713470442598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713470442598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713470444044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713470444044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713470444458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:00:44 2024 " "Processing ended: Thu Apr 18 15:00:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713470444458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713470444458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713470444458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713470444458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713470448849 ""}
