cocci_test_suite() {
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3228.c 98 */[]__initdata;
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-rk3228.c 694 */;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-rk3228.c 693 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-rk3228.c 691 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-rk3228.c 691 */;
	const char *const cocci_id/* drivers/clk/rockchip/clk-rk3228.c 656 */[]__initconst;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3228.c 22 */[];
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3228.c 212 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3228.c 184 */;
	enum rk3228_plls{apll, dpll, cpll, gpll,} cocci_id/* drivers/clk/rockchip/clk-rk3228.c 18 */;
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-rk3228.c 169 */[]__initdata;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-rk3228.c 121 */;
}
