INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/fuladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/Lab9 files/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/screenmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screenmemory
WARNING: [VRFC 10-937] initial value of parameter smem_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/screenmemory.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/bitmapmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmemory
WARNING: [VRFC 10-937] initial value of parameter bitmap_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/bitmapmemory.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/dmem.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/lab10 files/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/mem_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/project_1 files/clockdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider_Nexys4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
WARNING: [VRFC 10-937] initial value of parameter bitmap_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/vgadisplaydriver.sv:24]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter Abits is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/imem.sv:24]
WARNING: [VRFC 10-937] initial value of parameter Dbits is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/imem.sv:25]
WARNING: [VRFC 10-937] initial value of parameter Nloc is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/imem.sv:26]
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/new/imem.sv:27]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/memIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/memIO.sv:28]
WARNING: [VRFC 10-937] initial value of parameter smem_init is omitted [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/new/memIO.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/lab10 files/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/sources_1/imports/project_1 files/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/new/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/new/display8digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display8digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/imports/Lab 5 files/hexto7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sources_1/new/keyboard_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:167]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:168]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:169]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:170]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:171]
WARNING: [VRFC 10-756] identifier ERROR_smem_addr is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:172]
WARNING: [VRFC 10-756] identifier ERROR_red is used before its declaration [C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/screen_test.sv:173]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.srcs/sim_1/new/memIO_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Brett/School/Spring15/541/labs/brett_game/brett_game.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
