INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Random_num_generator/Random_num_generator.srcs/sources_1/new/random_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_random_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_random_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sim_1/new/tb_top_random_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_random_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
