<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
time_elapsed: 0.004s
ram usage: 9592 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple -e i2c_test01 <a href="../../../../third_party/tools/yosys/tests/simple/i2c_master_tests.v.html" target="file-frame">third_party/tools/yosys/tests/simple/i2c_master_tests.v</a>
proc %i2c_test01.always.236.0 (i1$ %clk, i1$ %rst, i1$ %nReset) -&gt; (i1$ %cmd_stop) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    %nReset1 = prb i1$ %nReset
    wait %check, %clk, %nReset
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    %nReset2 = prb i1$ %nReset
    %4 = const i1 0
    %5 = neq i1 %nReset1, %4
    %6 = eq i1 %nReset2, %4
    %negedge = and i1 %6, %5
    %event_or = or i1 %posedge, %negedge
    br %event_or, %init, %event
event:
    %nReset3 = prb i1$ %nReset
    %7 = not i1 %nReset3
    br %7, %if_false, %if_true
if_true:
    %8 = const i1 0
    %9 = const i32 1
    drv i1$ %cmd_stop, %8, %9
    br %if_exit
if_false:
    %rst1 = prb i1$ %rst
    br %rst1, %if_false1, %if_true1
if_exit:
    br %0
if_true1:
    %10 = const i1 0
    %11 = const i32 1
    drv i1$ %cmd_stop, %10, %11
    br %if_exit1
if_false1:
    br %if_exit1
if_exit1:
    br %if_exit
}

proc %i2c_test01.always.237.0 (i1$ %clk, i1$ %rst, i1$ %nReset, i1$ %cmd_stop) -&gt; (i1$ %al) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    %nReset1 = prb i1$ %nReset
    wait %check, %clk, %nReset
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    %nReset2 = prb i1$ %nReset
    %4 = const i1 0
    %5 = neq i1 %nReset1, %4
    %6 = eq i1 %nReset2, %4
    %negedge = and i1 %6, %5
    %event_or = or i1 %posedge, %negedge
    br %event_or, %init, %event
event:
    %nReset3 = prb i1$ %nReset
    %7 = not i1 %nReset3
    br %7, %if_false, %if_true
if_true:
    %8 = const i1 0
    %9 = const i32 1
    drv i1$ %al, %8, %9
    br %if_exit
if_false:
    %rst1 = prb i1$ %rst
    br %rst1, %if_false1, %if_true1
if_exit:
    br %0
if_true1:
    %10 = const i1 0
    %11 = const i32 1
    drv i1$ %al, %10, %11
    br %if_exit1
if_false1:
    %cmd_stop1 = prb i1$ %cmd_stop
    %12 = not i1 %cmd_stop1
    %13 = const i32 1
    drv i1$ %al, %12, %13
    br %if_exit1
if_exit1:
    br %if_exit
}

entity @i2c_test01 (i1$ %clk, i1$ %rst, i1$ %nReset) -&gt; (i1$ %al) {
    %0 = const i1 0
    %cmd_stop = sig i1 %0
    inst %i2c_test01.always.236.0 (i1$ %clk, i1$ %rst, i1$ %nReset) -&gt; (i1$ %cmd_stop)
    inst %i2c_test01.always.237.0 (i1$ %clk, i1$ %rst, i1$ %nReset, i1$ %cmd_stop) -&gt; (i1$ %al)
}

</pre>
</body>