
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003631                       # Number of seconds simulated
sim_ticks                                  3631391541                       # Number of ticks simulated
final_tick                               533202735795                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 338882                       # Simulator instruction rate (inst/s)
host_op_rate                                   438516                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 310464                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918580                       # Number of bytes of host memory used
host_seconds                                 11696.67                       # Real time elapsed on the host
sim_insts                                  3963795216                       # Number of instructions simulated
sim_ops                                    5129176058                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       498176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       381184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       544000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       237056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1682048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       272896                       # Number of bytes written to this memory
system.physmem.bytes_written::total            272896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2978                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4250                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1852                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13141                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2132                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2132                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1515672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    137185978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1586169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    104969127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1445176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    149804832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1409928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     65279659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               463196541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1515672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1586169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1445176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1409928                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5956945                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75149153                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75149153                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75149153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1515672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    137185978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1586169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    104969127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1445176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    149804832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1409928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     65279659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              538345694                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8708374                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089900                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537956                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207786                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1299817                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1197259                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          301424                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3330540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16815010                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089900                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1498683                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3603578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1043786                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        745879                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1638329                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8512821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.423839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4909243     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355334      4.17%     61.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337088      3.96%     65.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317635      3.73%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261918      3.08%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188697      2.22%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135976      1.60%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211163      2.48%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795767     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8512821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354819                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.930901                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3485100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       712644                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3445907                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40208                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        828959                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496315                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19995046                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10496                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        828959                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3667369                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         354530                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80589                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3297217                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       284154                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19399086                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           74                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        152524                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26892685                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90371847                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90371847                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10097513                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3659                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1948                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           695440                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1907586                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23606                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       418834                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18073731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14626281                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22744                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5734804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17511655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          310                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8512821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718147                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840814                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3028031     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709828     20.09%     55.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358879     15.96%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817330      9.60%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835305      9.81%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382206      4.49%     95.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243994      2.87%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67493      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69755      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8512821                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63205     57.66%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21737     19.83%     77.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24678     22.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12024198     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200493      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1550509     10.60%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849487      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14626281                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.679565                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109620                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007495                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37897746                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23812326                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14253951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14735901                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45642                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       675224                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234204                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        828959                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         266899                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14766                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18077295                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1907586                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016174                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239312                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14385482                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1471931                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240798                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308010                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2021304                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836079                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.651914                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14264747                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14253951                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9207032                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24903464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636810                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369709                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5838950                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206943                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7683862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.592844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.112540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3091800     40.24%     40.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050643     26.69%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851427     11.08%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430137      5.60%     83.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450979      5.87%     89.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226632      2.95%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155187      2.02%     94.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89371      1.16%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337686      4.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7683862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337686                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25424161                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36985801                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 195553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870837                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870837                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148320                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148320                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65033176                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19499469                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18758548                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8708374                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3084383                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2686678                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202541                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1552153                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1490680                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217897                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6194                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3761734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17117859                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3084383                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1708577                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3628181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         941286                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        398213                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1849576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8525619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.316762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4897438     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          647608      7.60%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320336      3.76%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237078      2.78%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197134      2.31%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170468      2.00%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59549      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213920      2.51%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1782088     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8525619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354186                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.965678                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3895579                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       372462                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3505677                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17460                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        734437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341264                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3066                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19156383                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4618                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        734437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4057791                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172633                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43792                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3359330                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157632                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18553700                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77370                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        66774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24602442                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84515805                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84515805                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16174112                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8428266                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2334                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1245                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           398827                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2821889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       647574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8089                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       152845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17459258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14893439                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20113                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5010061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13666988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8525619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.861492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3052994     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833604     21.51%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       895788     10.51%     67.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1069000     12.54%     80.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818532      9.60%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514910      6.04%     96.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224270      2.63%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65207      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51314      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8525619                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63524     73.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13336     15.33%     88.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10157     11.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11696508     78.53%     78.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119241      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2534530     17.02%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542072      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14893439                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710243                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87017                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005843                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38419627                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22471776                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14382030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14980456                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24136                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       785118                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168972                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        734437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         100312                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8463                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17461600                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2821889                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       647574                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1235                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14572893                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2425186                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       320546                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2952267                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2182531                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527081                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.673434                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14408678                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14382030                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8662022                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21399923                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.651517                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404769                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10833516                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12329132                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5132577                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200649                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7791182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294718                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3632478     46.62%     46.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1666271     21.39%     68.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904811     11.61%     79.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       330427      4.24%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282596      3.63%     87.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125204      1.61%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       304138      3.90%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81330      1.04%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463927      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7791182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10833516                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12329132                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2515358                       # Number of memory references committed
system.switch_cpus1.commit.loads              2036756                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1927650                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10769336                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168307                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463927                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24788860                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35658853                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 182755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10833516                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12329132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10833516                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.803836                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.803836                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.244034                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.244034                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67451036                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18889659                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19736463                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8708374                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3135267                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2542753                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213807                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1303555                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1237691                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332798                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9210                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3284300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17282540                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3135267                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1570489                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3650301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123423                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        610492                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1615003                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96635                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8449811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.521863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.323020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4799510     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228136      2.70%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260288      3.08%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          476906      5.64%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          214041      2.53%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328201      3.88%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178725      2.12%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151713      1.80%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1812291     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8449811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360029                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.984589                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3467233                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       561878                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3482255                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35818                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        902624                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534435                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2567                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20569854                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4819                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        902624                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3656328                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         156734                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       143221                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3324577                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       266320                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19772188                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5094                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        142594                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1350                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27686121                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92097711                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92097711                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17031077                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10654973                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4185                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2528                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           681060                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       941979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13593                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       277582                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18572519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14960441                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29225                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6269228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18754614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          821                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8449811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.924003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2973119     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1796417     21.26%     56.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1205936     14.27%     70.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       842570      9.97%     80.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       711394      8.42%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381023      4.51%     93.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       376619      4.46%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87827      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74906      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8449811                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108210     76.42%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15152     10.70%     87.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18230     12.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12469827     83.35%     83.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211632      1.41%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1648      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1492204      9.97%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       785130      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14960441                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.717937                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141593                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009464                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38541508                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24846094                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14525094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15102034                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28900                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719883                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237943                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        902624                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63063                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9741                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18576711                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843302                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       941979                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2509                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248918                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14676043                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1391562                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       284395                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2145121                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2078091                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            753559                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.685279                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14536821                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14525094                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9504761                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26670989                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667946                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356371                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9982457                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12260416                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6316304                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216549                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7547187                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.161550                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2996872     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2047774     27.13%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       840558     11.14%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418664      5.55%     83.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427191      5.66%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167000      2.21%     91.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183171      2.43%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94912      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       371045      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7547187                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9982457                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12260416                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1827452                       # Number of memory references committed
system.switch_cpus2.commit.loads              1123416                       # Number of loads committed
system.switch_cpus2.commit.membars               1674                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1762662                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11045678                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249468                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       371045                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25752693                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38056892                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5778                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 258563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9982457                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12260416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9982457                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.872368                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.872368                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.146305                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.146305                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65981107                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20076231                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19036677                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8708374                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3198314                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2604481                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216597                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1333470                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1250324                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          338339                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9671                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3356271                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17452033                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3198314                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1588663                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3871796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1110604                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        504717                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1644763                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8624836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.321767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4753040     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          402143      4.66%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          400330      4.64%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          499553      5.79%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          152616      1.77%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          195486      2.27%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163022      1.89%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150484      1.74%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1908162     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8624836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367269                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.004052                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3519310                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       477156                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3701610                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        35015                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        891738                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       542273                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20811084                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        891738                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3678734                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          59024                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       233106                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3575046                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       187181                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20096666                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        116570                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28218300                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93641978                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93641978                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17554171                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10664044                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3801                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2059                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           513488                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1860008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       963931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8877                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291112                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18890979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15232311                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31536                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6272406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18941068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8624836                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766099                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.909842                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3073708     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1792035     20.78%     56.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1191515     13.81%     70.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       831964      9.65%     79.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       829421      9.62%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397000      4.60%     94.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       377036      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60802      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71355      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8624836                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96403     75.92%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15454     12.17%     88.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15127     11.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12728496     83.56%     83.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190662      1.25%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1741      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1509686      9.91%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       801726      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15232311                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.749157                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126984                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008336                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39247973                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25167311                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14807068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15359295                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18987                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       714234                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       236541                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        891738                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          35591                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5009                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18894793                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1860008                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       963931                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2036                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121397                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253209                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14969560                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1408249                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262746                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2182970                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2138191                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            774721                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.718985                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14824460                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14807068                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9613954                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27132453                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.700325                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354334                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10210901                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12586920                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6307880                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218199                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7733098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627668                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3053676     39.49%     39.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2107152     27.25%     66.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       858314     11.10%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466017      6.03%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       409111      5.29%     89.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166851      2.16%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185656      2.40%     93.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110114      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       376207      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7733098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10210901                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12586920                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1873157                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145770                       # Number of loads committed
system.switch_cpus3.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1826597                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11330699                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       260138                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       376207                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26251509                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38682224                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  83538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10210901                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12586920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10210901                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852851                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852851                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172538                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172538                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67197498                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20578932                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19222773                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3560                       # number of misc regfile writes
system.l2.replacements                          13147                       # number of replacements
system.l2.tagsinuse                       4093.297882                       # Cycle average of tags in use
system.l2.total_refs                            83151                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17241                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.822864                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            30.952015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.684772                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    877.653704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.559334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    702.535330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.111400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    860.000249                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.072786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    462.894307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            432.179923                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            237.422171                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            266.884324                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            183.347566                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.214271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.171517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.209961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.113011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.105513                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.057964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.065157                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.044763                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999340                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6417                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3273                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2117                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14513                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3308                       # number of Writeback hits
system.l2.Writeback_hits::total                  3308                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   174                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6465                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2158                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14687                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6465                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2719                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3336                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2158                       # number of overall hits
system.l2.overall_hits::total                   14687                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2978                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4250                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1852                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13141                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1852                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13142                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3892                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2979                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4250                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1852                       # number of overall misses
system.l2.overall_misses::total                 13142                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2027681                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    193379834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2024025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    137634103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1894553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    195318543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1741835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     84423502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       618444076                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        26495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         26495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2027681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    193379834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2024025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    137660598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1894553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    195318543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1741835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     84423502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        618470571                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2027681                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    193379834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2024025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    137660598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1894553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    195318543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1741835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     84423502                       # number of overall miss cycles
system.l2.overall_miss_latency::total       618470571                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27654                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3308                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3308                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               175                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10357                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10357                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.377534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.524758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.564934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.466616                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.475193                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.043478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005714                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.375784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.522815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.560243                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.461845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472241                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.375784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.522815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.560243                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.461845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472241                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47155.372093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49686.493834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44978.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46216.958697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46208.609756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45957.304235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43545.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45585.044276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47062.177612                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        26495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        26495                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47155.372093                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49686.493834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44978.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46210.338369                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46208.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45957.304235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43545.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45585.044276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47060.612616                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47155.372093                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49686.493834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44978.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46210.338369                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46208.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45957.304235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43545.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45585.044276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47060.612616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2132                       # number of writebacks
system.l2.writebacks::total                      2132                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4250                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1852                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13141                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13142                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1784998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    171211062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1770053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    120417390                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1661229                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    170894662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1515696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     73746027                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    543001117                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        20290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        20290                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1784998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    171211062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1770053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    120437680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1661229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    170894662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1515696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     73746027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    543021407                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1784998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    171211062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1770053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    120437680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1661229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    170894662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1515696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     73746027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    543021407                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.377534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.524758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.564934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.466616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.475193                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.043478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.375784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.522815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.560243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.461845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.375784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.522815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.560243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.461845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472241                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41511.581395                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43990.509250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39334.511111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40435.658160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40517.780488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40210.508706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37892.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39819.669006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41321.141237                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        20290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        20290                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41511.581395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43990.509250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39334.511111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40428.895603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40517.780488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40210.508706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37892.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39819.669006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41319.540937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41511.581395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43990.509250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39334.511111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40428.895603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40517.780488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40210.508706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37892.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39819.669006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41319.540937                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.253690                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646964                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712217.032479                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.454206                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.799484                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861858                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926689                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1638270                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1638270                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1638270                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1638270                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1638270                       # number of overall hits
system.cpu0.icache.overall_hits::total        1638270                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3316482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3316482                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3316482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3316482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3316482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3316482                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1638329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1638329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1638329                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1638329                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1638329                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1638329                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56211.559322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56211.559322                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56211.559322                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56211.559322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56211.559322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56211.559322                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2565772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2565772                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2565772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2565772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2565772                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2565772                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        58313                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        58313                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        58313                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        58313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        58313                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        58313                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10357                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174380199                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10613                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16430.811175                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.221832                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.778168                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899304                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100696                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1135399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1135399                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778488                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913887                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37251                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          157                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          157                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37408                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1333272685                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1333272685                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4662705                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4662705                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1337935390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1337935390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1337935390                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1337935390                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1172650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1172650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1951295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1951295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1951295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1951295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031767                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031767                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000202                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019171                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35791.594454                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35791.594454                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29698.757962                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29698.757962                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35766.023043                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35766.023043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35766.023043                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35766.023043                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu0.dcache.writebacks::total              985                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26942                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          109                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10309                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10309                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10357                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10357                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10357                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10357                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    260629060                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    260629060                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       964386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       964386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    261593446                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    261593446                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    261593446                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    261593446                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008791                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008791                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005308                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005308                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005308                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005308                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25281.701426                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25281.701426                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20091.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20091.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25257.646616                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25257.646616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25257.646616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25257.646616                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.705710                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913290826                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613588.031802                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.469619                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.236091                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069663                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825699                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895362                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1849517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1849517                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1849517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1849517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1849517                       # number of overall hits
system.cpu1.icache.overall_hits::total        1849517                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2855621                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2855621                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2855621                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2855621                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2855621                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2855621                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1849576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1849576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1849576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1849576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1849576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1849576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48400.355932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48400.355932                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48400.355932                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48400.355932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48400.355932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48400.355932                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2424382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2424382                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2424382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2424382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2424382                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2424382                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50507.958333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50507.958333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50507.958333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50507.958333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50507.958333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50507.958333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5697                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206891803                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5953                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34754.208466                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   204.394392                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    51.605608                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.798416                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.201584                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2204766                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2204766                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476251                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2681017                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2681017                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2681017                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2681017                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20108                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20108                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20176                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20176                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20176                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20176                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    898934897                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    898934897                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2311729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2311729                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    901246626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    901246626                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    901246626                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    901246626                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2224874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2224874                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2701193                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2701193                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2701193                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2701193                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009038                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009038                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007469                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007469                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007469                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007469                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44705.336035                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44705.336035                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33996.014706                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33996.014706                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44669.241971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44669.241971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44669.241971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44669.241971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          648                       # number of writebacks
system.cpu1.dcache.writebacks::total              648                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14433                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14478                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14478                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5675                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5675                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5698                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5698                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    169696659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    169696659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       534141                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       534141                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    170230800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    170230800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    170230800                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    170230800                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29902.494978                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29902.494978                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23223.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23223.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29875.535276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29875.535276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29875.535276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29875.535276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.818104                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006659192                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1947116.425532                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.818104                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063811                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.820221                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1614946                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1614946                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1614946                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1614946                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1614946                       # number of overall hits
system.cpu2.icache.overall_hits::total        1614946                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2838037                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2838037                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2838037                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2838037                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2838037                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2838037                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1615003                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1615003                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1615003                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1615003                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1615003                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1615003                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49790.122807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49790.122807                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49790.122807                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49790.122807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49790.122807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49790.122807                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2291008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2291008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2291008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2291008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2291008                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2291008                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50911.288889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50911.288889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50911.288889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50911.288889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50911.288889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50911.288889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7586                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165344886                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7842                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21084.530222                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.976624                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.023376                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886627                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113373                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084888                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084888                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       700366                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        700366                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2433                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2433                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1681                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1785254                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1785254                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1785254                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1785254                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15242                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15242                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          237                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15479                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15479                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15479                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15479                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    629576254                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    629576254                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10055428                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10055428                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    639631682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    639631682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    639631682                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    639631682                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1100130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1100130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       700603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2433                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1800733                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1800733                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1800733                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1800733                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013855                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013855                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000338                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000338                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008596                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008596                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008596                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008596                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 41305.357171                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 41305.357171                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 42427.966245                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42427.966245                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 41322.545513                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 41322.545513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 41322.545513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41322.545513                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          830                       # number of writebacks
system.cpu2.dcache.writebacks::total              830                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7719                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7719                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7893                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7893                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7893                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7893                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7523                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7523                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7586                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7586                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    239067068                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    239067068                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1892387                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1892387                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    240959455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    240959455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    240959455                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    240959455                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006838                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004213                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004213                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004213                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004213                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 31778.156055                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 31778.156055                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 30037.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30037.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 31763.703533                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 31763.703533                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 31763.703533                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 31763.703533                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.481759                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007977462                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980309.355599                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.481759                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063272                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813272                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1644714                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1644714                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1644714                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1644714                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1644714                       # number of overall hits
system.cpu3.icache.overall_hits::total        1644714                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2580954                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2580954                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2580954                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2580954                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2580954                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2580954                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1644763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1644763                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1644763                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1644763                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1644763                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1644763                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52672.530612                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52672.530612                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52672.530612                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52672.530612                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52672.530612                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52672.530612                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2167036                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2167036                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2167036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2167036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2167036                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2167036                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52854.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52854.536585                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52854.536585                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52854.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52854.536585                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52854.536585                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4010                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148903907                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4266                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34904.807079                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.279131                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.720869                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872184                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127816                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1102872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1102872                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723544                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723544                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1972                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1972                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1780                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1780                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1826416                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1826416                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1826416                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1826416                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8443                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8443                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          168                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8611                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8611                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8611                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8611                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    332988221                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    332988221                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5973014                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5973014                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    338961235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    338961235                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    338961235                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    338961235                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1111315                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1111315                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1780                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1835027                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1835027                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1835027                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1835027                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007597                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007597                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000232                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004693                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004693                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004693                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004693                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39439.561886                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39439.561886                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 35553.654762                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35553.654762                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39363.748113                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39363.748113                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39363.748113                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39363.748113                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu3.dcache.writebacks::total              845                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4474                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4474                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          127                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4601                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4601                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3969                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3969                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4010                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4010                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4010                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4010                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    112625542                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    112625542                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1060853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1060853                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    113686395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    113686395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    113686395                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    113686395                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003571                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003571                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28376.301839                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28376.301839                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25874.463415                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25874.463415                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28350.721945                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28350.721945                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28350.721945                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28350.721945                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
