module bd_clk_wiz_0_0(
  clk_ref_i, 
  aclk,      
  sys_clk_i, 
  resetn,    
  clk_in1    
);
  ;
  output clk_ref_i; 
  output aclk;      
  output sys_clk_i; 
  input resetn;     
  input clk_in1;    
endmodule