
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003633                       # Number of seconds simulated
sim_ticks                                  3632686500                       # Number of ticks simulated
final_tick                                 3632686500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298543                       # Simulator instruction rate (inst/s)
host_op_rate                                   298543                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              216902296                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    16.75                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           89920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          244928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             334848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        89920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        46464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           46464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           726                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                726                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24753031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67423379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92176410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24753031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24753031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12790534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12790534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12790534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24753031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67423379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104966944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5232                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        726                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      726                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 334720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   45312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  334848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                46464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               17                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3631531000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  726                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.499225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.485661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.674340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          270     20.93%     20.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          430     33.33%     54.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          332     25.74%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      3.95%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      3.10%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.47%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.40%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.16%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115      8.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1290                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.625000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.234077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    441.184983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            38     95.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      2.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.700000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.676249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.911465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     70.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     49299750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               147362250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9426.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28176.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        92.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     609521.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4241160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2314125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17893200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2410560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            944532180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1348654500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2557034685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            704.678854                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2238957500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1269260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5511240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3007125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22885200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2177280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            236988960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1521331425                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            842690250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2634591480                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            726.052296                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1393235750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2114270500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265622                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48906                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2694                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152655                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145201                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.117094                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106816                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473847                       # DTB read hits
system.cpu.dtb.read_misses                        214                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   474061                       # DTB read accesses
system.cpu.dtb.write_hits                       58239                       # DTB write hits
system.cpu.dtb.write_misses                       258                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58497                       # DTB write accesses
system.cpu.dtb.data_hits                       532086                       # DTB hits
system.cpu.dtb.data_misses                        472                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532558                       # DTB accesses
system.cpu.itb.fetch_hits                      619554                       # ITB hits
system.cpu.itb.fetch_misses                       137                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619691                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7265374                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             655892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5084093                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265622                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             252017                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6479825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5998                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5381                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    619554                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1855                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7144190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.711640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916610                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6072576     85.00%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4600      0.06%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291250      4.08%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3647      0.05%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363647      5.09%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3068      0.04%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112324      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2444      0.03%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290634      4.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7144190                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036560                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.699770                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   246653                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6250472                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37008                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607930                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2127                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108464                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   898                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5066319                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3566                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2127                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   350974                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3097612                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18374                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419610                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3255493                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5060815                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   303                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067199                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    270                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  66279                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4825814                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7299983                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1062074                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31461                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                551                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            431                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151844                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471206                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60575                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2832                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1116                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5035676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 743                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5031837                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               428                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           36318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7144190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.704326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3313116     46.37%     46.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924368     40.93%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675139      9.45%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202261      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8799      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12579      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4490      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2127      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1311      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7144190                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     796      3.11%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19101     74.57%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3431     13.39%     91.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2288      8.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526579     10.46%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.61%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               475087      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59059      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5031837                       # Type of FU issued
system.cpu.iq.rate                           0.692578                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25616                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005091                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8355401                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            640959                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592342                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878506                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 608616                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448837                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2500                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6589                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5051                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2127                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  753009                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234800                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5052370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               980                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471206                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60575                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                403                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95459                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            202                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            545                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1630                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2175                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5028815                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                474062                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3021                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15951                       # number of nop insts executed
system.cpu.iew.exec_refs                       532560                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258800                       # Number of branches executed
system.cpu.iew.exec_stores                      58498                       # Number of stores executed
system.cpu.iew.exec_rate                     0.692162                       # Inst execution rate
system.cpu.iew.wb_sent                        5022941                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5021983                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242362                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5243808                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.691222                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809023                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37607                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1822                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7138263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.702342                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.324213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4345755     60.88%     60.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716529     24.05%     84.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720738     10.10%     95.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157155      2.20%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3058      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52812      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1673      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26645      0.37%     98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113898      1.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7138263                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113898                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12073742                       # The number of ROB reads
system.cpu.rob.rob_writes                    10108291                       # The number of ROB writes
system.cpu.timesIdled                            1435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          121184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.453075                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.453075                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.688196                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.688196                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040400                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407496                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3570                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.820629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513550                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.808427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         114323250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.820629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2093082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2093082                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465233                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465233                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47730                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47730                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512963                       # number of overall hits
system.cpu.dcache.overall_hits::total          512963                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1184                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7503                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8687                       # number of overall misses
system.cpu.dcache.overall_misses::total          8687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     72570250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72570250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    512723048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    512723048                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       291250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       291250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    585293298                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    585293298                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    585293298                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    585293298                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002539                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135843                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.042071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016653                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61292.440878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61292.440878                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68335.738771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68335.738771                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 22403.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22403.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67375.768159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67375.768159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67375.768159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67375.768159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32924                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               727                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.287483                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3262                       # number of writebacks
system.cpu.dcache.writebacks::total              3262                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4219                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4219                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4613                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          790                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4074                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     49786750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49786750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    238906657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    238906657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    288693407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    288693407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    288693407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    288693407                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001694                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.025890                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.025890                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007810                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007810                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007810                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007810                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63021.202532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63021.202532                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72748.677527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72748.677527                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70862.397398                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70862.397398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70862.397398                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70862.397398                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1410                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.816433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              616968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            321.170224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.816433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480137                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       616968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616968                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        616968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       616968                       # number of overall hits
system.cpu.icache.overall_hits::total          616968                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2586                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2586                       # number of overall misses
system.cpu.icache.overall_misses::total          2586                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    149173747                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149173747                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    149173747                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149173747                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    149173747                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149173747                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619554                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004174                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004174                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57685.130317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57685.130317                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57685.130317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57685.130317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57685.130317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57685.130317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          665                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          665                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          665                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          665                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1921                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1921                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1921                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1921                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1921                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    110530753                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110530753                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    110530753                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110530753                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    110530753                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110530753                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57538.132743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57538.132743                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57538.132743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57538.132743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57538.132743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57538.132743                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1374                       # number of replacements
system.l2.tags.tagsinuse                  3042.350849                       # Cycle average of tags in use
system.l2.tags.total_refs                        1249                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.263948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1589.950023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1044.702468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        407.698358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.388171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.255054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.099536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.742761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2898                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.819824                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     45076                       # Number of tag accesses
system.l2.tags.data_accesses                    45076                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  516                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  198                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     714                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3262                       # number of Writeback hits
system.l2.Writeback_hits::total                  3262                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   516                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   255                       # number of demand (read+write) hits
system.l2.demand_hits::total                      771                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  516                       # number of overall hits
system.l2.overall_hits::cpu.data                  255                       # number of overall hits
system.l2.overall_hits::total                     771                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1405                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                600                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2005                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3227                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1405                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3827                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5232                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1405                       # number of overall misses
system.l2.overall_misses::cpu.data               3827                       # number of overall misses
system.l2.overall_misses::total                  5232                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    103167250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     46927750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       150095000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    234879750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     234879750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     103167250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     281807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        384974750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    103167250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    281807500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       384974750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2719                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3262                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3262                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3284                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1921                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4082                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6003                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1921                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4082                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6003                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.731390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.751880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.737403                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982643                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.731390                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.937531                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871564                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.731390                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.937531                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871564                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 73428.647687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 78212.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74860.349127                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 72785.791757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72785.791757                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73428.647687                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 73636.660570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73580.800841                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73428.647687                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 73636.660570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73580.800841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  726                       # number of writebacks
system.l2.writebacks::total                       726                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2005                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3227                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5232                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     87076750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     40072250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    127149000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    198087250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    198087250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     87076750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    238159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    325236250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     87076750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    238159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    325236250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.731390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.751880                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737403                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982643                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.731390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.937531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.731390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.937531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871564                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61976.334520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 66787.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63415.960100                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 61384.335296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61384.335296                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61976.334520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 62231.382284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62162.891820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61976.334520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 62231.382284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62162.891820                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2005                       # Transaction distribution
system.membus.trans_dist::ReadResp               2005                       # Transaction distribution
system.membus.trans_dist::Writeback               726                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       381312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  381312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5958                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4431000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14173250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2719                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2719                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       470016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 592960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9265    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9265                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7894500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3200247                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6898500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
