
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. Top_Level, 5952, 10353, 1341, 0, 2, 8, 8, 13, 57
.	. AHB_MEM, 69, 188, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBLite_Z4, 69, 188, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s, 69, 188, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0, 55, 98, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_0, 14, 90, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_2, 13, 35, 0, 0, 0, 0, 0, 0, 0
.	. AHB_MMIO, 63, 151, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBLite_Z7, 63, 151, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s, 63, 151, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0, 45, 85, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_2, 6, 55, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_2_1, 5, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_3, 12, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_2_0, 11, 9, 0, 0, 0, 0, 0, 0, 0
.	. AHB_Slave2MasterBridge, 1, 61, 0, 0, 0, 0, 0, 0, 0
.	.	. MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2, 1, 61, 0, 0, 0, 0, 0, 0, 0
.	. AHBtoAPB3, 109, 51, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBTOAPB3_24s_0s, 109, 51, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4, 11, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_ApbAddrData_0s, 96, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_PenableScheduler_0s_0_1_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	. APB3_Bus, 0, 36, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAPB3_Z8, 0, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CAPB3II, 0, 33, 0, 0, 0, 0, 0, 0, 0
.	. JTAG, 17, 116, 0, 0, 0, 0, 0, 3, 0
.	.	. COREJTAGDEBUG_Z9, 17, 116, 0, 0, 0, 0, 0, 3, 0
.	.	.	. COREJTAGDEBUG_UJTAG_WRAPPER, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	.	. COREJTAGDEBUG_UJ_JTAG_85_0_0, 17, 113, 0, 0, 0, 0, 0, 0, 0
.	. MSS_SubSystem_sb, 617, 921, 108, 0, 0, 0, 0, 8, 49
.	.	. CoreAHBLite_Z13, 104, 306, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s, 104, 306, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2, 42, 119, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3, 51, 62, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_5, 11, 125, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z3_6, 9, 20, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreConfigMaster_Z10, 380, 540, 94, 0, 0, 0, 0, 0, 0
.	.	. CoreConfigP_Z14, 74, 54, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreResetP_Z15, 59, 20, 14, 0, 0, 0, 0, 4, 0
.	.	. MSS_SubSystem_sb_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. MSS_SubSystem_sb_FABOSC_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. MSS_SubSystem_sb_HPMS, 0, 1, 0, 0, 0, 0, 0, 2, 49
.	. MiV_Core32, 4958, 8740, 1189, 0, 2, 8, 8, 2, 0
.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s, 4958, 8740, 1189, 0, 2, 8, 8, 2, 0
.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM, 4958, 8740, 1189, 0, 2, 8, 8, 2, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT, 129, 178, 192, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG, 168, 146, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN, 32, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN, 32, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1, 41, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER, 15, 31, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2, 5, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE, 4, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15, 4, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2, 5, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING, 9, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3, 9, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS, 469, 1094, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER, 123, 425, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER, 226, 121, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1, 81, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2, 145, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER, 111, 203, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0, 24, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1, 34, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2, 20, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS, 9, 345, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5, 3, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_36, 1, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72, 1, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE, 2178, 4435, 576, 0, 2, 8, 8, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE, 378, 770, 120, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU, 0, 228, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER, 0, 106, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1, 0, 163, 1, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY, 11, 18, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0, 11, 17, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT, 11, 17, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY, 0, 7, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT, 0, 7, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB, 0, 28, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND, 575, 845, 52, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE, 182, 412, 22, 0, 0, 4, 3, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0, 11, 10, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT, 11, 10, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0, 0, 2, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT, 0, 2, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE, 325, 348, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1, 0, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET, 840, 2490, 394, 0, 2, 0, 2, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU, 0, 453, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT, 0, 35, 192, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE, 287, 517, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV, 120, 440, 121, 0, 2, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS, 369, 195, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11, 161, 82, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14, 123, 65, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2, 85, 48, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR, 13, 135, 10, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS, 602, 757, 52, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE, 67, 297, 41, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS, 43, 232, 21, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0, 13, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1, 5, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS, 24, 65, 20, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER, 506, 221, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0, 143, 76, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0, 155, 86, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1, 81, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0, 83, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4, 21, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5, 23, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER, 12, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS, 17, 195, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG, 801, 1425, 288, 0, 0, 0, 0, 1, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER, 675, 1333, 288, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2, 25, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_23, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_24, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_25, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_2, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_5, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1, 12, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_36, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING, 84, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1, 47, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1, 42, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2, 37, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_11, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_12, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_13, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER, 563, 1325, 288, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER, 126, 92, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1, 21, 18, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_24, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0_3, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_25, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_6, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL, 0, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER, 88, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK, 41, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_12, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_13, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_50, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_20, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_52, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_22, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_54, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE, 47, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_4, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER, 16, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0, 15, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_27, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR, 1, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR, 41, 45, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18, 10, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC, 143, 274, 10, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10, 71, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB, 202, 209, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0, 83, 91, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER, 203, 172, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16, 83, 58, 0, 0, 0, 0, 0, 0, 0
.	. Timer, 118, 89, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_32s_1s_24s_0s, 118, 89, 44, 0, 0, 0, 0, 0, 0