# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/hala hamdy/university/first year/second semester/logic design/project/Logic2.0/SPI.v}
