Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7229001302ff4fed97bb8111287f071f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AS_4
Compiling module xil_defaultlib.AS_32
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.INSTMEM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUXWrAddr
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.SHIFTER
Compiling module xil_defaultlib.MUXALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.MUXWrite
Compiling module xil_defaultlib.SLX2
Compiling module xil_defaultlib.BranchAdd
Compiling module xil_defaultlib.MUXBranch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
