-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file /opt/Xilinx/Vivado/2016.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mlite_pack.vhd" into library work (VHDL-9003)
INFO: analyzing package mlite_pack (VHDL-1014)
INFO: analyzing package body mlite_pack (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/pc_next.vhd" into library work (VHDL-9003)
INFO: analyzing entity pc_next (VHDL-1012)
INFO: analyzing architecture logic of entity pc_next (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mult.vhd" into library work (VHDL-9003)
INFO: analyzing entity mult (VHDL-1012)
INFO: analyzing architecture logic of entity mult (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/shifter.vhd" into library work (VHDL-9003)
INFO: analyzing entity shifter (VHDL-1012)
INFO: analyzing architecture logic of entity shifter (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mem_ctrl.vhd" into library work (VHDL-9003)
INFO: analyzing entity mem_ctrl (VHDL-1012)
INFO: analyzing architecture logic of entity mem_ctrl (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/bus_mux.vhd" into library work (VHDL-9003)
INFO: analyzing entity bus_mux (VHDL-1012)
INFO: analyzing architecture logic of entity bus_mux (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/control.vhd" into library work (VHDL-9003)
INFO: analyzing entity control (VHDL-1012)
INFO: analyzing architecture logic of entity control (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/pipeline.vhd" into library work (VHDL-9003)
INFO: analyzing entity pipeline (VHDL-1012)
INFO: analyzing architecture logic of entity pipeline (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/reg_bank.vhd" into library work (VHDL-9003)
INFO: analyzing entity reg_bank (VHDL-1012)
INFO: analyzing architecture ram_block of entity reg_bank (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mlitesoc_pack.vhd" into library work (VHDL-9003)
INFO: analyzing package mlitesoc_pack (VHDL-1014)
INFO: analyzing package body mlitesoc_pack (VHDL-1013)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/alu.vhd" into library work (VHDL-9003)
INFO: analyzing entity alu (VHDL-1012)
INFO: analyzing architecture logic of entity alu (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/l1_cache_buff.vhd" into library work (VHDL-9003)
INFO: analyzing entity l1_cache_buff (VHDL-1012)
INFO: analyzing architecture Behavioral of entity l1_cache_buff (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/plasoc_axi4_read_cntrl.vhd" into library work (VHDL-9003)
INFO: analyzing entity plasoc_axi4_read_cntrl (VHDL-1012)
INFO: analyzing architecture Behavioral of entity plasoc_axi4_read_cntrl (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/plasoc_axi4_write_cntrl.vhd" into library work (VHDL-9003)
INFO: analyzing entity plasoc_axi4_write_cntrl (VHDL-1012)
INFO: analyzing architecture Behavioral of entity plasoc_axi4_write_cntrl (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mem_cntrl.vhd" into library work (VHDL-9003)
INFO: analyzing entity mem_cntrl (VHDL-1012)
INFO: analyzing architecture Behavioral of entity mem_cntrl (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/mlite_cpu.vhd" into library work (VHDL-9003)
INFO: analyzing entity mlite_cpu (VHDL-1012)
INFO: analyzing architecture logic of entity mlite_cpu (VHDL-9006)
-- Analyzing VHDL file "/opt/Xilinx/Projects/koc/axiplasma/hdl/l1_cache_cntrl.vhd" into library work (VHDL-9003)
INFO: analyzing entity l1_cache_cntrl (VHDL-1012)
INFO: analyzing architecture Behavioral of entity l1_cache_cntrl (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist3058470526728940104.tmp" into library work (VHDL-9003)
INFO: analyzing entity axiplasma (VHDL-1012)
INFO: analyzing architecture Behavioral of entity axiplasma (VHDL-9006)
-- Analyzing VHDL file "/tmp/VivadoEditorAssist7516179949627964101.tmp" into library work (VHDL-9003)
INFO: analyzing entity axiplasma_wrapper (VHDL-1012)
INFO: analyzing architecture Behavioral of entity axiplasma_wrapper (VHDL-9006)
