Simulator report for LAB3
Tue Nov 05 18:23:47 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------+
; Simulator Summary                            ;
+-----------------------------+----------------+
; Type                        ; Value          ;
+-----------------------------+----------------+
; Simulation Start Time       ; 0 ps           ;
; Simulation End Time         ; 1.0 us         ;
; Simulation Netlist Size     ; 106 nodes      ;
; Simulation Coverage         ;       3.77 %   ;
; Total Number of Transitions ; 82             ;
; Simulation Breakpoints      ; 0              ;
; Family                      ; MAX7000S       ;
; Device                      ; EPM7128SLC84-7 ;
+-----------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Timing       ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; LAB3sim6.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off          ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       3.77 % ;
; Total nodes checked                                 ; 106          ;
; Total output ports checked                          ; 106          ;
; Total output ports with complete 1/0-value coverage ; 4            ;
; Total output ports with no 1/0-value coverage       ; 79           ;
; Total output ports with no 1-value coverage         ; 86           ;
; Total output ports with no 0-value coverage         ; 95           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; Node Name                                                                ; Output Port Name                                                         ; Output Port Type ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~8 ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~8 ; dataout          ;
; |Lab3top|Register4bit:inst3|inst2                                        ; |Lab3top|Register4bit:inst3|inst2                                        ; dataout          ;
; |Lab3top|Clk                                                             ; |Lab3top|Clk~corein                                                      ; dataout          ;
; |Lab3top|Z                                                               ; |Lab3top|Z                                                               ; padio            ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |Lab3top|Register4bit:inst5|inst1                                                      ; |Lab3top|Register4bit:inst5|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst5|inst3                                                      ; |Lab3top|Register4bit:inst5|inst3                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst                                                       ; |Lab3top|Register4bit:inst2|inst                                                       ; dataout          ;
; |Lab3top|Register4bit:inst2|inst1                                                      ; |Lab3top|Register4bit:inst2|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst2                                                      ; |Lab3top|Register4bit:inst2|inst2                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst3                                                      ; |Lab3top|Register4bit:inst2|inst3                                                      ; dataout          ;
; |Lab3top|Register4bit:inst1|inst                                                       ; |Lab3top|Register4bit:inst1|inst                                                       ; dataout          ;
; |Lab3top|Register4bit:inst1|inst3                                                      ; |Lab3top|Register4bit:inst1|inst3                                                      ; dataout          ;
; |Lab3top|74257:8to4|21~4                                                               ; |Lab3top|74257:8to4|21~4                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~5                                                               ; |Lab3top|74257:8to4|21~5                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~6                                                               ; |Lab3top|74257:8to4|21~6                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~7                                                               ; |Lab3top|74257:8to4|21~7                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~8                                                               ; |Lab3top|74257:8to4|21~8                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~15                                                              ; |Lab3top|74257:8to4|21~15                                                              ; dataout          ;
; |Lab3top|Register4bit:inst4|inst2                                                      ; |Lab3top|Register4bit:inst4|inst2                                                      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~15      ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~15      ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~5              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~5              ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~1                                                    ; |Lab3top|State4bits:inst26|inst19~1                                                    ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~2                                                    ; |Lab3top|State4bits:inst26|inst19~2                                                    ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~4                                                    ; |Lab3top|State4bits:inst26|inst19~4                                                    ; dataout          ;
; |Lab3top|Register4bit:inst3|inst                                                       ; |Lab3top|Register4bit:inst3|inst                                                       ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17~0                          ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17~0                          ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~0              ; dataout          ;
; |Lab3top|74257:8to4|30~21                                                              ; |Lab3top|74257:8to4|30~21                                                              ; dataout          ;
; |Lab3top|74257:8to4|30~26                                                              ; |Lab3top|74257:8to4|30~26                                                              ; dataout          ;
; |Lab3top|Register4bit:inst3|inst1                                                      ; |Lab3top|Register4bit:inst3|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst4|inst                                                       ; |Lab3top|Register4bit:inst4|inst                                                       ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25      ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25      ; dataout          ;
; |Lab3top|74257:8to4|18~28                                                              ; |Lab3top|74257:8to4|18~28                                                              ; dataout          ;
; |Lab3top|74257:8to4|18~34                                                              ; |Lab3top|74257:8to4|18~34                                                              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1~0              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~5               ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~5               ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst~5                ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst~5                ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1~0              ; dataout          ;
; |Lab3top|Register4bit:inst3|inst3                                                      ; |Lab3top|Register4bit:inst3|inst3                                                      ; dataout          ;
; |Lab3top|74257:8to4|18~35                                                              ; |Lab3top|74257:8to4|18~35                                                              ; pexpout          ;
; |Lab3top|74257:8to4|18~41                                                              ; |Lab3top|74257:8to4|18~41                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~22                                                              ; |Lab3top|74257:8to4|21~22                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~26                                                              ; |Lab3top|74257:8to4|21~26                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~29                                                              ; |Lab3top|74257:8to4|21~29                                                              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~6              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~6              ; pexpout          ;
; |Lab3top|74257:8to4|25~10                                                              ; |Lab3top|74257:8to4|25~10                                                              ; pexpout          ;
; |Lab3top|State4bits:inst26|inst19~12                                                   ; |Lab3top|State4bits:inst26|inst19~12                                                   ; pexpout          ;
; |Lab3top|State4bits:inst26|inst19~15                                                   ; |Lab3top|State4bits:inst26|inst19~15                                                   ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~7              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~7              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~10             ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~10             ; pexpout          ;
; |Lab3top|74257:8to4|30~48                                                              ; |Lab3top|74257:8to4|30~48                                                              ; pexpout          ;
; |Lab3top|74257:8to4|30~52                                                              ; |Lab3top|74257:8to4|30~52                                                              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~15              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~15              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~6               ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~6               ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10~1sexp         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10~1sexp         ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18~1sexp      ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18~1sexp      ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10~1sexp         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10~1sexp         ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20~1sexp      ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20~1sexp      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|25~4sexp   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|25~4sexp   ; dataout          ;
; |Lab3top|74257:8to4|18~25sexp                                                          ; |Lab3top|74257:8to4|18~25sexp                                                          ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp1                                                         ; |Lab3top|74257:8to4|30~42sexp1                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp2                                                         ; |Lab3top|74257:8to4|30~42sexp2                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp3                                                         ; |Lab3top|74257:8to4|30~42sexp3                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp1                                                         ; |Lab3top|74257:8to4|30~47sexp1                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp2                                                         ; |Lab3top|74257:8to4|30~47sexp2                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp3                                                         ; |Lab3top|74257:8to4|30~47sexp3                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp4                                                         ; |Lab3top|74257:8to4|30~47sexp4                                                         ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp1 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp1 ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp2 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp2 ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp3 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp3 ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~24              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~24              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~28              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst~28              ; pexpout          ;
; |Lab3top|A3                                                                            ; |Lab3top|A3~corein                                                                     ; dataout          ;
; |Lab3top|A2                                                                            ; |Lab3top|A2~corein                                                                     ; dataout          ;
; |Lab3top|A1                                                                            ; |Lab3top|A1~corein                                                                     ; dataout          ;
; |Lab3top|A0                                                                            ; |Lab3top|A0~corein                                                                     ; dataout          ;
; |Lab3top|CLRN                                                                          ; |Lab3top|CLRN~corein                                                                   ; dataout          ;
; |Lab3top|B3                                                                            ; |Lab3top|B3~corein                                                                     ; dataout          ;
; |Lab3top|B2                                                                            ; |Lab3top|B2~corein                                                                     ; dataout          ;
; |Lab3top|B1                                                                            ; |Lab3top|B1~corein                                                                     ; dataout          ;
; |Lab3top|B0                                                                            ; |Lab3top|B0~corein                                                                     ; dataout          ;
; |Lab3top|S3                                                                            ; |Lab3top|S3~corein                                                                     ; dataout          ;
; |Lab3top|S2                                                                            ; |Lab3top|S2~corein                                                                     ; dataout          ;
; |Lab3top|S1                                                                            ; |Lab3top|S1~corein                                                                     ; dataout          ;
; |Lab3top|S0                                                                            ; |Lab3top|S0~corein                                                                     ; dataout          ;
; |Lab3top|C1                                                                            ; |Lab3top|C1                                                                            ; padio            ;
; |Lab3top|S                                                                             ; |Lab3top|S                                                                             ; padio            ;
; |Lab3top|Cy                                                                            ; |Lab3top|Cy                                                                            ; padio            ;
; |Lab3top|C3                                                                            ; |Lab3top|C3                                                                            ; padio            ;
; |Lab3top|V                                                                             ; |Lab3top|V                                                                             ; padio            ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |Lab3top|Register4bit:inst5|inst                                                       ; |Lab3top|Register4bit:inst5|inst                                                       ; dataout          ;
; |Lab3top|Register4bit:inst5|inst1                                                      ; |Lab3top|Register4bit:inst5|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst5|inst2                                                      ; |Lab3top|Register4bit:inst5|inst2                                                      ; dataout          ;
; |Lab3top|Register4bit:inst5|inst3                                                      ; |Lab3top|Register4bit:inst5|inst3                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst                                                       ; |Lab3top|Register4bit:inst2|inst                                                       ; dataout          ;
; |Lab3top|Register4bit:inst2|inst1                                                      ; |Lab3top|Register4bit:inst2|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst2                                                      ; |Lab3top|Register4bit:inst2|inst2                                                      ; dataout          ;
; |Lab3top|Register4bit:inst2|inst3                                                      ; |Lab3top|Register4bit:inst2|inst3                                                      ; dataout          ;
; |Lab3top|Register4bit:inst1|inst                                                       ; |Lab3top|Register4bit:inst1|inst                                                       ; dataout          ;
; |Lab3top|Register4bit:inst1|inst1                                                      ; |Lab3top|Register4bit:inst1|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst1|inst2                                                      ; |Lab3top|Register4bit:inst1|inst2                                                      ; dataout          ;
; |Lab3top|Register4bit:inst1|inst3                                                      ; |Lab3top|Register4bit:inst1|inst3                                                      ; dataout          ;
; |Lab3top|Register4bit:inst4|inst3                                                      ; |Lab3top|Register4bit:inst4|inst3                                                      ; dataout          ;
; |Lab3top|74257:8to4|21~4                                                               ; |Lab3top|74257:8to4|21~4                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~5                                                               ; |Lab3top|74257:8to4|21~5                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~6                                                               ; |Lab3top|74257:8to4|21~6                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~7                                                               ; |Lab3top|74257:8to4|21~7                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~8                                                               ; |Lab3top|74257:8to4|21~8                                                               ; dataout          ;
; |Lab3top|74257:8to4|21~15                                                              ; |Lab3top|74257:8to4|21~15                                                              ; dataout          ;
; |Lab3top|Register4bit:inst4|inst2                                                      ; |Lab3top|Register4bit:inst4|inst2                                                      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~15      ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~15      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~19      ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~19      ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst9~0                           ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst9~0                           ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~5              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~5              ; dataout          ;
; |Lab3top|Register4bit:inst4|inst1                                                      ; |Lab3top|Register4bit:inst4|inst1                                                      ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~0                                                    ; |Lab3top|State4bits:inst26|inst19~0                                                    ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~2                                                    ; |Lab3top|State4bits:inst26|inst19~2                                                    ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~3                                                    ; |Lab3top|State4bits:inst26|inst19~3                                                    ; dataout          ;
; |Lab3top|State4bits:inst26|inst19~4                                                    ; |Lab3top|State4bits:inst26|inst19~4                                                    ; dataout          ;
; |Lab3top|Register4bit:inst3|inst                                                       ; |Lab3top|Register4bit:inst3|inst                                                       ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17~0                          ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|inst17~0                          ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~0              ; dataout          ;
; |Lab3top|74257:8to4|30~21                                                              ; |Lab3top|74257:8to4|30~21                                                              ; dataout          ;
; |Lab3top|74257:8to4|30~26                                                              ; |Lab3top|74257:8to4|30~26                                                              ; dataout          ;
; |Lab3top|Register4bit:inst3|inst1                                                      ; |Lab3top|Register4bit:inst3|inst1                                                      ; dataout          ;
; |Lab3top|Register4bit:inst4|inst                                                       ; |Lab3top|Register4bit:inst4|inst                                                       ; dataout          ;
; |Lab3top|State4bits:inst26|inst~0                                                      ; |Lab3top|State4bits:inst26|inst~0                                                      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25      ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~25      ; dataout          ;
; |Lab3top|74257:8to4|18~28                                                              ; |Lab3top|74257:8to4|18~28                                                              ; dataout          ;
; |Lab3top|74257:8to4|18~34                                                              ; |Lab3top|74257:8to4|18~34                                                              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst6|inst1~0              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~5               ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~5               ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst1~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst1~0              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst~5                ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst~5                ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1~0              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst1~0              ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst1~0               ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst|inst1~0               ; dataout          ;
; |Lab3top|Register4bit:inst3|inst3                                                      ; |Lab3top|Register4bit:inst3|inst3                                                      ; dataout          ;
; |Lab3top|74257:8to4|18~35                                                              ; |Lab3top|74257:8to4|18~35                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~22                                                              ; |Lab3top|74257:8to4|21~22                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~26                                                              ; |Lab3top|74257:8to4|21~26                                                              ; pexpout          ;
; |Lab3top|74257:8to4|21~29                                                              ; |Lab3top|74257:8to4|21~29                                                              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~6              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst8~6              ; pexpout          ;
; |Lab3top|74257:8to4|25~10                                                              ; |Lab3top|74257:8to4|25~10                                                              ; pexpout          ;
; |Lab3top|State4bits:inst26|inst19~12                                                   ; |Lab3top|State4bits:inst26|inst19~12                                                   ; pexpout          ;
; |Lab3top|State4bits:inst26|inst19~15                                                   ; |Lab3top|State4bits:inst26|inst19~15                                                   ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~7              ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst8~7              ; pexpout          ;
; |Lab3top|74257:8to4|30~48                                                              ; |Lab3top|74257:8to4|30~48                                                              ; pexpout          ;
; |Lab3top|74257:8to4|30~52                                                              ; |Lab3top|74257:8to4|30~52                                                              ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~6               ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst~6               ; pexpout          ;
; |Lab3top|State4bits:inst26|inst~8                                                      ; |Lab3top|State4bits:inst26|inst~8                                                      ; pexpout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10~1sexp         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst4|inst10~1sexp         ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18~1sexp      ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|18~1sexp      ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10~1sexp         ; |Lab3top|Arithcircuit4bits:inst9|FullAdder4bits:inst|lab42a:inst5|inst10~1sexp         ; dataout          ;
; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20~1sexp      ; |Lab3top|Arithcircuit4bits:inst9|ArithcircuitLogic4bits:inst1|74157:inst|20~1sexp      ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|25~4sexp   ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|25~4sexp   ; dataout          ;
; |Lab3top|74257:8to4|18~25sexp                                                          ; |Lab3top|74257:8to4|18~25sexp                                                          ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp1                                                         ; |Lab3top|74257:8to4|30~42sexp1                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp2                                                         ; |Lab3top|74257:8to4|30~42sexp2                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~42sexp3                                                         ; |Lab3top|74257:8to4|30~42sexp3                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp1                                                         ; |Lab3top|74257:8to4|30~47sexp1                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp2                                                         ; |Lab3top|74257:8to4|30~47sexp2                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp3                                                         ; |Lab3top|74257:8to4|30~47sexp3                                                         ; dataout          ;
; |Lab3top|74257:8to4|30~47sexp4                                                         ; |Lab3top|74257:8to4|30~47sexp4                                                         ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp1 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp1 ; dataout          ;
; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp2 ; |Lab3top|Logiccircuit4bit:inst|logiccircuit1bit:inst1|74151:inst|p74151:sub|23~29sexp2 ; dataout          ;
; |Lab3top|A3                                                                            ; |Lab3top|A3~corein                                                                     ; dataout          ;
; |Lab3top|A2                                                                            ; |Lab3top|A2~corein                                                                     ; dataout          ;
; |Lab3top|A1                                                                            ; |Lab3top|A1~corein                                                                     ; dataout          ;
; |Lab3top|A0                                                                            ; |Lab3top|A0~corein                                                                     ; dataout          ;
; |Lab3top|CLRN                                                                          ; |Lab3top|CLRN~corein                                                                   ; dataout          ;
; |Lab3top|B3                                                                            ; |Lab3top|B3~corein                                                                     ; dataout          ;
; |Lab3top|B2                                                                            ; |Lab3top|B2~corein                                                                     ; dataout          ;
; |Lab3top|B1                                                                            ; |Lab3top|B1~corein                                                                     ; dataout          ;
; |Lab3top|B0                                                                            ; |Lab3top|B0~corein                                                                     ; dataout          ;
; |Lab3top|S3                                                                            ; |Lab3top|S3~corein                                                                     ; dataout          ;
; |Lab3top|S2                                                                            ; |Lab3top|S2~corein                                                                     ; dataout          ;
; |Lab3top|S1                                                                            ; |Lab3top|S1~corein                                                                     ; dataout          ;
; |Lab3top|S0                                                                            ; |Lab3top|S0~corein                                                                     ; dataout          ;
; |Lab3top|C0                                                                            ; |Lab3top|C0                                                                            ; padio            ;
; |Lab3top|C1                                                                            ; |Lab3top|C1                                                                            ; padio            ;
; |Lab3top|C2                                                                            ; |Lab3top|C2                                                                            ; padio            ;
; |Lab3top|S                                                                             ; |Lab3top|S                                                                             ; padio            ;
; |Lab3top|Cy                                                                            ; |Lab3top|Cy                                                                            ; padio            ;
; |Lab3top|C3                                                                            ; |Lab3top|C3                                                                            ; padio            ;
; |Lab3top|V                                                                             ; |Lab3top|V                                                                             ; padio            ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 05 18:23:47 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off LAB3 -c LAB3
Info: Using vector source file "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/LAB3sim6.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of LAB3sim6.vwf called LAB3.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       3.77 %
Info: Number of transitions in simulation is 82
Info: Vector file LAB3sim6.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Tue Nov 05 18:23:47 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


