<div><p><br/><time datetime="2023-05-30" class="date-past">30 May 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>3.8 IOAIU Meetings</li></ul></li><li>3.6<ul><li>DII: Exclusive Monitor Implementation</li><li>Functional Safety: FSC and Fault Checker Changes</li></ul></li><li>3.8 IOAIU Progress<ul><li>Detailed AMBA Feature List Table with Spec References. (By Bob)</li><li>Required Signaling (By Bob)</li><li>Finished Internal Interface Signaling (Red Interface)</li><li>Finished internal Request ID Scheme</li><li>Started defining AMBA Feature Descriptions and how the IOAIU will implement<ul><li>General</li><li>Burst Support</li><li>Narrow Support</li><li>OWO</li><li>Exclusive Access</li><li>QoS</li><li>User</li><li>Check Type </li><li>Trace</li><li>Loopback</li><li>Write Plus CMO</li><li>CMOs on Reads and Writes</li></ul></li><li>Todo:<ul><li>MPAM</li><li>Unique ID</li><li>Read Interleaving Disable</li><li>Stashes</li><li>Deallocation Transactions</li><li>Evict Transactions</li><li>Continuous Cacheline </li><li>Prefetch </li><li>Write Zero</li><li>Shareable</li></ul></li><li>IOAIU Ordering Mechanism Hit Table Finished</li></ul></li></ul><p><br/><time datetime="2023-05-10" class="date-past">10 May 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>New IOAIU Meetings</li><li>Common RED Interface Meetings</li></ul></li><li>3.4<ul><li>Reviewed DMI and Lib spec for Functional Safety Review</li><li>Updated Resiliency uArch spec from comments</li></ul></li><li>3.6<ul><li>Investigated integrating in Tag Pipe CCP Fixes.</li><li>Implemented Functional Safety Additions inside FSC, fault_checker</li><li>Updated 3.6 Exclusive Monitor spec to include what's needed for DII</li><li>Investigate Timing Fixes for IOAIU</li></ul></li><li>3.8<ul><li>New Top Level Diagram for IOAIU <ul><li>Reviewed it some with Arch </li></ul></li><li>Start to defined common interface that will be used to talk to cache_core/data_buffer layer</li></ul></li></ul><p><br/><time datetime="2023-04-12" class="date-past">12 Apr 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>New IOAIU Meetings</li></ul></li><li>Meeting on New Full Sys Memory Coherency Scoreboard</li><li>CodaCache uArch Meeting</li><li>JIRAs for closing 3.4:<ul><li>CONC-11800 - Maestro Issue with configuring CSR Address Maps</li><li>CONC-11785 - IOAIU Bug with modifying Atomic Transaction Size</li><li>CONC-11790 - IOAIU Bug with Read Interleaving within Cacheline</li><li>CONC-11761 - IOAIU Bug with Respect to STRReq Ordering </li></ul></li><li>3.8 IOAIU<ul><li>New Command Mapping Table </li><li>Made mini diagrams for each config type, and detailed IOAIU System Diagrams</li><li>On the RTL Side created a branch and checked in a wrapper so DV can start connecting things. </li></ul></li></ul><p><br/><time datetime="2023-04-05" class="date-past">05 Apr 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>New IOAIU  Meetings</li></ul></li><li>IOAIU Coverage Closure<ul><li>All IOAIUs are now closed. Still have pending Jira which would be good coverage to hit.</li></ul></li><li>DII Coverage Closure<ul><li>All DIIs are now closed.</li></ul></li><li>ACE possible deadlock JIRA <ul><li>ACE 128b entry experiment. Passed timing. Looks like its an ok solution.</li><li>Reviewed Cyriles waves. Stimulus looks good. I think it will just need to be run for longer.</li></ul></li><li>IOAIU 3.8 Microarchitaature<ul><li>Started meetings with DV getting them up to speed.</li><li>Transferring all uArch collateral to new template.</li><li>Additional detail on per interface internal configuration.</li></ul></li></ul><p><br/><time datetime="2023-03-22" class="date-past">22 Mar 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>New IOAIU and ARM Meetings</li></ul></li><li>IOAIU Coverage Closure<ul><li>Got ace_small_ott to 94% Expression, 95% Condition. Very close to closure.</li><li>Opened new coverage JIRAs</li></ul></li><li>Updated IOAIU uArch for Snoop Behavior and for how the size and address fields of the cmd_req_ are driven. </li><li>IOAIU Bug Dealing with Multiline Writes and Reads where an Illegal WRAP occurs downstream for 128b/256b IOAIUs → Working on fix.</li><li>IOAIU Bug where upd_rsp_CE wasn't connected to fault checker</li><li>Other General Stimulus Bugs</li></ul><p><br/><time datetime="2023-03-15" class="date-past">15 Mar 2023</time> </p><ul><li>IOAIU and Architecture Meetings<ul><li>New IOAIU and CodaCache</li></ul></li><li>IOAIU Coverage Closure<ul><li>Got hw_cfg2_ioc_64b to 95% Expression, 92.5% Condition</li></ul></li><li>IOAIU Timing fix related to the q_oc_wfa_next path:<ul><li>Removed &quot;_next&quot; path from q_oc_iptr_next, instead use regular q_oc_wfa</li><li>q_oc_iptr_next has the fix from last week where it looks to see if something has been selected to prevent bubbles.<ul><li>(Verses waiting for the last data beat to be sent)</li></ul></li></ul></li><li>CONC-11666 - Need to control Global UCERR threshold with only core0</li><li>CONC-11670 - Debugged Address Map - Using reserved values for the Ordering bits in GPRAR</li><li>CONC-11664 - Review Starvation Stimulus</li><li>Other General Stimulus Bugs</li></ul><p><br/><time datetime="2023-03-08" class="date-past">08 Mar 2023</time> </p><ul><li>Was out Thursday and Friday</li><li>IOAIU and Architecture Meetings</li><li>FSC uArch Review and General Protection Discussion</li><li>IOAIU Coverage Close <ul><li>Got Meye up to 91% Expressions, 83% Condition</li><li>Got small_ott up to 86% Expression and 83% Condition</li></ul></li><li>CONC-11621,11617,11567 mostly clarification for DV</li></ul><p><br/><time datetime="2023-02-09" class="date-past">09 Feb 2023</time> </p><ul style="list-style-type: square;"><li>IOAIU and Architecture Meetings</li><li>Meeting discussing the new IOAIU Parameters for 3.8</li><li>Diagrams and top level description of the IOAIU for 3.8</li><li>Worked on Meye Issue regarding EWA for writes that hit Coherent address space</li><li>Closed all DII configs with the exception of Meye. Need feedback into how to get PMON higher.</li><li>Added TACHL Coverage Waivers for various DII and Library elements.</li><li>Discussions with David P. over ways to make synthesis better for Meye in regards to the IOAIU</li><li>Helped out DV in general over the week with stimulus issues and checking some tests</li></ul><p><br/><time datetime="2023-01-06" class="date-past">06 Jan 2023</time> </p><ul><li>IOAIU and Architecture Meetings</li><li>CONC-11212 - IOAIU - Credit Register Setup Issue<br/>CONC-11194 - IOAIU - CRRESP Error Stimulus in non error test<br/>CONC-11204 - DII - Skidbuffer - 3.2.6<br/>CONC-10987 - IOAIU - UPDReq on Error issue<br/>CONC-11033 - IOAIU - DVM Messaging Clarification<br/>CONC-11222 - FSC - Sync in inputs - 3.2.6<br/>CONC-11088 - DII - Reset used in Combo Logic - 3.2.6<br/>CONC-11127 - DII - Corrupted DII Linked List - 3.2.6<br/>CONC-11161 - IOAIU - MakeUnique respond with shared - CMStatus Issue - Possible 3.2.6 Need</li></ul><p><br/><time datetime="2022-12-09" class="date-past">09 Dec 2022</time> </p><ul><li>Meetings with various stakeholders about the new revised IOAIU</li><li>Started the IOAIU 3.8 Spec which will detail whats going into the next version of the IOAIU</li><li>CONC-10984 - IOAIU - Performance fix related to transaction ordering</li><li>CONC-10917 - IOAIU - DV Issue with dropped snoop</li><li>CONC-10882 - IOAIU - DV Clarification on Data Translation in NCore</li><li>CONC-10094 - IOAIU - DV Clarification on Placeholder Connectivity</li><li>CONC-11026 - IOAIU - DV Clarification on Exclusive Accesses</li></ul><p><br/><time datetime="2022-12-02" class="date-past">02 Dec 2022</time> </p><ul><li>CONC-10831 - IOAIU Exclusives - Fixed exclusive behavior so correct CMDSize is populated</li><li>CONC-10855 - IOAIU Assert - Address was going to an unconnected DMI, Stimulus Issue</li><li>CONC-10852 - IOAIU - CMO Ordering Issue</li><li>CONC-10857 - IOAIU - rp_update Bug</li><li>CONC-10873 - IOAIU Exclusives - Fixed exclusive behavior so correct CMDSize is populated</li><li>CONC-10935 - IOAIU - CSR Type Bug</li><li>CONC-10901 - IOAIU - HB Failure not found.</li><li>Put in sync of ndp and dp path in concerto mux</li><li>DII Bugs exposed by new sync functionality</li><li>Worked with Bob on fix to the ID ordering. </li></ul><p><br/></p><p><br/><time datetime="2022-11-11" class="date-past">11 Nov 2022</time> </p><ul><li>CONC-10236 - IOAIU Error - Made sure new test correctly covered failing case.</li><li>CONC-9489 - CMUX - (Currently Working On) Add ability for CMUX to sync ndp and dp of SMI Ports</li><li>CONC-10783 - IOAIU - Clarification of behavior to DV</li><li>CONC-10791 - IOAIU / DII - Constraint Review</li><li>CONC-9532 - IOAIU - Stimulus to test out non modifiable WRAPS</li><li>CONC-10755 - FSys - Looked into propagation of AxProt[2]</li><li>CONC-10047 - DII - Fix for special non modifiable WRAP case</li><li>CONC-10818 - IOAIU - Stimulus Correction</li><li>CONC-10724 - IOAIU - Starvation Test Inqury</li><li>DII and IOAIU Testplan Reviews</li><li>Looked into how much of QoS 4.0 was implemented (None)</li></ul><p><br/><time datetime="2022-11-04" class="date-past">04 Nov 2022</time> </p><ul><li>CONC-9223 - IOAIU - STRReq Address Error Fix</li><li>CONC-10121 - IOAIU - Finished fix for SNP Data Buffer</li><li>CONC-10744 - IOAIU - Exclusive Transactions need to wait for STRReq</li><li>DII and IOAIU Testplan Reviews</li><li>IOAIU Timing Analysis / Fix</li></ul><p><br/><time datetime="2022-10-28" class="date-past">28 Oct 2022</time> </p><ul><li>CONC-10700 - FSys - Maestro needs to add user field to CSR Network</li><li>CONC-10121 - IOAIU - Snoop Data Deadlock Issue</li><li>Testplan reviews for FSys, DII, and IOAIU</li><li>Help Santosh Debug some Customer Issues</li><li>Worked on Methodology Definition and the Methodology Guide</li><li>Worked on CCE Definition </li><li>Worked on IOAIU Rewrite<ul><li>Top Level Diagrams</li><li>Top Level Parameters</li></ul></li></ul><p><br/><time datetime="2022-10-21" class="date-past">21 Oct 2022</time> </p><ul><li>CONC-10621 - IOAIU - DV Debug</li><li>CONC-10625 - IOAIU - DV Debug </li><li>CONC-10514 - IOAIU - DV Debug </li><li>CONC-10563 - IOAIU - Working on Performance fix dealing with COncerto Protocol Dependencies</li><li>CONC-10677 - IOAIU - DV Debug </li><li>CONC-???? - IOAIU - Fixed Bug in IOAIU Error Pipeline</li><li>Patent Meeting</li><li>Started Meetings on IOAIU Rewrite Design and Methodology</li><li>DVE Review</li><li>ACE Sharer Promotion Reviews</li><li>DII/IOAIU Testplan Review</li><li>Met with Kjeld about CONC-9223</li></ul><p><br/><time datetime="2022-10-07" class="date-past">07 Oct 2022</time> </p><ul><li>CONC-10563 - IOAU - Investigating why the STRReq is needed for Native Layer Return Data</li><li>CONC-10535 - IOAIU - Debug reason for Timeout Fault</li><li>CONC-10529 - IOAIU - Debug Source of RRESP Error</li><li>CONC-10548 - IOAIU - Ordering Deadlock Fix from ihead removal</li><li>CONC-10597 - IOAIU - Adding Asserts to check transactions go to correct core</li><li>Implemented No Credit Error in IOAIU</li><li>Reviewed Outstanding Bugs for IOAIU</li><li>Started Looking into CCE Arch/uArch</li><li>Interview for New Functional Safety Engineer</li></ul><p><br/><time datetime="2022-09-22" class="date-past">22 Sep 2022</time> </p><ul><li>CONC-10394 - IOAIU - DTRReq ID Freelist Bug</li><li>CONC-10457 - IOAIU - DV seems to be driving an unexpected packet to the IOAIU</li><li>CONC-10488 - IOAIU - Needed to connect bra_region_hit to NC port in address map</li><li>CONC-10454 - IOAIU - DV not seeing DTWRsp to clear protocol</li><li>CONC-10021 - IOAIU - Perfmon Event Connection Bug</li><li>CONC-10480 - IOAIU - masterTrigger Connection Bug</li><li>CONC-10511 - DII - Deadlock Issue with Writes - Speculative STRReqs are no limited to 3. (Buffer Entries - 1)</li></ul><p><br/><time datetime="2022-09-15" class="date-past">15 Sep 2022</time> </p><ul><li>Master Trigger Interface Fixes</li><li>CONC-10398 - IOAIU - Sharer Promotion Fixes</li><li>CONC-10352 - IOAIU - DV Debug</li><li>CONC-10161 - IOAIU - DV Debug </li><li>CONC-10423 - IOAIU - Software Credit Management Debug</li><li>CONC-10438 - IOAIU - Sharer Promotion Fixes </li><li>CONC-10441 - IOAIU - Sharer Promotion Debug</li><li>CONC-10450 - IOAIU - Duplicate Bug</li><li>CONC-10340 - IOAIU - ACE Response Debug</li></ul><p><time datetime="2022-09-08" class="date-past">08 Sep 2022</time> </p><ul><li>CONC-10121 - IOAIU  - Deadlock Error - Got a solution and testing it out currently </li><li>CONC-10339 - IOAIU - Performance Debug - Was DV Issue</li><li>CONC-10367 - Multi Port IOAIU - DV Bug that steamed from uArch Error</li><li>CONC-10074/9938 - IOAIU - Performance Enhancement removing ihead dependency</li><li>CONC-10371 - IOAIU - General DV Debug</li><li>CONC-10368 - IOAIU - General DV Debug</li></ul><p><br/><time datetime="2022-09-01" class="date-past">01 Sep 2022</time> </p><ul><li>CONC-10274 - FSys Debug - IOAIU sending address to non existing register.</li><li>CONC-10273 - IOAIU - Parameter Passing Fix from SCM changes</li><li>CONC-10280 - IOAIU - Fix to make Targets that are unconnected automatically IDLE</li><li>CONC-10271 - IOAIU - Spyglass Fix</li><li>CONC-10261 - IOAIU - Fix into how credit lookups were done at the end of the pipe. Old way caused X's</li><li>CONC-10288 - IOAIU - Timeout errors go through FSC clarification. </li><li>CONC-10159 - IOAIU - Looks like Dbad is causing a poison bit assertion DV is not expecting. </li><li>CONC-10296 - DII - MPF2 to AXI ID mapping fix for Exclusive transactions</li><li>CONC-9975 - IOAIU - Maestro not correctly mapping DTRReq tx to a SMI output port</li></ul><p><br/><time datetime="2022-08-25" class="date-past">25 Aug 2022</time> </p><ul><li>Meetings about possible methodology improvements. </li><li>Continued work with Zied to get in DII Improvements in.</li><li>Skid Buffer and SCM DV Review.</li><li>DCE / IOAIU Spyglass Fixes</li><li>CONC-9577 - IOAIU - Performance Fixes</li><li>CONC-10241 - IOAIU - Assertion Error Fix</li><li>CONC-10205 - IOAIU - DV Issue with Injecting Errors</li><li>CONC-10186 - IOAIU - DV Issue with Injecting Errors</li><li>CONC-9858 - IOAIU - Added Timeout to FSC Signaling</li><li>CONC-10253 - IOAIU - Credit Register Issue</li><li>CONC-10252 - IOAIU - Credit Register Issue </li><li>CONC-10256 - IOAIU / FSys - Customer Debug </li><li>CONC-10141 - DII - Optimization Work</li><li>CONC-10266 - IOAIU / FSys - Customer Debug </li></ul><p><br/><time datetime="2022-08-18" class="date-past">18 Aug 2022</time> </p><ul><li>IOAIU Ordering Presentation</li><li>Merge in Lost Changes from 3.2.1 merge into 3.4</li><li>Spyglass Fixes for 3.2.1 Fixes and SCM in IOAIU</li><li>CONC-10193 - IOAIU - DV Questions about DVMs</li><li>CONC-10236 - Critical 3.2.1 IOAIU Bug - Multiline Write Error dont Propagate Properly </li><li>CONC-10100 - IOAIU - Performance fix to take out DTWRsp dependency</li><li>CONC-10235 - IOAIU - Fixed through 3.2.1 Merge</li><li>CONC-10234 - DII - Added Overflow Assert for Skidbuffer</li><li>CONC-10105 - IOAIU - Fixed through 3.2.1 Merge</li><li>CONC-10141 - DII - Working on Performance Fixes related to multiple outstanding IDs</li></ul><p><br/><time datetime="2022-08-11" class="date-past">11 Aug 2022</time> </p><ul><li>Implemented Software Credit Management inside the IOAIU</li><li>CONC-8483 - DII - STRreq Performance Optimizations</li><li>Finished 3.2.1 into 3.4 Merge</li><li>Evaluated IOAIU with new timing results.</li><li>DII/DCE Skid Buffer Parameter Fixes</li><li>IOAIU uArch Documentation<ul><li>DVM Transaction Behavior</li><li>Software Credit Management</li><li>OTT Explanations</li><li>Ordering Detail Expansion </li></ul></li><li>DII uArch Documentation<ul><li>Skid Buffer explanation</li></ul></li><li>Meet with DV for 3.4 Feature Explanations</li><li>Software Credit Management Review Meeting</li><li>CONC-10100 - IOAIU - IOAIU Performance Enhancement</li><li>CONC-10193 - IOAIU - DV DVM Explanations</li></ul><p><br/></p><p><br/><time datetime="2022-07-28" class="date-past">28 Jul 2022</time> </p><ul><li>Reviewed 3.2 Changes for Coverage inside DII and IOAIU</li><li>Worked on moving 3.2.1 changes to 3.4 TACHL. </li><li>Work on STRReq fix for the DII Performance</li><li>DII Ordering Meetings</li><li>CONC-10083 - IOAIU - Help DV create stimulus.</li><li>CONC-10088 - IOAIU - Help DV create stimulus.</li><li>CONC-10089 - IOAIU - Help DV create stimulus.</li><li>CONC-10087 - IOAIU - Help DV create stimulus. </li><li>CONC-10117 - IOAIU - Emulation Error dealing with incorrect DVM stimulus</li><li>CONC-10106 - IOAIU - Assert Debug, Need to waive in error tests.</li><li>CONC-10107 - IOAIU - Assert Debug, Need to waive in error tests. </li><li>CONC-10108 - IOAIU - Assert Debug, Fixed in 3.4 but needs to be ported</li><li>CONC-10127 - IOAIU - Assert Debug, Need to waive in error tests. </li><li>CONC-10115 - IOAIU - Debug IOAIU Connectivity Error</li><li>CONC-10126 - OAIU - Assert Debug, Incorrect Stimulus</li></ul><p><br/><time datetime="2022-07-22" class="date-past">22 Jul 2022</time> </p><ul><li>Reviewed 3.2 Changes for Coverage inside DII and IOAIU</li><li>Moved 3.2.1 changes to 3.4 TACHL. Ready for checkin.</li><li>CONC-10078 - IOAIU - Credit adjustment test which needs to be fixed.</li><li>CONC-10070 - IOAIU - Reviewed Performance Behavior</li><li>CONC-10074 - IOAIU - Performance Improvement Tests related to ID Ordering </li><li>CONC-10037 - DII - Deadlock inside DII from recent OR fixes.</li><li>CONC-9643 - IOAIU - Reviewed IOAIU DVM behavior according to spec</li><li>CONC-10036 - DII - EWA / CMStatus behavior clarification </li><li>CONC-10042 - IOAIU - Bug with the Request Respond Mux inside Multiported IOAIU</li></ul><p><br/><time datetime="2022-07-15" class="date-past">15 Jul 2022</time> </p><ul><li>Review and fix DWID Errors inside the IOAIU</li><li>Made lists and descriptions of IOAIU and DII Bug/Errata </li><li>CONC-9977 - IOAIU/DII Perf - AEs questions about DII/IOAIU ordering and performance expectations. </li><li>CONC-9938 - IOAIU Perf - Investigation into why there is a DTRReq barrier in Proxy Cache Configs</li><li>CONC-9984 - IOAIU - NC bit and how it effects exclusive transactions</li><li>CONC-9988 - IOAIU - Investigation into a 3.4 error message. Originator hasent got back.</li><li>CONC-9933 - IOAIU - Clarification into how NC transactions can allocate into the proxy cache</li><li>CONC-9986 - DCE - CSR fixes for skidbuffer registers</li><li>CONC-9989 - DCE - Connectivity feature debug</li><li>CONC-9920 - IOAIU - Investigation into Pending Way Errors. Looks like DV issue</li><li>CONC-10000 - IOAIU/DII - DII needs to order all Write Order transactions not just to same cacheline. </li><li>Weekly IOAIU Performance Sync-up Meeting</li><li>Worked on some possible AI/Machine Learning Stimulus we could use in gem5 models. </li></ul><p><br/><time datetime="2022-07-08" class="date-past">08 Jul 2022</time> </p><ul><li>AN-1452 - IOAIU -3.4 - Clarifications about STRRsps for Performance Team</li><li>AN-1447 - IOAIU - 3.4 - Clarification for OTT Limits for Perf Team</li><li>CONC-9955 - IOAIU - 3.4 - Debug Unconnected DMI Issues</li><li>CONC-9792 - IOAIU - 3.4 - Maintenance Operation Fix for Flushes</li><li>Created more formal definition of how DWIDs should be populated for the IOAIU</li><li>Worked on 3.4 IOAIU uArch and documentation.</li><li>DII Coverage Review</li><li>Reviewed and Created list of Fixed 3.2.1 IOAIU/DII Bugs</li><li>IOAIU Sync up Meeting with Performance Team</li></ul><p><br/><time datetime="2022-06-29" class="date-past">29 Jun 2022</time> </p><ul><li>CONC-9898 - Multiported IOAIU - Fixed SMI Stall Even Connections inside 3.4</li><li>CONC-9900 - IOAIU - Clarification for DV about Mismatch</li><li>CONC-9374 - Emulation - Trying to get emulation in sync with the latest RTL</li><li>CONC-9943 - DII - Clarification to DV about 32b DII Behavior.</li><li>CONC-9944 - DII - Bug with the new narrow unmodifiable fix.</li><li>Exida Training</li><li>Was OOO Thursday/Friday</li></ul><p><br/><time datetime="2022-06-22" class="date-past">22 Jun 2022</time> </p><ul><li>NCOR-127 - DII - AXSize Issue for Narrow Transactions</li><li>CONC-9871 - DII - AXSize Issue for Narrow Transactions</li><li>CONC-9814 - IOAIU - CMO uArch Doc Update</li><li>CONC-7515 - FSC - Update documentation on how Manual Mode Works</li><li>IOAIU Ordering Arch/uArch Sync Up</li><li>IOAIU Documentation - Pipeline Diagrams for Snoop Path. Ordering Spec Updates, CMO Updates</li><li>Reviewed Saftey Specification and gave Feedback</li><li>Out Thursday through Monday</li></ul><p><br/><time datetime="2022-06-16" class="date-past">16 Jun 2022</time> </p><ul><li>CONC-9374 - 3.2.x - IOAIU Emulation - Was the BFM issue already fixed.</li><li>CONC-9797 - 3.4 - IOAIU - LUT inside packetizer was misconfigured</li><li>CONC-9667 - 3.4 - IOAIU - Timing fix in Snoop Path</li><li>CONC-9817 - 3.2 - IOAIU - Ordering Dependencies Debug - DV Issue</li><li>CONC-9820 - 3.4 - IOAIU - Multiported IOAIU Assertion</li><li>CONC-9833 - 3.4 - IOAIU - DV Issue with multiple responces</li><li>CONC-9846 - 3.4 - IOAIU - Clarification on OR setting for CMOs </li><li>CONC-9845 - 3.4 - IOAIU - Clock Gating Issue</li><li>CONC-9853 - 3.4 - IOAIU - Request Response Bug</li><li>IOAIU Performance Sync Ups</li><li>Multiported IOAIU Debug with DV</li><li>IOAIU Documentation - Pipeline Diagrams for write path, read path, main pipeline, and some message paths.</li></ul><p><br/><time datetime="2022-06-09" class="date-past">09 Jun 2022</time> </p><ul><li>DMI Deadlock Design Review</li><li>Slow Memory Design Review</li><li>CONC-9723 - DII - Fix for the OR==0 Ordering Chains</li><li>CONC-9792 - IOAIU - Moved to Hema - Address limit on Maint. Ops.</li><li>CONC-9647 - DII - Sync'd with DMI how Skidbuffer Registers should be Implimented</li><li>CONC-9623 - Multiported IOAIU - Needed to connect Memory Interfaces correctly to duplicate unit</li><li>CONC-9750 - IOAIU - Moved back to DV for more Info</li><li>CONC-9737 - IOAIU - Debug of the Sys Attach Detach Logic - DV Issue</li><li>CONC-9789 - DMI - Debug of mission fault not asserting.</li></ul><p><br/><time datetime="2022-06-02" class="date-past">02 Jun 2022</time> </p><ul><li>Meetings with the Performance team about the IOAIU.</li><li>Skid Buffer Architecture Review</li><li>Credit Counter Architecture Review</li><li>Multiport IOAIU IPXACT Sync Up</li><li>CONC-9718 - IOAIU uArch Ordering Update</li><li>CONC-9738 - IOAIU - Duplicate Heartbeat Issue</li></ul><p><br/><time datetime="2022-05-26" class="date-past">26 May 2022</time> </p><ul style="list-style-type: square;"><li>CONC-9660 - IOAIU - Heartbeat - Starvation Related Hang Condition</li><li>CONC-9669 - IOAIU - Heartbeat - Transactions waking up starve new transactions</li><li>CONC-9677 - IOAIU - Heartbeat - Probably duplicate of 9669</li><li>CONC-9674 - IOAIU/DII - Address Dependency Changes allowing reads to not block writes to the same address. </li><li>CONC-9689/90 - IOAIU - Heartbeat - BFM Issue</li><li>CONC-9695 - IOAIU - 3.4 - CSR Object Fixes</li><li>IOAIU Design Review / DV Meetings</li><li>IOAIU Performance Sync Up Meetings</li></ul><p><br/><time datetime="2022-05-12" class="date-past">12 May 2022</time> </p><ul style="list-style-type: square;"><li>AAAAAAAAAAAAAAHHHHHHHHHHHHHHH</li></ul><ul style="list-style-type: square;"><li>AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA</li><li>Á̷̧̧̤̩̙̙̗̯̺̱̥̝̐̒̎̆̄̈́̀̀͒̀͠ͅA̷̡͔̰̝͓͍͙͓̠̫̪͘͘͜͝ͅA̷̧̭̖͚͎̯͉̋͋͌̿̋̒͊͆͐́͗͜͠A̶̧̼̫̱̭̙̪̯̩̥̞͚̔̅̋̅̐̄͂̃͊̉̒̏̏A̴̛̳̰͙̥̬͙̹̼̰͍̗͚̬̽͒̍̉̅̈́̾̓̔͐͜ͅA̴̢̲͎̼̠̪͒̈́̈̿͛̐̔̏̈̃͐̚͠͝H̵͓̝̤̪͈͖̑͒̎́̒̈́̉͘Ḫ̸̪̗͎̞̤̦͔̎̋̽͆̾͆͑̿̀̾̈́̆̚̚͝ͅH̵̡̧̺̟̯̮͙̬̦̘͙̳̰̅̿̎̆͒͒̀̋̊͂͐̑̚H̸̢̝̭̗͕̫̟͙̱̩̦̖̮͐͜H̸̨̨̬͚̬̩̰͙̞͔͍̔́̎̽͌͌̔̐̕ͅH̷̳̏H̶̛̲̺̞̖̩̫̩̩̮̣̰̝̽̇́̍̾̊̕͘̚H̴̡̦̩͙̻̲͑̈́̔̊̐̀͝H̵̢̩̜̥̭͓̙̙̳̹͂̍̌̐͜H̸͓̣̦̰̜̺̠̦͙̘̀̃̃͛͝Ḩ̴̯̮̋̈́̈́̎͑̊̀̔̊̒͋̈́̚H̶̛̬͓̠͔̗͚̜̦̭͕̪̬́̈́͠H̷̖͉̭̩͔͈̗̻̫̩̜̰͕͈̬̓̊̐͛̇͆H̶̨̢̡͔̭͓̬̭̏͗͒͐͂̓̉͒̈̓</li></ul><p><br/><time datetime="2022-05-05" class="date-past">05 May 2022</time> </p><p>- CONC-9577 - IOAIU - Bug related to the extra write credit starving reads. - 3.2 Critical Bug</p><p>- CONC-9585 - IOAIU - uArch update for </p><p>- CONC-9519 - IOAIU - Register bug in the MP IOAIU</p><p>- Multiported TB IOAIU Review </p><p>- DII Block Review</p><p><br/><time datetime="2022-04-21" class="date-past">21 Apr 2022</time> </p><p>- Talked with Arth about the IOAIU Performance as he is not taking over some performance tests for it.</p><p>- Talked with Kavish about Connectivity Needs for the IOAIU and also the Connectivity DV Review</p><p>- Created presentation and some diagrams for the DII Presentation.</p><p>- CONC-9521 - IOAIU - 3.2 Bug Fix - Related to using invalid pointer for transaction allocation</p><p>- CONC-9486 - IOAIU - DV Issue as there were two errors so only the first was logged.<br/>- NCOR-120 - IOAIU - DV Issue in terms of clarification why a config does something. <br/>- CONC-9519 - IOAIU - Clarification for DV about some register access modes<br/>- CONC-9474 - IOAIU - Clarification for DV about how to map an OTT Memory address to entry in the OTT<br/>- CONC-9531 - IOAIU - Only single address space is showing up in IPXACT - Moved to Maestro<br/>- CONC-9527 - IOAIU - Investigation into why some DV signals couldn't find hooks in the Multiported IOAIU</p><p><br/><time datetime="2022-04-14" class="date-past">14 Apr 2022</time> </p><ul><li>Discussed IOAIU Performance with Stella and Junie</li><li>Reviewed and Fixed ICG Timing Paths inside IOAIU (Related to the odr lookup)</li><li>For Multiported IOAIU added ability to bring in multiple Placeholder Interfaces</li><li>CONC-9458 - IOAIU - SLVERR / DECRR / EXOK Translation Fix</li><li>CONC-9480 - IOAIU - SLVERR / DECRR / EXOK Translation Fix</li><li>CONC-9481 - IOAIU - Mask Assert Fix</li><li>CONC-9440 - IOAIU - DV Debug</li><li>CONC-9121 - DII - Fixed EWA cmstatus behavior for 3.4</li></ul><p><br/><time datetime="2022-04-07" class="date-past">07 Apr 2022</time> </p><ul><li>Connectivity Error Implementation inside IOAIU</li><li>Talked with Ben about SRAM Buffer Implementations</li><li>Talked with Junie about IOAIU Behavior</li><li>CONC-9149 - IOAIU - Debug fix related to Allocation Enable inside IOAIU. Made fix and handed over to DV for other failure.</li><li>CONC-9430 - DII - X's propagating inside DII caused Fault Checker Error. Made fix.</li><li>CONC-9442 - IOAIU / CMUX - With connectivity changes certain messages can be excluded from IOAIU. Made fix in CMUX to drive unmapped messages to 0.</li><li>CONC-9345 - IOAIU - Clarification for DV</li><li>CONC-9458 - IOAIU - Fix for IOAIU to output SLVERR verses DECERR</li></ul><p><br/><time datetime="2022-03-31" class="date-past">31 Mar 2022</time> </p><ul style="list-style-type: square;"><li>Started planning out whats needed for DCE and IOAIU Credit Changes. Will start RTL Next Week.</li><li>Investigated ICG Timing Failures for IOAIU and Checked in Fixes</li><li>Spyglass and Compile Fixes for Beta 1.5</li><li>Unit Duplication Fixes for Multiported IOAIU</li><li>UCE and CE Signaling Fixes for Multiported IOAIU</li><li>Talked to Cyrille about DVM Specification</li><li>CONC-9412 - IOAIU - DVM Rule Clarification </li><li>CONC-9346 - IOAIU - Fixed Irregular Traffic Behavior in IOAIU</li></ul><p><time datetime="2022-03-24" class="date-past">24 Mar 2022</time> </p><ul><li>Investigation into emulation failures.</li><li>Implemented DII Skid Buffer Changes</li><li>Implemented DCE Skid Buffer Changes (Checking in now)</li><li>Implemented Multiported IOAIU CSR Modifications</li><li>Had PTO Monday</li></ul><p><time datetime="2022-03-17" class="date-past">17 Mar 2022</time> </p><ul><li>IOAIU Latency Investigations</li><li>IOAIU JIRA Investigation and Bug Fixes</li><li>IOAIU Emulation Hang Debug</li><li>Multiported IOAIU Design Review with Perf and DV</li><li>Multiported IOAIU CSR Implementation</li><li>NCore 3.2 Microarchitecture Updates</li></ul><p><time datetime="2022-03-10" class="date-past">10 Mar 2022</time> </p><ul><li>IOAIU Latency Investigations</li><li>IOAIU JIRA Investigation and Bug Fixes</li><li>Multiported IOAIU Synthesis Fixes</li></ul><p><time datetime="2022-03-03" class="date-past">03 Mar 2022</time> </p><ul><li>IOAIU Coverage <ul><li>Continued creating waivers / documenting holes for:<ul><li>hw_cfg_31, small_ott, and ioc_256b configs</li></ul></li><li>Had multiple coverage sync up meetings</li></ul></li><li>Ncore 3.4<ul><li>Cleaned up Multiported IOAIU in Spyglass for multiple configs.</li><li>Running Synthesis to continue verifying design.</li></ul></li><li>IOAIU JIRA Investigation and Bug Fixes</li></ul><p><time datetime="2022-02-24" class="date-past">24 Feb 2022</time> </p><ul><li>IOAIU Coverage <ul><li>Continued creating waivers / documenting holes for:<ul><li>hw_cfg_31, small_ott, and ioc_256b configs</li></ul></li><li>Had multiple coverage sync up meetings</li></ul></li><li>Ncore 3.4<ul><li>Cleaned up Multiported IOAIU in Spyglass for multiple configs.</li><li>Running Synthesis to continue verifying design.</li></ul></li></ul><p><time datetime="2022-02-17" class="date-past">17 Feb 2022</time> </p><ul><li>DII Coverage <ul><li>Added waivers to the trace capture block.</li></ul></li><li>IOAIU Coverage <ul><li>Reviewed and created waivers / documented holes for:<ul><li>hw_cfg_31, small_ott, and ioc_256b configs</li></ul></li></ul></li><li>Ncore 3.4<ul><li>Finished multiported IOAIU and checked in</li><li>Currently cleaning up new TACHL using 3.4 Maestro</li></ul></li></ul><p><time datetime="2022-02-10" class="date-past">10 Feb 2022</time> </p><ul><li>DII Coverage <ul><li>Did coverage review with DV to concept possible stimulus to fill holes.</li></ul></li><li>IOAIU Coverage <ul><li>Added ECC excludes to IOAIU Waivers. Need to sync with Andrew to get formal benches for these.</li><li>Reviewed QoS logic and need to add QoS related waivers to json files. </li></ul></li><li>Ncore 3.4<ul><li>Finishing up Multiported IOAIU Work. Projecting to have initial RTL done Monday.</li><li>Currently regressing a 1 core version through current test benches to make sure the new rtl holds some quality. </li></ul></li><li>NCore 3.2.x<ul><li>Fixed bug inside Logic Tree Library element and gave updated RTL to be synthesized and regressed.</li></ul></li><li>CONC-9028 - IOAIU Errors - Debugged and fixed bug related to Non Data Reads.</li><li>NCore 3.4 Additions Sync up and Scope Meeting</li><li>Released new song 0xDD on my Spotify and Soundcloud. </li></ul><p><time datetime="2022-02-03" class="date-past">03 Feb 2022</time> </p><ul><li>DII Coverage <ul><li>Updated PMON Exclusions</li></ul></li><li>Ncore 3.4<ul><li>Started Multiported IOAIU Work</li><li>Added Hierarchy for the Core Wrapper</li><li>Moved CMUX outside Core into Core Wrapper</li></ul></li><li>NCore 3.2.x<ul><li>Rewrote the XOR tree logic to support piping. </li><li>Integrated the new block into the fault checker.</li></ul></li><li>AN-1158 - IOAIU - Performance Debug - Ran simulations and gave feedback on possible fix to give more predictable perfomance behavior</li><li>Participated in the DII Error Review Meeting </li></ul><p><time datetime="2022-01-27" class="date-past">27 Jan 2022</time> </p><ul><li>DII Coverage <ul><li>Reviewed generated DO files to check work.</li><li>Added exclusions related to the apb_csr library block.</li><li>Created some more exclusions related to corner cases.</li><li>Fixed some exclusions which were incorrectly generated.</li></ul></li><li>CONC-8986- IOAIU - Error Merging Error Case</li><li>CONC-8995- IOAIU - Debug for Tag Uncorrectable error case.</li><li>AN-1158 - IOAIU - Performance Debug - I believe is a symptom of how the IOAIU is made in general. No real possible fix suggestion possible.</li><li>CONC-9000 - DII - Bug where the DII is not rotating the correct RRESP value when the data is being rotated.</li><li>Discussion about best way to move forward with fault checker flop additions.</li></ul><p><time datetime="2022-01-20" class="date-past">20 Jan 2022</time> </p><ul><li>Scoped out Fault Checker changes for timing and made proposal</li><li>Request Response Mux<ul><li>Started TACHL Design for Mux used in the multi-ported IOAIU</li><li>Will design like a library element as it could have future use.</li><li>Created Confluence Page for uArch Definition</li><li>Currently have an initial TACHL that compels.</li></ul></li><li>Review Spyglass Errors and made Comments for why each waiver is needed.</li><li>Meetings into the updated Error Arch. </li><li>Made modifications needed to the DII for updated Error Arch</li><li>Made more waivers and did more coverage analysis for the DII.</li><li>CONC-8243 - IOAIU - Made fix for Ways no Allocate PMON event.</li></ul><p><time datetime="2022-01-13" class="date-past">13 Jan 2022</time> </p><ul><li>Scoped out new Error Architecture Changes</li><li>Discussed possible fixes for new NCore paths.</li><li>Discussed and Started Reviewing Spyglass Waivers in IOAIU</li><li>Started designing blocks needed for Multi-Ported IOAIU</li><li>Constructed Exclusion files for DII Coverage.</li><li>Created reports for DII configs showing how to address coverage holes.</li><li>CONC-8897 - IOAIU - Clarification for DV about how the Snoop Channel Addresses are handled.</li><li>CONC-8896 - IOAIU - Answered questions about IOAIU behavior for Boon.</li><li>CONC-8614 - IOAIU - Checked in updates to VZ bit logic.</li><li>CONC-8764 - IOAIU - DV issue with configuring the address map.</li><li>CONC-8902 - IOAIU - DV issue with configuring the address map. </li><li>CONC-8243 - IOAIU - Event Cache Way Debugging</li></ul><p><time datetime="2022-01-06" class="date-past">06 Jan 2022</time> </p><ul><li>Answered Questions about the Multi Ported IOAIU</li><li>Answered Questions about the IOAIU SNPRsp behavior in error cases.</li><li>CONC-8625 - IOAIU - Corrupted BE causes poison not to merge - Fixed</li><li>CONC-8789 - IOAIU - Confirmed this was a fail case of TM bit of an eviction. - No Fix Needed</li><li>CONC-8797 - IOAIU - Modified Skid Buffer Assert dealing with evictions. - No RTL Fix Needed</li><li>CONC-8773 - IOAIU - DBad Clarification for DV - No Fix Needed</li><li>CONC-8773 - IOAIU - RL Bits Clarification for DV - No Fix Needed</li><li>CONC-8856 - IOAIU - DBad Clarification for DV - No Fix Needed</li><li>CONC-8889 - IOAIU - Mismatch between CMStatus mapping to RRESP - Probably no fix needed</li><li>CONC-8830 - IOAIU - Behavior looks ok on RTL side. Sent to DV for more clarification why its failing. - Unsure about Fixes</li><li>CONC-8860 - DII - Error indicated in padded beats - No Fix for Now</li><li>DII Tachl Coverage Fixes</li></ul><p><time datetime="2021-12-16" class="date-past">16 Dec 2021</time> </p><ul><li>CONC-8585 - DII - Synopsys constraint questions.</li><li>CONC-8040 - IOAIU - DVE Ordering Question</li><li>CONC-8770 - IOAIU - Overwriting valid entry bug.</li><li>IOAIU - Trace Bug Fixes</li><li>DII/Library Coverage</li><li>IOAIU STRReq Error Handling Review</li><li>DII Functional Coverage Review</li></ul><p><time datetime="2021-12-09" class="date-past">09 Dec 2021</time> </p><ul><li>CONC-8355 - Top Level - APB Interface wasent being driven properly</li><li>CONC-8674 - DV Question - DTWRsp Error Responses</li><li>CONC-8632 - IOAIU - Illegal transaction to the DII</li><li>CONC-8703 - IOAIU - Debug to see that the previous address lookup piping fix broke something else.</li><li>CONC-8585 +some - IOAIU - Sending back extra data beat responses in case of error.</li></ul><p><time datetime="2021-12-02" class="date-past">02 Dec 2021</time> </p><ul><li>DII Coverage Updated to ncore_3p2</li><li>AN-1153 - DII - Performance Debug which ended up being a DII Issue</li><li>CONC-8629 - IOAIU - Qos Map Debug. Ended up being config issue.</li><li>CONC-8633 - IOAIU - Probable DV Mapping issue to SMI</li><li>CONC-8625 - IOAIU - Errors - Corrupted merge data when uncorrectable error occurs.</li><li>CONC-8595 - IOAIU - Errors - Corrupted CCP data results in dropped beats and no error asserted.</li><li>CONC-8664 - IOAIU - Errors - All transactions with a target ID mismatch are dropped.</li></ul><p><time datetime="2021-11-17" class="date-past">17 Nov 2021</time> </p><ul><li>IOAIU Timing Fixes and Coverage Fixes</li><li>CONC-7391 - IOAIU - Fixed how the RL field was driven.</li><li>CONC-8514 - CCP - Big in address protection. Moved to Boon.</li><li>CONC-8339 - IOAIU - Debugging VZ bit behavior in Synopsys simulations.</li><li>CONC-8473 - DII - CMStatus Merging TB Bug</li><li>CONC-8219 - DII - CMStatus Merging RTL Bug</li><li>CONC-8306 - IOAIU - TB Debug, CMDReq dropped because of error.</li><li>CONC-8539 - IOAIU - Synopsys / Configuration interface mismatches.</li><li>CONC-8539 - IOAIU - CCP UCE Fix where it was both sending empty error beats and CCP data. </li><li>CONC-8541 - DII - AXI ID Wdith Error where AwId != ArId</li></ul><p>PTO: All next week.</p><p><time datetime="2021-11-10" class="date-past">10 Nov 2021</time> </p><ul><li>IOAIU/DII TACHL Waivers</li><li>DMI/IOAIU Timing Fixes</li><li>Discussed how OR bits are driven with DV</li><li>Investigated how the DII could send STR Reqs faster and made a proposal. </li><li>Submitted new Patent Writeup - Reinforced Q Learning Arbiter Microarchitecture</li><li>CONC-8427 - IOAIU - TB Issue with driving top level signals. </li><li>CONC-8461 - IOAIU - TACHL Strict Compilation Fixes</li><li>CONC-8469 - DII - TACHL Strict Compilation Fixes</li><li>CONC-8495 - IOAIU - Investigation into allowing transactions with AxCache[3:2] to DII</li><li>CONC-8502 - IOAIU - Separated out Timeout Functionality from Starvation Configuration</li></ul><p><time datetime="2021-10-27" class="date-past">27 Oct 2021</time> </p><ul><li>IOAIU/ DII Performance<ul><li>Debugged and discussed performance of Writes to the DII from IOAIU with Mohan and Khaleel</li><li>Core issue is Write Observation needs and slow STRReq intervals.</li></ul></li><li>PMON Event Issues<ul><li>Talked with Roman about issues with some PMON events in the IOAIU.</li><li>Put in some fixes and some clarifications were needed on the DV side</li></ul></li><li>IOAIU Timing - Quick fix for signal to bypass an arbiter. </li><li>CONC-8464 - IOAIU - STT Entries do not count toward OTT Event Count. </li><li>CONC-8362 - IOAIU - Refactored how OTT entries were counted inside the IOAIU</li><li>CONC-8384 - IOAIU - Added more qualification for address matching event.</li><li>CONC-8387 - IOAIU - Clarification why there isnt a CMDReq per OTT entry</li><li>CONC-8372 - IOAIU - Checked IOAIU Fault Checker Connections</li><li>CONC-7865 - Placeholder - Clarified where placeholder logic originates from.</li><li>CONC-8331 - IOAIU -Only support far atomic transactions in IOAIU</li></ul><p><time datetime="2021-10-20" class="date-past">20 Oct 2021</time> </p><ul><li>IOAIU Timing<ul><li>Arbiter Adjustments</li><li>Optimized Selection Logic for Entry IDs</li></ul></li><li>DII Timing<ul><li>Fix for Detection of All Read IDs Used into Skidbuffer</li></ul></li><li>DVM Completion Hang Debug</li><li>DII Error Review<ul><li>Attached DTW DBG Rsp to the Fault Checker otherwise looks good. </li></ul></li><li>Ordered Write Observation and DII Performance Debug from the AEs / Khaleel</li><li>CONC-8302 - DII - Fix for how AXI IDs are Assigned</li><li>CONC-8304 - IOAIU - Synopsys VIP Debug - Illegal Txn</li><li>CONC-8301 - IOAIU - Starvation Optimizations and Sync up with CHI AIU</li><li>CONC-8181 - IOAIU - Fix for the cache miss events.</li></ul><p><time datetime="2021-10-13" class="date-past">13 Oct 2021</time> </p><ul><li>IOAIU Synthesis<ul><li>Timing fix for the IOAIU Arb</li><li>Timing fix which would not add a pipe but would add context. (~-80ps in Hierarchical Run)</li><li>Experiment to replace IOAIU Arbiter with the Symphony RR Arbiter</li></ul></li><li>DII Synthesis<ul><li>Put in another fix to address the next top path.</li></ul></li><li>Updated IOAIU QoS uArch</li><li>Concerto Mux Data Protection debug and some rewrite.<ul><li>DP Last signal must be protected in the per beat data protection and not in NDP</li></ul></li><li>CONC-8240 - IOAIU - Added in ACE CR Stall Events</li><li>CONC-8262 - DII - Made PMON Address Event Oneshot instead of level.</li><li>CONC-8273 - IOAIU - Assert issues with new CSR Access Parameter</li><li>CONC-8282 - IOAIU - Debug Simulation Glitch which caused bad event reporting in TB</li><li>CONC-8258 - DII - XPROP Issues inside the skid buffer in the DII</li><li>AN-1098 - Sync up with performance about Starvation Behavior</li></ul><p><time datetime="2021-09-06" class="date-past">06 Sep 2021</time> </p><ul><li>IOAIU Synthesis<ul><li>Started Investigations</li><li>Created fixes for hypothetical pipe we could put in</li></ul></li><li>IOAIU QoS<ul><li>Finished integrating Age Arbiter into IOAIU</li><li>Looks good so far in terms of timing.</li></ul></li><li>DII Synthesis<ul><li>Put in two fixes to help the top paths.</li></ul></li><li>Helped Junie with paths showing Transaction Entries and Credits inside the DII, IOAIU, and DCE</li><li>CONC-8197 - IOAIU - Added ACE Native Layer PMON Events</li><li>CONC-8240 - IOAIU - Added ACE Native Layer PMON Events</li><li>CONC-8170 - DII - Made a fix to the RTT Pmon Count</li><li>CONC-8159 - DII - Reviewed a wave with CM Status merging</li><li>CONC-8178 - IOAIU and DII - Made connections from PMON  counter events to the IRQ c signal.</li><li>CONC-8176 - IOAIU - Fixed IOAIU Cache Hit Events</li></ul><p><time datetime="2021-09-29" class="date-past">29 Sep 2021</time> </p><ul><li>IOAIU QoS<ul><li>Worked on Implementing Age Arbiter in IOAIU</li></ul></li><li>DII CMStatus<ul><li>Debugged waves from DV concerning how the DII merges AXI Responses and Drives CMStatus</li></ul></li><li>Helped Debug IOAIU Error JIRAs with Kjeld</li><li>CONC-8176 - IOAIU - Cache Perfmon Hit/Miss/Stall Fixes</li><li>CONC-8183 - IOAIU - Cache Perfmon Hit/Miss/Stall Fixes</li></ul><p><time datetime="2021-09-22" class="date-past">22 Sep 2021</time> </p><ul><li>IOAIU QoS<ul><li>Implemented 5/6 QoS modifications for NCore 3.2</li><li>Started on last modification</li></ul></li><li>Integrated Divide by 16 counter in DII and IOAIU.</li><li>Implemented new CSR Access rules for IOAIU and updated uArch. </li><li>Implemented Concerto Mux added data protection. Need DV/Mastro sync before checking in.<ul><li>It is Spyglass clean</li></ul></li><li>Pmon Bug Fix to separate out RTT and WTT counters verses singular counter. </li><li>Debugged DII CMStatus Errors from DV. </li><li>CONC-8025 - PMON Stall event fixes inside the DII and IOAIU</li><li>CONC-8013 - IOAIU - Illegal Txns to the DII.</li><li>CONC-8064 - IOAIU - Illegal Txns to the DII.</li><li>CONC-8106 - IOAIU - Allow normal memory accesses to DII in all cases.</li><li>Patent - Got initial framework of the patent working. Now have to translate the learned Q-Table to Hardware. </li></ul><p><time datetime="2021-09-15" class="date-past">15 Sep 2021</time> </p><ul><li>uArch Updates<ul><li>DCE Sharer Promotion</li><li>Added NC Behavior in IOAIU with Proxy Cace</li></ul></li><li>IOAIU QoS<ul><li>Had a couple meetings with performance to describe IOAIU QoS behavior,</li><li>Reviewed QoS spec and spec'd out what had to be updated in IOAIU</li></ul></li><li>Reviewed DII Error uArch</li><li>Implemented rest of DII Perfmon Functionality</li><li>Started Sync Up with Software/DV in how to handle larger CSR space for Multi-Port IOAIU</li><li>AN-1070 - IOAIU - R/W Performance Debug</li><li>CONC-8006 - IOAIU - Illegal OP not giving error in IOAIU</li><li>CONC-8053 - IOAIU/DII - Perfmon Register fixes.</li><li>CONC-8072 - IOAIU - Correctible Error Counter fix.</li></ul><p><br/></p><p><time datetime="2021-09-08" class="date-past">08 Sep 2021</time> </p><ul><li>IOAIU QoS Implementation Exploration</li><li>IOAIU Perfmon Integration Feature Complete</li><li>DII Perfmon Initial Integration </li><li>CONC-7996 - IOAIU - Snoop Trace Signaling Spyglass Errors</li><li>CONC-8032 - IOAIU - Snoop Trace Signaling Spyglass Errors</li><li>CONC-8007 - IOAIU - Trace Trigger Bug related to modified Cache values in OTT</li><li>CONC-7997 - IOAIU - Trace Trigger Bug related to timing of Address Lookup.</li><li>CONC-8031 - IOAIU - Trace Bit Debug</li><li>CONC-8006 - IOAIU - Debug Error Condition in IOAIU</li></ul></div><p><br/></p><div><div><div><p><time datetime="2021-09-01" class="date-past">01 Sep 2021</time> </p><ul><li>Reviewed ATUI parameters for the APB Network.</li><li>Held review of the IOAIU Multi-Native Interface feature. Made changes to uArch.</li><li>Debugged performance drop seen in latest RTL suspected to be ordering changes.<ul><li>My best hypothesis was that it is because there was a larger OTT causing transactions to get significantly OOO</li><li>Rerunning with smaller OTT got same bandwidth as before.</li></ul></li><li>Made Trace Trigger fixes to account for P0 pipe in IOAIU that is optional.</li><li>Meeting about Quick Start Guide for TACHL. Made edits stemming from the meeting.</li><li>Reviewed DVM Transactions in IOAIU for Junie</li><li>Reviewed IOAIU QoS for Boon</li><li>CONC-7872 - FSYS - Debug Illegal CHI stimulus to the DII CSR</li><li>CONC-7977 - FSYS - Illegal Route (Incorrect Target ID seen at IOAIU)</li><li>CONC-7926 - IOAIU - Duplicate Unit issue with connections to System Event Bus</li><li>CONC-7919 - IOAIU - Made Trace Trigger changes to correct OPCODE connections</li><li>CONC-7768, CONC-7963 - IOAIU - Implemented AC,CR Trace Signaling for ACE</li><li>CONC-7971 - IOAIU - Trace Trigger Bug</li><li>CONC-7955 - IOAIU - Trace Trigger Bug</li></ul><p><time datetime="2021-08-25" class="date-past">25 Aug 2021</time> </p><ul><li>Created and had an initial review of the uArch for the Multi-Port IOAIU</li><li>Reviewed differences in master and NCore3 Library repos.</li><li>Created list of some initial TACHL/Methodology guidelines new people can follow.</li><li>Put in Target ID Mismatch error handling for new message types in IOAIU. </li><li>Had meeting discussing possible new ordering mode for PCIe inside IOAIU. </li><li>DII Spyglass lint issues.</li><li>CONC-7894 - IOAIU - Was a bench issue when checking for ordering of specific ACE commands. </li><li>CONC-7896 - IOAIU - Need to pass MIG to the trigger block for DMI hits.</li><li>CONC-7923 - IOAIU - Trigger issue with the USER signal if it didnt exist. </li><li>CONC-7886 - IOAIU - Debugged why the IOAIU was still busy at the end of test.</li></ul><p><time datetime="2021-08-18" class="date-past">18 Aug 2021</time> </p><ul><li>IOAIU/DII : Trace Logic Spyglass Fixes</li><li>IOAIU - Added CCP Address protection enable.</li><li>IOAIU - Added Signaling for PMON Events</li><li>System Architecture - Reviewed Power Section</li><li>IOAIU - Answered QoS questions for Junie about the IOAIU.</li><li>CONC-7677 - IOAIU - Ordering issue in IOAIU<ul><li>Debugged and discussed solutions with Kjield</li><li>Implemented a fix</li></ul></li><li>CONC-7818 - IOAIU - CSR fixes for the Trace capture configuration.</li><li>CONC-7678 - IOAIU - Duplicate issue of 7677</li><li>CONC-7858 - IOAIU - Changes reserved configurations to automatically send EO ordering. </li></ul><p><time datetime="2021-08-11" class="date-past">11 Aug 2021</time> </p><ul><li>IOAIU - Added Address Protection on Memories</li><li>DII - Synthesis fix reducing flop2flop logic levels.</li><li>Started TACHL Quick Start User Guide to give a starting spot for someone to learning how to design in TACHL.</li><li>Reviewed parameter documentation from Junie.</li><li>Connected up busy bit for Trace Capture.</li><li>CONC-7678 - IOAIU - Initial issue dealt with randomly driven CMStatus field. </li><li>CONC-7787 - IOAIU - Trace signal debug and sync up with DV.</li><li>CONC-7813 - IOAIU - Trace signal debug and sync up with DV.</li><li>CONC-7744 - DII - Assertion to check for RO Write to RO Read hits in skidbuffer.</li><li>CONC-7826 - IOAIU - Assertion fix.</li><li>CONC-7834 - IOAIU - Trace connection fix.</li><li>CONC-7844 - IOAIU - Moved to Darshan - Trace Trigger behavior not in sync with what's expected. </li></ul><p><time datetime="2021-08-04" class="date-past">04 Aug 2021</time> </p><ul><li>PTO Most of the week.</li><li>Reviewed DII Error Testplan Updates</li><li>CONC-7678 - IOAIU - Continued debugging of ordering error.</li><li>CONC-7782 - IOAIU - Debugged TM bit mismatch in testbench.</li><li>CONC-7787 - IOAIU - Question about Native Layer Trace signals and how they relate to our trace trigger. - Moved to Khaleel</li><li>CONC-7744 - DII - Question about address collision ordering inside the skidbuffer - Moved to Khaleel</li><li>CONC-7802 - DII - Fix how the error registers are driven with the funitid. </li></ul><p><time datetime="2021-07-28" class="date-past">28 Jul 2021</time> </p><ul><li>CONC-7740 - Synthesis flow debug</li><li>CONC-7742 - IOAIU : Performance debug for larger split transactions.</li><li>Trace Integration - Added TM bit to messages inside the IOAIU and DII. Additional integration needed for new message type into IOAIU/DII</li><li>DII Synthesis - Refactored how the DII assigned AXI ID and created dependency chains. Synth runs in my space say a reduction of LOL from 40s to 20s</li><li>CONC-7756 - IOAIU : Debug latency seen with CMDRsp releasing credits and command dependencies. </li><li>CONC-7761 - IOAIU : Spyglass bug when ACE Lite Trace signaling was enabled at the top level. </li></ul><p><br/></p><p><time datetime="2021-07-21" class="date-past">21 Jul 2021</time> </p><ul style="list-style-type: square;"><li>IOAIU : Looked into what conditions blocked transactions to the DII</li><li>IOAIU : Ordering modification that allowed STRReqs to clear dependencies to Device Targets</li><li>IOAIU : Debugged ordering JIRA with Kjeld. Incoming transaction had less restrictive ordering compared to an earlier multi-line transaction.</li><li>IOAIU : CONC-7731 : Looked into spec about why IOAIU modifies certain transactions.</li><li>IOAIU : Trace Trigger Integration</li><li>IOAIU : General Performance Investigations</li><li>IOAIU : AN-1020 : Parameter was being miscalculated. Missing ()</li><li>DII : Trace Capture Integration</li></ul><p><time datetime="2021-07-14" class="date-past">14 Jul 2021</time> </p><ul><li>DII Timing Improvements</li><ul><li>Dependency Checking Paths</li><li>RTT Lookup Paths</li></ul><li>DII Trace Capture Integration </li><li>IOAIU Read Performance Debugging</li><li>IOAIU Strict Ordering Debug</li><li>IOAIU Trace Capture Integration</li><li>CONC-7708 - DII didnt drop dtw properly in UCE case. </li><li>CONC-7707 - IOAIU Read Performance Bug</li></ul><h2 id="EricTaylor-09/20/2019">09/20/2019</h2><ul><li>DII User Signal Fix.</li><li>Updated Fault Checker so it can be implemented w/o Unit Duplication</li><li>CMUX Lint Fixes</li><li>Synthesis Knowledge Transfer</li><li>DII Resiliency Verilator Fixes</li></ul><h2 id="EricTaylor-09/06/2019">09/06/2019</h2><ul><li>Updated Clock Gate</li><li>Update CSR Offsets</li></ul><h2 id="EricTaylor-08/23/2019">08/23/2019</h2><ul><li>DII uArch Review</li><li>DII uArch Updates from Review</li><li>General Spyglass Cleanup of Generated Maestro RTL</li><li>CONC-5471 - <span style="color: inherit;">Maestro Generated RTL : Compile Warnings</span></li><li>CONC-5474 - Maestro Generated RTL : NCRsp has type == 0</li><li>NS Bit added for Address Comparison</li><li>Added Clock Gate </li></ul><h2 id="EricTaylor-08/23/2019.1">08/23/2019</h2><ul><li>Dii uArch</li><ul><li>CONC-4441</li><li>CONC-5031</li><li>CONC-5403</li><li>Responded to Review Comments</li></ul><li>CONC 5460 - JIRA Cleanup</li><li><span>CONC-5455 - Q Channel Question</span></li></ul><h2 id="EricTaylor-08/16/2019">08/16/2019</h2><div><div> - Reviewed IOAIU uArch</div><div> - Reviewed DMI uArch</div><div> - CONC-5450 - AxCache Behaviour</div><div> - CONC-5452/5459 - DWID</div></div><h2 id="EricTaylor-08/09/2019">08/09/2019</h2><p><strong>NCore</strong>:</p><div>   - Power uArch Document</div><p><strong>DII</strong>:</p><div>   - <span class="inline-comment-marker" data-ref="8f6ac114-2557-46e6-aa2a-e43a7257376d">CONC-5445</span>   </div><div>   - uArch Cleanup and Flow Diagrams</div><h2 id="EricTaylor-08/02/2019">08/02/2019</h2><ul><li>CONC-5405 – AXI Translation LSB</li><li>CONC-5402 – uArch Updates for Address, Len, Size, and Data Translation</li><li>DII Timing Cleanup</li><li>Opened CONC-5420</li><li>uArch Updates<ul><li>Updated Write Transaction Flow</li><li>Took Out Param and CHI References</li><li>Moved Param Descriptions to CPR</li></ul></li><li>DII Maestro Compile Cleanup</li><li>Fixed how DII handles Bufferable Transactions<ul><li>Reopened CONC-4441</li><li>Opened Improvement Tkt CONC-5432</li></ul></li><li>Created top level Resiliency Document</li></ul><h2 id="EricTaylor-07/26/2019">07/26/2019</h2><p>DII</p><ul><li><span style="color: black;">CONC-5382 - Dbad propagation Fixes</span></li><li><span style="color: black;">CONC-5406 - Chi Translation from Wrap To Incr</span></li><li><span style="color: black;">CONC-5407 - Rd AXI Narrows</span></li><li><span style="color: black;">CONC-5401-  AxSize Fixes</span></li><li><span style="color: black;">CONC-5402 - AxLen FIxes </span></li><li><span style="color: black;">CONC-5405 - LSBs Randomized</span></li><li><span style="color: black;">CONC-5404 - Added Address Stimulus</span></li></ul><p><span style="color: black;">Data Shifter</span></p><ul><li><span style="color: black;">  Refactored Data Shifter to be maintainable. (Used inside DII)</span></li></ul><h2 id="EricTaylor-07/19/2019">07/19/2019</h2><ul><li> Made 32bit DII with Shim Inside<br/>  - Rd/Wr Passing Regression</li><li>CONC-5382 - Read Data Errors</li><li>Implemented Shift Left Logic For Write Data Logic</li><li>Implemented +1 beat logic if an INCR Shifts left into the next beat.<span style="color: black;"><br/></span></li><li>Working on bring up of CHI WRAP to INCR Transformations</li><li>Currently, Reads are up and running for all configs</li><li>Currently, Writes are seen to be working on the RTL side. DV is being sync'd up. (Can still be a RTL issue)</li></ul><h2 id="EricTaylor-07/3/2019">07/3/2019</h2><ul><li><span style="color: black;"> CONC-5300 - User Width Mismatch - DV Issue</span></li><li><span style="color: black;"> CONC 5340 - WRSTRB Beyond Length -&gt; Inprogress -&gt; on DV</span></li><li><span style="color: black;"> CONC 5348 - 256b Width -&gt; Inprogress <span class="legacy-color-text-default">-&gt; </span>on DV</span></li><li><span style="color: black;"> Made DII single slide summary.</span></li><li><span style="color: black;"> Maestro Compilation - With Manual JSON fixes its Verilator Clean -&gt; Working on Spyglass</span><ul><li><span style="color: black;"> Opened MAES-178</span></li></ul></li><li><span style="color: black;"> General Spyglass Fixes</span></li></ul><h2 id="EricTaylor-06/21/2019">06/21/2019</h2><p>DII:</p><ul><li>Made Timing Fixes (from .099 to .088 for SS)</li><li>Filed MAES-158</li><li>Updated uArch with AxSize/Len Derivations</li><li>CONC-5183 – Missing Aux Bits in a couple of CPRs</li><li>Ran DII Tests for Coverage</li></ul><h2 id="EricTaylor-06/14/2019">06/14/2019</h2><p>DII:</p><ul><li>Completed 0.9 version of uArch for review.</li><li>Attempted some timing fixes.</li></ul><h2 id="EricTaylor-06/7/2019">06/7/2019</h2></div><p>Generic Interface</p><ul><li>Made TACHL CPR</li></ul><p>DII:</p><ul><li>CONC 5209 -&gt; Ordering Bug</li><li>CONC 5191 -&gt; Write Strobe Rotation </li><li>WO Bug where the DII was ordering all Writes</li><li>Continued updating DII uArch focusing on ordering descriptions</li></ul><h2 id="EricTaylor-05/30/2019">05/30/2019</h2></div><ul><li>CONC-5179 - Protected last</li><li>CONC-5180 - dp_user had incorrect order</li><li>CONC-5183 - dp_user width mismatches</li><li>CONC-5184 - Related to 5179</li><li>Went through regression and opened some JIRAs - 5191,5190,5189</li><li>Started going through Maestro flow and opened some JIRAs - MAES 113,114,115</li><li>Switched over Xilinx config to single ported buffer</li></ul><h2 id="EricTaylor-05/24/2019">05/24/2019</h2><ul style="list-style-type: square;"><li>Checked in DII Register Changes</li><li>32bit is now buildable.</li><li>DII UArch Updates</li></ul><p class="x_MsoListParagraph"><br/></p><div><h2 id="EricTaylor-05/17/2019">05/17/2019</h2><ul><li>CONC-5128: Flushed out CMO Bugs. Handle 2 CMOs at once to single cacheline.<ul><li class="x_MsoListParagraph">The second CMO will headline block commands until the first CMO completes. This will only happen on CMO cacheline matches which should be rare. </li></ul></li><li class="x_MsoListParagraph">Fixed errCSR CPR File<ul><li class="x_MsoListParagraph">Made all fields in xCESAR have same characteristics.</li></ul></li><li class="x_MsoListParagraph">Flushed out bugs from register changes. Put in new Address map.<ul><li class="x_MsoListParagraph">Waiting in DV. Opened up JIRAs. Did check in CPR and errCSR for use by DV</li></ul></li><li class="x_MsoListParagraph">Cleaned Xilinx Config</li><li class="x_MsoListParagraph">A timing fix breaking a long path in CMO logic. </li></ul></div><h2 id="EricTaylor-05/10/2019">05/10/2019</h2></div><ul><li> Cleaned timing path</li><li> Register modifications:<ul><li>Moved Addresses to conform with new Specification</li><li>Changes registers to return true</li><li>Made Correctible registers excludable</li><li>Made memory error related controls excludable. </li><li> Created new definition of UEDR for the DII</li></ul></li></ul><h2 id="EricTaylor-05/03/2019">05/03/2019</h2><ul><li>DII :Another timing fix that broke up a path that connected memory data to memory address.</li><li>DII: Fixed an correctable error counter bug.</li><li>DII: Cleaned up some of the Resiliency regression.</li><li>DII: Parameter fixes to enable software.</li></ul><h2 id="EricTaylor-04/26/2019">04/26/2019</h2><ul><li>Spyglass and tACHL Warning Clean up</li><li>Made timing fix for memory path. The top failing path was from memory through ECC into DII<ul><li>Change added a additional cycle if the data needs to be corrected.</li><li>Just passed regression. Still need to confirm fix through synthesis and check in.</li></ul></li><li><div>CMUX:  Removed target_id and m_prot from message protection.</div></li></ul>