do test.do
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:06:20 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# ** Error: ramInterface.v(1): Cannot open `include file "ramWrapper.v".
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:06:21 on Nov 16,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:06:44 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(21): near "==": syntax error, unexpected ==.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(22): near "?": syntax error, unexpected '?'.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(42): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:06:44 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:07:41 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(23): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(42): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:07:41 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:20:17 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(23): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(42): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:20:20 on Nov 16,2016, Elapsed time: 0:00:03
# Errors: 8, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:20:41 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(23): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(42): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:20:41 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
pwd
# C:/Users/Hongyu/Desktop/SNAKE2
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:21:04 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(23): near "end": syntax error, unexpected end.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(42): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:21:04 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:21:43 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(27): near "always": syntax error, unexpected always.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(44): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(47): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(48): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:21:43 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:22:26 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(27): near "always": syntax error, unexpected always.
# 
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(41): near "end": syntax error, unexpected end.
# 
# ** Error: ** while parsing file included at ramInterface.v(1)
# ** at control.v(45): (vlog-13205) Syntax error found in the scope following 'plot'. Is there a missing '::'?
# 
# End time: 16:22:27 on Nov 16,2016, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:22:42 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(49): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(50): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:22:42 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:22:57 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at ramInterface.v(1)
# ** at control.v(46): near "else": syntax error, unexpected else.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(49): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: (vlog-13025) ** while parsing file included at ramInterface.v(1)
# ** at control.v(50): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(17): (vlog-2730) Undefined variable: 'reset_n'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(18): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(19): (vlog-2730) Undefined variable: 'y'.
# 
# ** Error: ** while parsing file included at ramInterface.v(2)
# ** at datapath.v(32): (vlog-2730) Undefined variable: 'dir'.
# 
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# End time: 16:22:57 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test.do line 5
# C:/altera/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ramInterface.v"
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:24:04 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:24:04 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver ramInterface 
# Start time: 16:24:05 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:25:08 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:25:08 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver ramInterface 
# Start time: 16:25:12 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:25:56 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:25:56 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver ramInterface 
# Start time: 16:25:58 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:26:22 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:26:23 on Nov 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:26:24 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:27:34 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:27:34 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:27:36 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:30:12 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:30:13 on Nov 16,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:30:15 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:30:46 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:30:46 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:30:48 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:03 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:33:03 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:33:06 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:34:19 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:34:19 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:34:22 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
do test.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:35:22 on Nov 16,2016
# vlog -reportprogress 300 -timescale 1ns/1ns ramInterface.v 
# -- Compiling module control
# -- Compiling module datapath
# -- Compiling module ramInterface
# -- Compiling module dirControl
# -- Compiling module rate_divider
# 
# Top level modules:
# 	ramInterface
# End time: 16:35:22 on Nov 16,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramInterface 
# Start time: 16:35:24 on Nov 16,2016
# Loading work.ramInterface
# Loading work.dirControl
# Loading work.rate_divider
# Loading work.control
# Loading work.datapath
# WARNING: No extended dataflow license exists
# End time: 16:41:56 on Nov 16,2016, Elapsed time: 0:06:32
# Errors: 0, Warnings: 1
