INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdderTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdderTB
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdderTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdderTB
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdderTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdderTB
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdderTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdderTB
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:23]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:24]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:26]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:12]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:23]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:24]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:26]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:12]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:23]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:24]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:26]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:12]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:23]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:24]
ERROR: [VRFC 10-91] width is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:26]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd:12]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Logic_B_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Logic_B_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
ERROR: [VRFC 10-91] std_logic_vetor is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:41]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:40]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
ERROR: [VRFC 10-91] std_logic_vetor is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:41]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:40]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
ERROR: [VRFC 10-91] std_logic_vetor is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:41]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:40]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
ERROR: [VRFC 10-91] std_logic_vetor is not declared [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:41]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd:40]
INFO: [VRFC 10-240] VHDL file /zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Arithmetic_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/LogicCircuit_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/LogicCircuit_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/LogicCircuit_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/LogicCircuit_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/ALU_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Arithmetic_Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Arithmetic_Circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Logic_B_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_B_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/ALU_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FullAdder8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/ALU_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FunctionUnit_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux2TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux2TO1_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2TO1_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FunctionUnit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/ALU_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/LogicCircuit_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicCircuit_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FunctionUnit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FunctionUnit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux3TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux3TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux3TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/FunctionUnit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Mux4TO1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4TO1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sim_1/new/Shifter_8Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_8Bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/FunctionUnit_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FunctionUnit_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "/zhome/31/7/156274/4semester/62711 PWA/62711 PWA.srcs/sources_1/new/Shifter_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter_1Bit
