Timing Analyzer report for r4_counter
Thu Nov 05 21:38:12 2020
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.259 ns                                       ; jk   ; q3_s ;            ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.605 ns                                       ; q3_s ; q3   ; clk        ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.474 ns                                      ; jk   ; q0_s ;            ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q2_s ; q3_s ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                               ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q2_s ; q3_s ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q1_s ; q2_s ; clk        ; clk      ; None                        ; None                      ; 1.980 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q1_s ; q3_s ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q0_s ; q3_s ; clk        ; clk      ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q0_s ; q2_s ; clk        ; clk      ; None                        ; None                      ; 1.688 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q0_s ; q1_s ; clk        ; clk      ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q0_s ; q0_s ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q1_s ; q1_s ; clk        ; clk      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q3_s ; q3_s ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; q2_s ; q2_s ; clk        ; clk      ; None                        ; None                      ; 0.603 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; 3.259 ns   ; jk   ; q3_s ; clk      ;
; N/A   ; None         ; 3.255 ns   ; jk   ; q2_s ; clk      ;
; N/A   ; None         ; 3.112 ns   ; jk   ; q1_s ; clk      ;
; N/A   ; None         ; 2.584 ns   ; jk   ; q0_s ; clk      ;
+-------+--------------+------------+------+------+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 6.605 ns   ; q3_s ; q3 ; clk        ;
; N/A   ; None         ; 6.603 ns   ; q0_s ; q0 ; clk        ;
; N/A   ; None         ; 6.353 ns   ; q1_s ; q1 ; clk        ;
; N/A   ; None         ; 6.351 ns   ; q2_s ; q2 ; clk        ;
+-------+--------------+------------+------+----+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; -2.474 ns ; jk   ; q0_s ; clk      ;
; N/A           ; None        ; -3.002 ns ; jk   ; q1_s ; clk      ;
; N/A           ; None        ; -3.145 ns ; jk   ; q2_s ; clk      ;
; N/A           ; None        ; -3.149 ns ; jk   ; q3_s ; clk      ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Thu Nov 05 21:38:10 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off r4_counter -c r4_counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 422.12 MHz between source register "q2_s" and destination register "q3_s"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.989 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y29_N2; Fanout = 3; REG Node = 'q2_s'
            Info: 2: + IC(0.533 ns) + CELL(0.280 ns) = 0.813 ns; Loc. = LC_X2_Y29_N4; Fanout = 1; COMB Node = 'q3_s~0'
            Info: 3: + IC(0.471 ns) + CELL(0.705 ns) = 1.989 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
            Info: Total cell delay = 0.985 ns ( 49.52 % )
            Info: Total interconnect delay = 1.004 ns ( 50.48 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
                Info: Total cell delay = 1.267 ns ( 44.42 % )
                Info: Total interconnect delay = 1.585 ns ( 55.58 % )
            Info: - Longest clock path from clock "clk" to source register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X1_Y29_N2; Fanout = 3; REG Node = 'q2_s'
                Info: Total cell delay = 1.267 ns ( 44.42 % )
                Info: Total interconnect delay = 1.585 ns ( 55.58 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "q3_s" (data pin = "jk", clock pin = "clk") is 3.259 ns
    Info: + Longest pin to register delay is 6.101 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_E22; Fanout = 4; PIN Node = 'jk'
        Info: 2: + IC(3.508 ns) + CELL(0.183 ns) = 4.925 ns; Loc. = LC_X2_Y29_N4; Fanout = 1; COMB Node = 'q3_s~0'
        Info: 3: + IC(0.471 ns) + CELL(0.705 ns) = 6.101 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
        Info: Total cell delay = 2.122 ns ( 34.78 % )
        Info: Total interconnect delay = 3.979 ns ( 65.22 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
        Info: Total cell delay = 1.267 ns ( 44.42 % )
        Info: Total interconnect delay = 1.585 ns ( 55.58 % )
Info: tco from clock "clk" to destination pin "q3" through register "q3_s" is 6.605 ns
    Info: + Longest clock path from clock "clk" to source register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
        Info: Total cell delay = 1.267 ns ( 44.42 % )
        Info: Total interconnect delay = 1.585 ns ( 55.58 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y29_N2; Fanout = 2; REG Node = 'q3_s'
        Info: 2: + IC(1.193 ns) + CELL(2.404 ns) = 3.597 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'q3'
        Info: Total cell delay = 2.404 ns ( 66.83 % )
        Info: Total interconnect delay = 1.193 ns ( 33.17 % )
Info: th for register "q0_s" (data pin = "jk", clock pin = "clk") is -2.474 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.585 ns) + CELL(0.542 ns) = 2.852 ns; Loc. = LC_X2_Y29_N8; Fanout = 5; REG Node = 'q0_s'
        Info: Total cell delay = 1.267 ns ( 44.42 % )
        Info: Total interconnect delay = 1.585 ns ( 55.58 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 5.426 ns
        Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_E22; Fanout = 4; PIN Node = 'jk'
        Info: 2: + IC(3.487 ns) + CELL(0.705 ns) = 5.426 ns; Loc. = LC_X2_Y29_N8; Fanout = 5; REG Node = 'q0_s'
        Info: Total cell delay = 1.939 ns ( 35.74 % )
        Info: Total interconnect delay = 3.487 ns ( 64.26 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Nov 05 21:38:12 2020
    Info: Elapsed time: 00:00:03


