<stg><name>exp<16, 8></name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:1  %x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %loc_V = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:3  %tmp = trunc i16 %x_V_read to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ifconv:4  %loc_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:5  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %not_s = xor i1 %tmp_14, %tmp_13

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:8  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %not_1 = xor i1 %tmp_15, %tmp_13

]]></Node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:10  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %not_2 = xor i1 %tmp_16, %tmp_13

]]></Node>
<StgValue><ssdm name="not_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %not_3 = xor i1 %tmp_17, %tmp_13

]]></Node>
<StgValue><ssdm name="not_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:14  %tmp_s = icmp eq i4 %loc_V, 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:15  %tmp_2 = icmp ugt i11 %loc_V_1, -768

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond = and i1 %tmp_s, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %loc_V_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %x_V_read, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="16">
<![CDATA[
_ifconv:22  %tmp_18 = trunc i16 %x_V_read to i2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ifconv:23  %loc_V_3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_18, i3 0)

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:24  %tmp_3 = zext i5 %loc_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %f_x_lsb_table_addr = getelementptr [32 x i11]* @f_x_lsb_table, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="f_x_lsb_table_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:26  %f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:28  %tmp_4 = zext i5 %loc_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="5">
<![CDATA[
_ifconv:30  %p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %tmp2 = or i1 %not_s, %not_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %tmp4 = or i1 %not_3, %or_cond

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp3 = or i1 %tmp4, %not_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %sel_tmp = or i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:26  %f_x_lsb_V = load i11* %f_x_lsb_table_addr, align 2

]]></Node>
<StgValue><ssdm name="f_x_lsb_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="5">
<![CDATA[
_ifconv:30  %p_Val2_8 = load i25* %exp_x_msb_2_m_1_tabl_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_ifconv:20  %p_Result_s_25 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_13, i4 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_s_25"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="5" op_3_bw="11">
<![CDATA[
_ifconv:27  %p_Result_1 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11(i2 %tmp_18, i5 0, i11 %f_x_lsb_V)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="43" op_0_bw="25">
<![CDATA[
_ifconv:31  %OP1_V = zext i25 %p_Val2_8 to i43

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="43" op_0_bw="18">
<![CDATA[
_ifconv:32  %OP2_V = zext i18 %p_Result_1 to i43

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv:33  %r_V_3 = mul i43 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34  %p_Val2_4 = call i19 @_ssdm_op_PartSelect.i19.i43.i32.i32(i43 %r_V_3, i32 24, i32 42)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:41  %tmp_7 = zext i5 %p_Result_s_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:42  %exp_x_msb_1_table_ad = getelementptr [32 x i25]* @exp_x_msb_1_table, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="exp_x_msb_1_table_ad"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="5">
<![CDATA[
_ifconv:43  %p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:35  %tmp_6 = zext i19 %p_Val2_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="2" op_2_bw="5" op_3_bw="11" op_4_bw="1">
<![CDATA[
_ifconv:36  %tmp_8 = call i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1(i2 %tmp_18, i5 0, i11 %f_x_lsb_V, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:37  %tmp_8_cast = zext i19 %tmp_8 to i20

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:38  %p_Val2_6 = add i20 %tmp_8_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="20">
<![CDATA[
_ifconv:39  %tmp_9 = zext i20 %p_Val2_6 to i25

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:40  %p_Val2_s = add i25 %p_Val2_8, %tmp_9

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="5">
<![CDATA[
_ifconv:43  %p_Val2_10 = load i25* %exp_x_msb_1_table_ad, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="50" op_0_bw="25">
<![CDATA[
_ifconv:44  %OP1_V_1 = zext i25 %p_Val2_10 to i50

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="50" op_0_bw="25">
<![CDATA[
_ifconv:45  %OP2_V_1 = zext i25 %p_Val2_s to i50

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ifconv:46  %r_V_4 = mul i50 %OP1_V_1, %OP2_V_1

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_1 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_4, i32 25, i32 49)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %not_Result_s = xor i1 %tmp_13, true

]]></Node>
<StgValue><ssdm name="not_Result_s"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:18  %p_cast = select i1 %not_Result_s, i22 -1, i22 0

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:48  %p_Val2_2 = add i25 %p_Val2_10, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="sel_tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49  %y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %p_Val2_2, i32 3, i32 24)

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:54  %p_Val2_3 = select i1 %sel_tmp, i22 %p_cast, i22 %y_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:55  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:56  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
_ifconv:58  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_3, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp5 = or i1 %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %tmp6 = or i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp_5 = or i1 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %p_Val2_3, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:63  %r_V = select i1 %tmp_5, i16 32767, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16">
<![CDATA[
_ifconv:64  ret i16 %r_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
