/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [7:0] _03_;
  wire [14:0] _04_;
  reg [13:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_19z[1] & celloutsig_0_35z[3]);
  assign celloutsig_0_17z = !(celloutsig_0_12z[6] ? celloutsig_0_1z[17] : celloutsig_0_2z[1]);
  assign celloutsig_1_12z = ~(celloutsig_1_3z[2] | celloutsig_1_0z);
  assign celloutsig_0_24z = _01_ | ~(celloutsig_0_2z[1]);
  assign celloutsig_1_11z = celloutsig_1_9z | celloutsig_1_8z;
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_7z[11];
  assign celloutsig_0_8z = ~(in_data[55] ^ celloutsig_0_4z);
  assign celloutsig_1_6z = { in_data[145:143], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z } + { _02_[5], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_7z[10:9], celloutsig_0_13z, celloutsig_0_16z, _03_[3], _01_, _00_, celloutsig_0_16z } + { celloutsig_0_7z[5:0], celloutsig_0_17z, celloutsig_0_16z };
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _15_ <= 3'h0;
    else _15_ <= in_data[8:6];
  assign { _03_[3], _01_, _00_ } = _15_;
  reg [14:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 15'h0000;
    else _16_ <= in_data[114:100];
  assign { _04_[14:8], _02_[5], _04_[6:0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 14'h0000;
    else _05_ <= { celloutsig_0_1z[16:4], celloutsig_0_15z };
  assign celloutsig_1_3z = in_data[167:164] & in_data[143:140];
  assign celloutsig_0_21z = { celloutsig_0_20z[7], celloutsig_0_19z } / { 1'h1, celloutsig_0_19z[8:1], in_data[0] };
  assign celloutsig_0_37z = { celloutsig_0_1z[15:11], celloutsig_0_31z } < celloutsig_0_7z[13:1];
  assign celloutsig_1_9z = { in_data[175:130], celloutsig_1_7z, celloutsig_1_10z } < { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, _04_[14:8], _02_[5], _04_[6:0], _04_[14:8], _02_[5], _04_[6:0], celloutsig_1_3z };
  assign celloutsig_1_15z = { _04_[6:3], celloutsig_1_10z, celloutsig_1_3z } < { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_17z = { in_data[135:132], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_3z } < { _04_[9:8], _02_[5], _04_[6:2], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_1z[9:4], _03_[3], _01_, _00_ } < { in_data[95:89], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:2], celloutsig_0_4z, celloutsig_0_4z } < { celloutsig_0_0z[2:0], celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[25:23], celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[3:1] };
  assign celloutsig_0_28z = { celloutsig_0_7z[11], celloutsig_0_15z, _03_[3], _01_, _00_, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z } % { 1'h1, _05_[5:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_0_35z = ~ { celloutsig_0_28z[0], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_14z = ~ { celloutsig_1_13z[6:3], celloutsig_1_8z };
  assign celloutsig_0_7z = celloutsig_0_1z[20:6] | { in_data[16:13], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_7z[14:7], celloutsig_0_16z } | { celloutsig_0_2z, _03_[3], _01_, _00_, _03_[3], _01_, _00_ };
  assign celloutsig_1_2z = _04_[2] & _04_[9];
  assign celloutsig_1_7z = celloutsig_1_3z[2] & celloutsig_1_5z;
  assign celloutsig_0_4z = in_data[17] & celloutsig_0_0z[0];
  assign celloutsig_0_13z = celloutsig_0_6z & in_data[82];
  assign celloutsig_0_25z = celloutsig_0_0z[4] & celloutsig_0_6z;
  assign celloutsig_1_10z = ^ { celloutsig_1_3z[2:1], celloutsig_1_2z };
  assign celloutsig_1_5z = ^ { in_data[136:135], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = ^ { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_5z = ^ { celloutsig_0_1z[6:3], _03_[3], _01_, _00_, celloutsig_0_2z, _03_[3], _01_, _00_, celloutsig_0_4z };
  assign celloutsig_0_11z = ^ { in_data[85:84], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_22z = ^ { celloutsig_0_21z[4:3], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[67:51], celloutsig_0_0z } >> { in_data[80:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z[2:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z } << { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[18:14] >>> in_data[31:27];
  assign celloutsig_1_18z = { celloutsig_1_14z[4:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_17z } >>> { celloutsig_1_13z[5], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[139:137], celloutsig_1_7z } >>> celloutsig_1_18z[10:7];
  assign celloutsig_0_31z = { celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_14z } ~^ { celloutsig_0_21z[2:0], celloutsig_0_11z, celloutsig_0_26z, _03_[3], _01_, _00_ };
  assign celloutsig_0_2z = in_data[63:61] ~^ celloutsig_0_0z[3:1];
  assign celloutsig_1_0z = ~((in_data[124] & in_data[107]) | (in_data[120] & in_data[131]));
  assign celloutsig_1_8z = ~((celloutsig_1_10z & celloutsig_1_5z) | (in_data[101] & celloutsig_1_7z));
  assign celloutsig_0_15z = ~((_00_ & celloutsig_0_10z) | (celloutsig_0_1z[16] & celloutsig_0_7z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_2z[2] & celloutsig_0_4z) | (celloutsig_0_11z & celloutsig_0_4z));
  assign celloutsig_0_23z = ~((in_data[65] & celloutsig_0_13z) | (celloutsig_0_10z & celloutsig_0_22z));
  assign celloutsig_0_26z = ~((celloutsig_0_15z & celloutsig_0_24z) | (celloutsig_0_15z & celloutsig_0_6z));
  assign celloutsig_0_12z[11:5] = ~ { celloutsig_0_1z[20:19], celloutsig_0_0z };
  assign _02_[4:0] = { celloutsig_1_10z, celloutsig_1_3z };
  assign { _03_[7:4], _03_[2:0] } = { celloutsig_0_7z[10:9], celloutsig_0_13z, celloutsig_0_16z, _01_, _00_, celloutsig_0_16z };
  assign _04_[7] = _02_[5];
  assign celloutsig_0_12z[4:0] = celloutsig_0_12z[9:5];
  assign { out_data[140:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
