// Seed: 2937418607
module module_0;
  id_1 :
  assert property (@(id_1) id_1) $unsigned(40);
  ;
  assign id_1 = 1;
  assign module_1.id_4 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_5 = 32'd27
) (
    output tri0 id_0,
    input supply0 id_1,
    input wor _id_2,
    output logic id_3,
    output wor id_4,
    input uwire _id_5,
    input wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12
);
  always id_3 = 1;
  module_0 modCall_1 ();
  wire [id_2  ==  id_5 : -1] id_14;
endmodule
