set_max_delay 4.0 -from port1 -through * -rise_through pin* -fall_through net2 -to clk* -ignore_clock_latency -probe -reset_path
