{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615140898165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615140898165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  7 12:14:58 2021 " "Processing started: Sun Mar  7 12:14:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615140898165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140898165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework3 -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off homework3 -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140898165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1615140898375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behav " "Found design unit 1: clock_divider-behav" {  } { { "clock_divider.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905487 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_light_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop_light_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_light_logic-behav " "Found design unit 1: stop_light_logic-behav" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905487 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_light_logic " "Found entity 1: stop_light_logic" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behav " "Found design unit 1: top_level-behav" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905488 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615140905488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615140905566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:c_d " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:c_d\"" {  } { { "top_level.vhd" "c_d" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615140905611 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp clock_divider.vhd(30) " "VHDL Process Statement warning at clock_divider.vhd(30): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/clock_divider.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905623 "|top_level|clock_divider:c_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_light_logic stop_light_logic:s_l_l " "Elaborating entity \"stop_light_logic\" for hierarchy \"stop_light_logic:s_l_l\"" {  } { { "top_level.vhd" "s_l_l" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615140905624 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset stop_light_logic.vhd(26) " "VHDL Process Statement warning at stop_light_logic.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start stop_light_logic.vhd(29) " "VHDL Process Statement warning at stop_light_logic.vhd(29): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(29) " "VHDL Process Statement warning at stop_light_logic.vhd(29): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(32) " "VHDL Process Statement warning at stop_light_logic.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(35) " "VHDL Process Statement warning at stop_light_logic.vhd(35): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(38) " "VHDL Process Statement warning at stop_light_logic.vhd(38): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(41) " "VHDL Process Statement warning at stop_light_logic.vhd(41): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state stop_light_logic.vhd(44) " "VHDL Process Statement warning at stop_light_logic.vhd(44): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615140905628 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_t stop_light_logic.vhd(51) " "VHDL Process Statement warning at stop_light_logic.vhd(51): inferring latch(es) for signal or variable \"red_t\", which holds its previous value in one or more paths through the process" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yellow_t stop_light_logic.vhd(51) " "VHDL Process Statement warning at stop_light_logic.vhd(51): inferring latch(es) for signal or variable \"yellow_t\", which holds its previous value in one or more paths through the process" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_t stop_light_logic.vhd(51) " "VHDL Process Statement warning at stop_light_logic.vhd(51): inferring latch(es) for signal or variable \"green_t\", which holds its previous value in one or more paths through the process" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_t stop_light_logic.vhd(51) " "Inferred latch for \"green_t\" at stop_light_logic.vhd(51)" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yellow_t stop_light_logic.vhd(51) " "Inferred latch for \"yellow_t\" at stop_light_logic.vhd(51)" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_t stop_light_logic.vhd(51) " "Inferred latch for \"red_t\" at stop_light_logic.vhd(51)" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140905629 "|top_level|stop_light_logic:s_l_l"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "stop_light_logic:s_l_l\|red_t " "LATCH primitive \"stop_light_logic:s_l_l\|red_t\" is permanently disabled" {  } { { "stop_light_logic.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/stop_light_logic.vhd" 51 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1615140905882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red VCC " "Pin \"red\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615140906135 "|top_level|red"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellow GND " "Pin \"yellow\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615140906135 "|top_level|yellow"} { "Warning" "WMLS_MLS_STUCK_PIN" "green GND " "Pin \"green\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615140906135 "|top_level|green"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615140906135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615140906212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615140906212 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615140906234 "|top_level|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615140906234 "|top_level|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "/home/student/asb0034/cpe526/homework3/quartus/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615140906234 "|top_level|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615140906234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615140906234 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615140906234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615140906234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615140906239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  7 12:15:06 2021 " "Processing ended: Sun Mar  7 12:15:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615140906239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615140906239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615140906239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615140906239 ""}
