Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   4085.2
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   4034.2
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   4085.8
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   3639.7
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   3726.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   3132.0
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   3267.4
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   2683.6
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   2842.4
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   2190.6
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   2358.1
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   1546.2
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   1669.8
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   1433.6
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  14, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   1513.9
Intel(R) Memory Latency Checker - v3.10
Command line parameters: --loaded_latency -d0 -o/t -t5 -T -Z -Q 
*** Unable to modify prefetchers (try executing 'modprobe msr')
*** So, enabling random access for latency measurements
Per-thread configuration from /t
Thread id   0, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   1, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   2, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   3, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   4, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   5, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   6, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   7, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   8, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id   9, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  10, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  11, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  12, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  13, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  14, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0
Thread id  15, traffic pattern  W7,  seq access,   400000 KiB buffer, pmem memory, pmem path /mnt/pmem0

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	  0.00	   1391.4
