<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="SystemVerilog Assertions and Functional Coverage" />
<meta name="abstract" content="This lesson provides a step-by-step introduction to functional hardware verification using SystemVerilog assertion and functional coverage capabilities." />
<meta name="description" content="This lesson provides a step-by-step introduction to functional hardware verification using SystemVerilog assertion and functional coverage capabilities." />
<meta name="prodname" content="Questa SIM Tutorial" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_tut" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Tutorial" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id57bc47ee-16a4-4460-8a8e-4610774aa59c" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>SystemVerilog Assertions and Functional Coverage</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="SystemVerilog Assertions and Functional Coverage" />
<meta name="attributes" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id57bc47ee-16a4-4460-8a8e-4610774aa59c">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> SystemVerilog
Assertions and Functional Coverage</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc">This
lesson provides a step-by-step introduction to functional hardware
verification using SystemVerilog assertion and functional coverage capabilities.</span>
</div>
<p class="p">In this lesson you
will:</p>
<ul class="ul"><li class="li" id="id57bc47ee-16a4-4460-8a8e-4610774aa59c__ida7590187-6528-44c1-a3e2-9725817a9e65"><p class="p">simulate
the design with assertion failure tracking disabled in order to
note how long the simulation runs before an error is reached.</p>
</li>
<li class="li" id="id57bc47ee-16a4-4460-8a8e-4610774aa59c__idde3559b3-b1a8-45bd-8683-dce51edc0f01"><p class="p">rerun
the simulation with assertion failure tracking enabled in order
to see how quickly assertion failures can help you locate errors
and speed debugging.</p>
</li>
<li class="li" id="id57bc47ee-16a4-4460-8a8e-4610774aa59c__id5a4ef445-81b2-4507-93c3-aa4b35bf7470"><p class="p">use
cover directives and covergroups to cause test bench reactivity
and enable functional coverage capabilities.</p>
</li>
<li class="li" id="id57bc47ee-16a4-4460-8a8e-4610774aa59c__idfd6b3e96-cbfb-47cd-a807-ec84c2a60165"><p class="p">create a functional
coverage report using the graphic interface.</p>
</li>
</ul>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Contain_DesignFilesLesson_id1805db7a.html" title="This lesson uses an interleaver design with SystemVerilog assert and cover directives and SystemVerilog covergroups to gain a basic understanding of how functional verification information is gathered and displayed in Questa SIM.">Design Files for this Lesson</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningTheSimulationWithoutAssertions_id6a077481.html" title="In order to demonstrate the advantage of using assertions for debugging your design, we will start by simulating the interleaver without assertions.">Running the Simulation without Assertions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_RunningTheSimulationWithAssertions_id834b6c3b.html" title="Now we will run the simulation with assertions to demonstrate how assertions are used to speed debugging.">Running the Simulation with Assertions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_DebuggingAssertions_id68f920e1.html" title="Run the simulation and debug the assertion failure.">Debugging with Assertions</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_ExploringFunctionalCoverage_id91376409.html" title="The functional coverage capabilities of SystemVerilog allow you to verify your designs on a functional level.">Exploring Functional Coverage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/TaskTop_CreatingFunctionalCoverageReports_id8f2710d8.html" title="You can create functional coverage reports using dialog boxes accessible through the GUI or via commands entered at the command line prompt.">Creating Functional Coverage Reports</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_LessonWrapUp_id812fc073.html" title="This concludes this lesson.">Lesson Wrap-Up</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_tut"
                DocTitle = "Questa® SIM Tutorial"
                PageTitle = "SystemVerilog Assertions and Functional Coverage"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_SystemverilogAssertionsFunctionalCoverage_id57bc47ee.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Tutorial Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>