module tb();
reg a;
int b;
bit c;
byte d;
logic e;
integer f;

initial begin
$display("reg : %0d int : 0%0d %0d %0d %0d %0d",a,b,c,d,e,f);
