#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Mar 12 23:24:14 2023
# Process ID: 1460
# Current directory: D:/LAB/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: D:/LAB/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.log
# Journal file: D:/LAB/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-650NISA, OS: Windows, CPU Frequency: 3394 MHz, CPU Physical cores: 16, Host memory: 34258 MB
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
# xsim {adders} -view {{adders_dataflow_ana.wcfg}} -tclbatch {adders.tcl} -protoinst {adders.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file adders.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_adders_top/AESL_inst_adders//AESL_inst_adders_activity
WARNING: [Wavedata 42-559] Protocol instance "/apatb_adders_top/AESL_inst_adders//AESL_inst_adders_activity" was created but is non-functional for the following reason(s):
Couldn't find port object "ap_clk" for protocol analyzer port "AP_CLK".
Couldn't find port object "ap_rst" for protocol analyzer port "AP_RESET".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

Time resolution is 1 ps
open_wave_config adders_dataflow_ana.wcfg
WARNING: [Wavedata 42-572] Protocol instance "/apatb_adders_top/AESL_inst_adders/AESL_inst_adders_activity" is non-functional for the following reason(s):
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-572] Protocol instance "/apatb_adders_top/AESL_inst_adders/AESL_inst_adders_activity" is non-functional for the following reason(s):
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

source adders.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_adders_top/AESL_inst_adders/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $return_group -radix hex
## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_start -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_done -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_idle -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## save_wave_config adders.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "110000"
// RTL Simulation : 1 / 5 [n/a] @ "118000"
// RTL Simulation : 2 / 5 [n/a] @ "122000"
// RTL Simulation : 3 / 5 [n/a] @ "126000"
// RTL Simulation : 4 / 5 [n/a] @ "130000"
// RTL Simulation : 5 / 5 [n/a] @ "134000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 158 ns : File "D:/LAB/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/adders.autotb.v" Line 372
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 12 23:24:16 2023...
