---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l3-usize 33554432
-l1-dsize 32768
-l2-ubsize 128
-l3-ubsize 128
-l1-dbsize 128
-l2-usbsize 128
-l3-usbsize 128
-l1-dsbsize 128
-l2-uassoc 8
-l3-uassoc 128
-l1-dassoc 8
-l2-urepl l
-l3-urepl l
-l1-drepl l
-l2-ufetch d
-l3-ufetch d
-l1-dfetch d
-l2-uwalloc a
-l3-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l3-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       47525	           0	       47525	       31973	       15552	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6728	      0.3272	      0.0000

 Demand Misses		        1091	           0	        1091	         804	         287	           0
  Demand miss rate	      0.0230	      0.0000	      0.0230	      0.0251	      0.0185	      0.0000

 Multi-block refs                98
 Bytes From Memory	      139008
 ( / Demand Fetches)	      2.9249
 Bytes To Memory	       43008
 ( / Demand Writes)	      2.7654
 Total Bytes r/w Mem	      182016
 ( / Demand Fetches)	      3.8299

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        1422	           0	        1422	        1086	         336	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7637	      0.2363	      0.0000

 Demand Misses		         925	           0	         925	         925	           0	           0
  Demand miss rate	      0.6505	      0.0000	      0.6505	      0.8517	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      118400
 ( / Demand Fetches)	     83.2630
 Bytes To Memory	       37760
 ( / Demand Writes)	    112.3810
 Total Bytes r/w Mem	      156160
 ( / Demand Fetches)	    109.8172

l3-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        1220	           0	        1220	         925	         295	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7582	      0.2418	      0.0000

 Demand Misses		         925	           0	         925	         925	           0	           0
  Demand miss rate	      0.7582	      0.0000	      0.7582	      1.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      118400
 ( / Demand Fetches)	     97.0492
 Bytes To Memory	       37760
 ( / Demand Writes)	    128.0000
 Total Bytes r/w Mem	      156160
 ( / Demand Fetches)	    128.0000

---Execution complete.
