{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 00:24:54 2011 " "Info: Processing started: Fri Jan 07 00:24:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leon3mp -c leon3mp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQCU_SHOW_NUM_THREADS" "2 " "Info: Parallel compilation will use up to 2 processor(s)" {  } {  } 0 0 "Parallel compilation will use up to %1!i! processor(s)" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 80.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" input frequency requirement of 80.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 100.0 MHz 50.0 MHz " "Warning: ClockLock PLL \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" input frequency requirement of 100.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\] memory leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8 1.644 ns " "Info: Slack time is 1.644 ns for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\]\" and destination memory \"leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "92.11 MHz 10.856 ns " "Info: Fmax is 92.11 MHz (period= 10.856 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.211 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.211 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.665 ns " "Info: + Latch edge is 9.665 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.267 ns + Largest " "Info: + Largest clock skew is -0.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.194 ns + Shortest memory " "Info: + Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination memory is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.481 ns) 3.194 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8 3 MEM M4K_X47_Y12 2 " "Info: 3: + IC(1.157 ns) + CELL(0.481 ns) = 3.194 ns; Loc. = M4K_X47_Y12; Fanout = 2; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_c7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_c7r.tdf" 921 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.481 ns ( 15.06 % ) " "Info: Total cell delay = 0.481 ns ( 15.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.713 ns ( 84.94 % ) " "Info: Total interconnect delay = 2.713 ns ( 84.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 1.556ns 1.157ns } { 0.000ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.461 ns - Longest register " "Info: - Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.780 ns) 3.461 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\] 3 REG DSPOUT_X12_Y13_N2 2 " "Info: 3: + IC(1.125 ns) + CELL(0.780 ns) = 3.461 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "../../lib/gaisler/arith/mul32.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd" 427 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.780 ns ( 22.54 % ) " "Info: Total cell delay = 0.780 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.681 ns ( 77.46 % ) " "Info: Total interconnect delay = 2.681 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.780ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 1.556ns 1.157ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "../../lib/gaisler/arith/mul32.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd" 427 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns - " "Info: - Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_c7r.tdf" 921 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 1.556ns 1.157ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.780ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.567 ns - Longest register memory " "Info: - Longest register to memory delay is 10.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.580 ns) 0.580 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\] 1 REG DSPOUT_X12_Y13_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.580 ns) = 0.580 ns; Loc. = DSPOUT_X12_Y13_N2; Fanout = 2; REG Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mul32:\\mgen:mul0\|prod\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "../../lib/gaisler/arith/mul32.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd" 427 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.357 ns) 1.545 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1555~272 2 COMB LCCOMB_X13_Y12_N20 1 " "Info: 2: + IC(0.608 ns) + CELL(0.357 ns) = 1.545 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 1; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1555~272'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 2354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.272 ns) 2.314 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1555~275 3 COMB LCCOMB_X16_Y12_N4 4 " "Info: 3: + IC(0.497 ns) + CELL(0.272 ns) = 2.314 ns; Loc. = LCCOMB_X16_Y12_N4; Fanout = 4; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1555~275'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 2354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 2.591 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|branch~2 4 COMB LCCOMB_X16_Y12_N2 1 " "Info: 4: + IC(0.224 ns) + CELL(0.053 ns) = 2.591 ns; Loc. = LCCOMB_X16_Y12_N2; Fanout = 1; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|branch~2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.272 ns) 3.133 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1899~26 5 COMB LCCOMB_X16_Y12_N12 1 " "Info: 5: + IC(0.270 ns) + CELL(0.272 ns) = 3.133 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 1; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1899~26'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 833 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 3.641 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1899~30 6 COMB LCCOMB_X16_Y12_N10 12 " "Info: 6: + IC(0.236 ns) + CELL(0.272 ns) = 3.641 ns; Loc. = LCCOMB_X16_Y12_N10; Fanout = 12; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Mux1899~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 833 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.915 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|\\comb:ex_bpmiss 7 COMB LCCOMB_X16_Y12_N22 61 " "Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 3.915 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 61; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|\\comb:ex_bpmiss'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.516 ns) 6.178 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~452 8 COMB LCCOMB_X37_Y19_N0 2 " "Info: 8: + IC(1.747 ns) + CELL(0.516 ns) = 6.178 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~452'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.213 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~456 9 COMB LCCOMB_X37_Y19_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.213 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~456'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.248 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~460 10 COMB LCCOMB_X37_Y19_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.248 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~460'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.283 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~464 11 COMB LCCOMB_X37_Y19_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.283 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~464'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.318 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~468 12 COMB LCCOMB_X37_Y19_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.318 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~468'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.353 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~472 13 COMB LCCOMB_X37_Y19_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.353 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~472'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.388 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~476 14 COMB LCCOMB_X37_Y19_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.388 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~476'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.512 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~480 15 COMB LCCOMB_X37_Y19_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.124 ns) = 6.512 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~480'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.637 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~483 16 COMB LCCOMB_X37_Y19_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.125 ns) = 6.637 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|Add10~483'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.053 ns) 7.855 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|npc~56426 17 COMB LCCOMB_X40_Y24_N8 3 " "Info: 17: + IC(1.165 ns) + CELL(0.053 ns) = 7.855 ns; Loc. = LCCOMB_X40_Y24_N8; Fanout = 3; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|iu3:iu0\|npc~56426'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 } "NODE_NAME" } } { "../../lib/gaisler/leon3/iu3.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" 2419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.154 ns) 8.233 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_icache:icache0\|taddr~5418 18 COMB LCCOMB_X40_Y24_N6 2 " "Info: 18: + IC(0.224 ns) + CELL(0.154 ns) = 8.233 ns; Loc. = LCCOMB_X40_Y24_N6; Fanout = 2; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_icache:icache0\|taddr~5418'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_icache.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_icache.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.154 ns) 8.617 ns leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_icache:icache0\|icrami.address\[8\]~3612 19 COMB LCCOMB_X40_Y24_N22 42 " "Info: 19: + IC(0.230 ns) + CELL(0.154 ns) = 8.617 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 42; COMB Node = 'leon3s:\\l3:cpu:0:u0\|proc3:p0\|mmu_cache:c0mmu\|mmu_icache:icache0\|icrami.address\[8\]~3612'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 } "NODE_NAME" } } { "../../lib/gaisler/leon3/mmu_icache.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_icache.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.103 ns) 10.567 ns leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8 20 MEM M4K_X47_Y12 2 " "Info: 20: + IC(1.847 ns) + CELL(0.103 ns) = 10.567 ns; Loc. = M4K_X47_Y12; Fanout = 2; MEM Node = 'leon3s:\\l3:cpu:0:u0\|cachemem:cmem0\|syncram:\\ime:im0:3:idata0\|altera_syncram:\\alt:x0\|altera_syncram_dp:u0\|altsyncram:u0\|altsyncram_c7r:auto_generated\|ram_block1a29~porta_address_reg8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_c7r.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/altsyncram_c7r.tdf" 921 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.298 ns ( 31.21 % ) " "Info: Total cell delay = 3.298 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.269 ns ( 68.79 % ) " "Info: Total interconnect delay = 7.269 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.567 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 0.608ns 0.497ns 0.224ns 0.270ns 0.236ns 0.221ns 1.747ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.165ns 0.224ns 0.230ns 1.847ns } { 0.580ns 0.357ns 0.272ns 0.053ns 0.272ns 0.272ns 0.053ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.154ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 1.556ns 1.157ns } { 0.000ns 0.000ns 0.481ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.461 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] } { 0.000ns 1.556ns 1.125ns } { 0.000ns 0.000ns 0.780ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.567 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.567 ns" { leon3s:\l3:cpu:0:u0|proc3:p0|mul32:\mgen:mul0|prod[9] leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~272 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1555~275 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|branch~2 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~26 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Mux1899~30 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|\comb:ex_bpmiss leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~452 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~456 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~460 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~464 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~468 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~472 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~476 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~480 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|Add10~483 leon3s:\l3:cpu:0:u0|proc3:p0|iu3:iu0|npc~56426 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|taddr~5418 leon3s:\l3:cpu:0:u0|proc3:p0|mmu_cache:c0mmu|mmu_icache:icache0|icrami.address[8]~3612 leon3s:\l3:cpu:0:u0|cachemem:cmem0|syncram:\ime:im0:3:idata0|altera_syncram:\alt:x0|altera_syncram_dp:u0|altsyncram:u0|altsyncram_c7r:auto_generated|ram_block1a29~porta_address_reg8 } { 0.000ns 0.608ns 0.497ns 0.224ns 0.270ns 0.236ns 0.221ns 1.747ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.165ns 0.224ns 0.230ns 1.847ns } { 0.580ns 0.357ns 0.272ns 0.053ns 0.272ns 0.272ns 0.053ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.154ns 0.154ns 0.103ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 986 ps " "Info: Slack time is 986 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.986 ns + Largest register register " "Info: + Largest register to register requirement is 1.986 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.498 ns + " "Info: + Setup relationship between source and destination is 2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.259 ns " "Info: + Latch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.761 ns " "Info: - Launch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.296 ns + Largest " "Info: + Largest clock skew is -0.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.278 ns) 2.730 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 3 REG IOC_X68_Y52_N0 1 " "Info: 3: + IC(1.149 ns) + CELL(0.278 ns) = 2.730 ns; Loc. = IOC_X68_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 10.18 % ) " "Info: Total cell delay = 0.278 ns ( 10.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 89.82 % ) " "Info: Total interconnect delay = 2.452 ns ( 89.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 source 3.026 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to source register is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.618 ns) 3.026 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE 3 REG LCFF_X61_Y50_N3 1 " "Info: 3: + IC(1.105 ns) + CELL(0.618 ns) = 3.026 ns; Loc. = LCFF_X61_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.42 % ) " "Info: Total cell delay = 0.618 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.408 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.122 ns - " "Info: - Micro setup delay of destination is 0.122 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.000 ns - Longest register register " "Info: - Longest register to register delay is 1.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE 1 REG LCFF_X61_Y50_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.278 ns) 1.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg 2 REG IOC_X68_Y52_N0 1 " "Info: 2: + IC(0.722 ns) + CELL(0.278 ns) = 1.000 ns; Loc. = IOC_X68_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altdqs_stxii:altdqs\|\\loop0:1:stxii_io2a~oe_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 27.80 % ) " "Info: Total cell delay = 0.278 ns ( 27.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 72.20 % ) " "Info: Total interconnect delay = 0.722 ns ( 72.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 0.722ns } { 0.000ns 0.278ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 1.303ns 1.149ns } { 0.000ns 0.000ns 0.278ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.000 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altdqs_stxii:altdqs|\loop0:1:stxii_io2a~oe_reg } { 0.000ns 0.722ns } { 0.000ns 0.278ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 1.78 ns " "Info: Slack time is 1.78 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.309 ns + Largest register register " "Info: + Largest register to register requirement is 2.309 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.500 ns + " "Info: + Setup relationship between source and destination is 2.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.759 ns " "Info: + Latch edge is 9.759 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.030 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.618 ns) 3.030 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y50_N17 2 " "Info: 3: + IC(1.109 ns) + CELL(0.618 ns) = 3.030 ns; Loc. = LCFF_X56_Y50_N17; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.40 % ) " "Info: Total cell delay = 0.618 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.412 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.037 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X56_Y50_N13 20 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X56_Y50_N13; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.529 ns - Longest register register " "Info: - Longest register to register delay is 0.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X56_Y50_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y50_N13; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.309 ns) 0.529 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 2 REG LCFF_X56_Y50_N17 2 " "Info: 2: + IC(0.220 ns) + CELL(0.309 ns) = 0.529 ns; Loc. = LCFF_X56_Y50_N17; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 58.41 % ) " "Info: Total cell delay = 0.309 ns ( 58.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.220 ns ( 41.59 % ) " "Info: Total interconnect delay = 0.220 ns ( 41.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.220ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.220ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 2.492 ns " "Info: Slack time is 2.492 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.781 ns + Largest register register " "Info: + Largest register to register requirement is 6.781 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.502 ns + " "Info: + Setup relationship between source and destination is 7.502 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 14.761 ns " "Info: + Latch edge is 14.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.277 ns + Largest " "Info: + Largest clock skew is -0.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 2.758 ns + Shortest register " "Info: + Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.290 ns) 2.758 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 3 REG IOC_X54_Y52_N0 1 " "Info: 3: + IC(1.165 ns) + CELL(0.290 ns) = 2.758 ns; Loc. = IOC_X54_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_out_tue.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_tue.tdf" 33 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.290 ns ( 10.51 % ) " "Info: Total cell delay = 0.290 ns ( 10.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 89.49 % ) " "Info: Total interconnect delay = 2.468 ns ( 89.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.165ns } { 0.000ns 0.000ns 0.290ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.035 ns - Longest register " "Info: - Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.618 ns) 3.035 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd 3 REG LCFF_X56_Y49_N9 2 " "Info: 3: + IC(1.114 ns) + CELL(0.618 ns) = 3.035 ns; Loc. = LCFF_X56_Y49_N9; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.36 % ) " "Info: Total cell delay = 0.618 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.417 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.417 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.165ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.350 ns - " "Info: - Micro setup delay of destination is 0.350 ns" {  } { { "db/ddio_out_tue.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_tue.tdf" 33 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.165ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.289 ns - Longest register register " "Info: - Longest register to register delay is 4.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd 1 REG LCFF_X56_Y49_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y49_N9; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.startsd'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 0.631 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_ctrl~156 2 COMB LCCOMB_X56_Y49_N18 17 " "Info: 2: + IC(0.265 ns) + CELL(0.366 ns) = 0.631 ns; Loc. = LCCOMB_X56_Y49_N18; Fanout = 17; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|ddr_ctrl~156'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.366 ns) 1.613 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector88~254 3 COMB LCCOMB_X56_Y48_N22 2 " "Info: 3: + IC(0.616 ns) + CELL(0.366 ns) = 1.613 ns; Loc. = LCCOMB_X56_Y48_N22; Fanout = 2; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector88~254'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.228 ns) 2.649 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector88~256 4 COMB LCCOMB_X59_Y49_N24 1 " "Info: 4: + IC(0.808 ns) + CELL(0.228 ns) = 2.649 ns; Loc. = LCCOMB_X59_Y49_N24; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector88~256'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.154 ns) 3.103 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector132~235 5 COMB LCCOMB_X60_Y49_N28 3 " "Info: 5: + IC(0.300 ns) + CELL(0.154 ns) = 3.103 ns; Loc. = LCCOMB_X60_Y49_N28; Fanout = 3; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|Selector132~235'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 667 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.269 ns) 4.289 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg 6 REG IOC_X54_Y52_N0 1 " "Info: 6: + IC(0.917 ns) + CELL(0.269 ns) = 4.289 ns; Loc. = IOC_X54_Y52_N0; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altddio_out:csnpads\|ddio_out_tue:auto_generated\|ddio_outa\[0\]~ddio_data_in_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "db/ddio_out_tue.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/ddio_out_tue.tdf" 33 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 32.25 % ) " "Info: Total cell delay = 1.383 ns ( 32.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.906 ns ( 67.75 % ) " "Info: Total interconnect delay = 2.906 ns ( 67.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.289 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.289 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 0.265ns 0.616ns 0.808ns 0.300ns 0.917ns } { 0.000ns 0.366ns 0.366ns 0.228ns 0.154ns 0.269ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 1.303ns 1.165ns } { 0.000ns 0.000ns 0.290ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.035 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd } { 0.000ns 1.303ns 1.114ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.289 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.289 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.startsd ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|ddr_ctrl~156 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~254 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector88~256 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|Selector132~235 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altddio_out:csnpads|ddio_out_tue:auto_generated|ddio_outa[0]~ddio_data_in_reg } { 0.000ns 0.265ns 0.616ns 0.808ns 0.300ns 0.917ns } { 0.000ns 0.366ns 0.366ns 0.228ns 0.154ns 0.269ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_clkin " "Info: No valid register-to-register data paths exist for clock \"ddr_clkin\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[0\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ddr_dqs\[1\] " "Info: No valid register-to-register data paths exist for clock \"ddr_dqs\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 8.248 ns " "Info: Slack time is 8.248 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "285.39 MHz 3.504 ns " "Info: Fmax is 285.39 MHz (period= 3.504 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.815 ns + Largest register register " "Info: + Largest register to register requirement is 9.815 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.775 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.000 ns) 1.039 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 79 " "Info: 2: + IC(1.039 ns) + CELL(0.000 ns) = 1.039 ns; Loc. = CLKCTRL_G0; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.618 ns) 2.775 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X24_Y4_N15 1 " "Info: 3: + IC(1.118 ns) + CELL(0.618 ns) = 2.775 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.27 % ) " "Info: Total cell delay = 0.618 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.157 ns ( 77.73 % ) " "Info: Total interconnect delay = 2.157 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.776 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.000 ns) 1.039 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 79 " "Info: 2: + IC(1.039 ns) + CELL(0.000 ns) = 1.039 ns; Loc. = CLKCTRL_G0; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.618 ns) 2.776 ns sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] 3 REG LCFF_X25_Y4_N29 1 " "Info: 3: + IC(1.119 ns) + CELL(0.618 ns) = 2.776 ns; Loc. = LCFF_X25_Y4_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cpi.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.26 % ) " "Info: Total cell delay = 0.618 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.158 ns ( 77.74 % ) " "Info: Total interconnect delay = 2.158 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.039ns 1.119ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.039ns 1.119ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/decode_cpi.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.039ns 1.119ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.567 ns - Longest register register " "Info: - Longest register to register delay is 1.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\] 1 REG LCFF_X25_Y4_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\|decode_cpi:auto_generated\|dffe1a\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cpi.tdf" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/db/decode_cpi.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.228 ns) 0.721 ns sld_hub:sld_hub_inst\|hub_tdo_reg~645 2 COMB LCCOMB_X24_Y4_N12 1 " "Info: 2: + IC(0.493 ns) + CELL(0.228 ns) = 0.721 ns; Loc. = LCCOMB_X24_Y4_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~645'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.234 ns) 1.160 ns sld_hub:sld_hub_inst\|hub_tdo_reg~647 3 COMB LCCOMB_X24_Y4_N4 1 " "Info: 3: + IC(0.205 ns) + CELL(0.234 ns) = 1.160 ns; Loc. = LCCOMB_X24_Y4_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~647'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 1.412 ns sld_hub:sld_hub_inst\|hub_tdo_reg~651 4 COMB LCCOMB_X24_Y4_N14 1 " "Info: 4: + IC(0.199 ns) + CELL(0.053 ns) = 1.412 ns; Loc. = LCCOMB_X24_Y4_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~651'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.567 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X24_Y4_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.567 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 42.76 % ) " "Info: Total cell delay = 0.670 ns ( 42.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 57.24 % ) " "Info: Total interconnect delay = 0.897 ns ( 57.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.567 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.493ns 0.205ns 0.199ns 0.000ns } { 0.000ns 0.228ns 0.234ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] } { 0.000ns 1.039ns 1.119ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.567 ns" { sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_cpi:auto_generated|dffe1a[0] sld_hub:sld_hub_inst|hub_tdo_reg~645 sld_hub:sld_hub_inst|hub_tdo_reg~647 sld_hub:sld_hub_inst|hub_tdo_reg~651 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.493ns 0.205ns 0.199ns 0.000ns } { 0.000ns 0.228ns 0.234ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 register ahbctrl:ahb0\|r.hmasterlock register dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock 18 ps " "Info: Minimum slack time is 18 ps for clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" between source register \"ahbctrl:ahb0\|r.hmasterlock\" and destination register \"dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.073 ns + Shortest register register " "Info: + Shortest register to register delay is 0.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ahbctrl:ahb0\|r.hmasterlock 1 REG LCFF_X24_Y39_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y39_N13; Fanout = 5; REG Node = 'ahbctrl:ahb0\|r.hmasterlock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "../../lib/grlib/amba/ahbctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.073 ns) 0.073 ns dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock 2 REG LCFF_X24_Y39_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.073 ns) = 0.073 ns; Loc. = LCFF_X24_Y39_N15; Fanout = 1; REG Node = 'dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { ahbctrl:ahb0|r.hmasterlock dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "../../lib/gaisler/leon3/dsu3x.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/dsu3x.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.073 ns ( 100.00 % ) " "Info: Total cell delay = 0.073 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { ahbctrl:ahb0|r.hmasterlock dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { ahbctrl:ahb0|r.hmasterlock dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.835 ns " "Info: + Latch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Destination clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.835 ns " "Info: - Launch edge is -2.835 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 12.500 ns -2.835 ns  50 " "Info: Clock period of Source clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is 12.500 ns with  offset of -2.835 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.301 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 3.301 ns dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock 3 REG LCFF_X24_Y39_N15 1 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 3.301 ns; Loc. = LCFF_X24_Y39_N15; Fanout = 1; REG Node = 'dsu3:\\l3:dsugen:dsu0\|dsu3x:x0\|tr.hmastlock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "../../lib/gaisler/leon3/dsu3x.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/dsu3x.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.72 % ) " "Info: Total cell delay = 0.618 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 81.28 % ) " "Info: Total interconnect delay = 2.683 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.301 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.618 ns) 3.301 ns ahbctrl:ahb0\|r.hmasterlock 3 REG LCFF_X24_Y39_N13 5 " "Info: 3: + IC(1.127 ns) + CELL(0.618 ns) = 3.301 ns; Loc. = LCFF_X24_Y39_N13; Fanout = 5; REG Node = 'ahbctrl:ahb0\|r.hmasterlock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "../../lib/grlib/amba/ahbctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.72 % ) " "Info: Total cell delay = 0.618 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.683 ns ( 81.28 % ) " "Info: Total interconnect delay = 2.683 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/grlib/amba/ahbctrl.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" 664 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/leon3/dsu3x.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/dsu3x.vhd" 155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.073 ns" { ahbctrl:ahb0|r.hmasterlock dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.073 ns" { ahbctrl:ahb0|r.hmasterlock dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 0.000ns } { 0.000ns 0.073ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl dsu3:\l3:dsugen:dsu0|dsu3x:x0|tr.hmastlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl ahbctrl:ahb0|r.hmasterlock } { 0.000ns 1.556ns 1.127ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 1 REG LCFF_X55_Y51_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y51_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401 2 COMB LCCOMB_X55_Y51_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X55_Y51_N2; Fanout = 3; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|sdo.ba\[1\]~401'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X55_Y51_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X55_Y51_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.741 ns " "Info: + Latch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.741 ns " "Info: - Launch edge is -2.741 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 destination 3.037 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to destination register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X55_Y51_N3 1 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X55_Y51_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.037 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\] 3 REG LCFF_X55_Y51_N3 1 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X55_Y51_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.ba\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|sdo.ba[1]~401 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.ba[1] } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 7.981 ns " "Info: Minimum slack time is 7.981 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.529 ns + Shortest register register " "Info: + Shortest register to register delay is 0.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 1 REG LCFF_X56_Y50_N13 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y50_N13; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.309 ns) 0.529 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 2 REG LCFF_X56_Y50_N17 2 " "Info: 2: + IC(0.220 ns) + CELL(0.309 ns) = 0.529 ns; Loc. = LCFF_X56_Y50_N17; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 58.41 % ) " "Info: Total cell delay = 0.309 ns ( 58.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.220 ns ( 41.59 % ) " "Info: Total interconnect delay = 0.220 ns ( 41.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.220ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.452 ns - Smallest register register " "Info: - Smallest register to register requirement is -7.452 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-7.500 ns + " "Info: + Hold relationship between source and destination is -7.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.241 ns " "Info: + Latch edge is -0.241 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 10.000 ns -0.241 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" is 10.000 ns with  offset of -0.241 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Smallest " "Info: + Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 destination 3.030 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1\" to destination register is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl 2 COMB CLKCTRL_G15 1 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G15; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.618 ns) 3.030 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\] 3 REG LCFF_X56_Y50_N17 2 " "Info: 3: + IC(1.109 ns) + CELL(0.618 ns) = 3.030 ns; Loc. = LCFF_X56_Y50_N17; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|dqsnv\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.40 % ) " "Info: Total cell delay = 0.618 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.412 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.037 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.618 ns) 3.037 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive 3 REG LCFF_X56_Y50_N13 20 " "Info: 3: + IC(1.116 ns) + CELL(0.618 ns) = 3.037 ns; Loc. = LCFF_X56_Y50_N13; Fanout = 20; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.nbdrive'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.35 % ) " "Info: Total cell delay = 0.618 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.419 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.529 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 0.220ns } { 0.000ns 0.309ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk1~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|dqsnv[1] } { 0.000ns 1.303ns 1.109ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.nbdrive } { 0.000ns 1.303ns 1.116ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 register ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs register ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE 3.453 ns " "Info: Minimum slack time is 3.453 ns for clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" between source register \"ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs\" and destination register \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.012 ns + Shortest register register " "Info: + Shortest register to register delay is 1.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs 1 REG LCFF_X60_Y50_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y50_N15; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.053 ns) 0.341 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~13 2 COMB LCCOMB_X61_Y50_N8 2 " "Info: 2: + IC(0.288 ns) + CELL(0.053 ns) = 0.341 ns; Loc. = LCCOMB_X61_Y50_N8; Fanout = 2; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~13'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.857 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0DUPLICATE 3 COMB LCCOMB_X61_Y50_N2 1 " "Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.857 ns; Loc. = LCCOMB_X61_Y50_N2; Fanout = 1; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|qdrive~0DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.012 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE 4 REG LCFF_X61_Y50_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.012 ns; Loc. = LCFF_X61_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 47.43 % ) " "Info: Total cell delay = 0.480 ns ( 47.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.532 ns ( 52.57 % ) " "Info: Total interconnect delay = 0.532 ns ( 52.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.012 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 0.288ns 0.244ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.441 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.441 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.498 ns + " "Info: + Hold relationship between source and destination is -2.498 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.761 ns " "Info: + Latch edge is 4.761 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 10.000 ns -5.239 ns  50 " "Info: Clock period of Destination clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" is 10.000 ns with  offset of -5.239 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.259 ns " "Info: - Launch edge is 7.259 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 10.000 ns -2.741 ns  50 " "Info: Clock period of Source clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" is 10.000 ns with  offset of -2.741 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Smallest " "Info: + Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 destination 3.026 ns + Longest register " "Info: + Longest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3\" to destination register is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl 2 COMB CLKCTRL_G12 132 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G12; Fanout = 132; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk3~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 871 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.618 ns) 3.026 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE 3 REG LCFF_X61_Y50_N3 1 " "Info: 3: + IC(1.105 ns) + CELL(0.618 ns) = 3.026 ns; Loc. = LCFF_X61_Y50_N3; Fanout = 1; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|ddr_dqsoen\[1\]~DUPLICATE'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.42 % ) " "Info: Total cell delay = 0.618 ns ( 20.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 79.58 % ) " "Info: Total interconnect delay = 2.408 ns ( 79.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 source 3.024 ns - Shortest register " "Info: - Shortest clock path from clock \"ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0\" to source register is 3.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0 1 CLK PLL_5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl 2 COMB CLKCTRL_G13 305 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 305; COMB Node = 'ddrspa:\\ddrsp0:ddrc0\|ddr_phy:ddr_phy0\|ddrphy:ddr_phy0\|stratixii_ddr_phy:\\strat2:ddr_phy0\|altpll:dll\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.618 ns) 3.024 ns ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs 3 REG LCFF_X60_Y50_N15 2 " "Info: 3: + IC(1.103 ns) + CELL(0.618 ns) = 3.024 ns; Loc. = LCFF_X60_Y50_N15; Fanout = 2; REG Node = 'ddrspa:\\ddrsp0:ddrc0\|ddrsp16a:\\ddr16:ddrc\|r.extdqs'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 20.44 % ) " "Info: Total cell delay = 0.618 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.406 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.406 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } { 0.000ns 1.303ns 1.103ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } { 0.000ns 1.303ns 1.103ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ddr/ddrsp16a.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../lib/techmap/stratixii/stratixii_ddr_phy.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/techmap/stratixii/stratixii_ddr_phy.vhd" 766 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } { 0.000ns 1.303ns 1.103ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.012 ns" { ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~13 ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|qdrive~0DUPLICATE ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 0.288ns 0.244ns 0.000ns } { 0.000ns 0.053ns 0.272ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk3~clkctrl ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|ddr_dqsoen[1]~DUPLICATE } { 0.000ns 1.303ns 1.105ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.024 ns" { ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0 ddrspa:\ddrsp0:ddrc0|ddr_phy:ddr_phy0|ddrphy:ddr_phy0|stratixii_ddr_phy:\strat2:ddr_phy0|altpll:dll|_clk0~clkctrl ddrspa:\ddrsp0:ddrc0|ddrsp16a:\ddr16:ddrc|r.extdqs } { 0.000ns 1.303ns 1.103ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] register sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]\" and destination register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] 1 REG LCFF_X21_Y4_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y4_N17; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~0 2 COMB LCCOMB_X21_Y4_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X21_Y4_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] 3 REG LCFF_X21_Y4_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X21_Y4_N17; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.000 ns) 1.039 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 79 " "Info: 2: + IC(1.039 ns) + CELL(0.000 ns) = 1.039 ns; Loc. = CLKCTRL_G0; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.618 ns) 2.768 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] 3 REG LCFF_X21_Y4_N17 4 " "Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 2.768 ns; Loc. = LCFF_X21_Y4_N17; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.33 % ) " "Info: Total cell delay = 0.618 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 77.67 % ) " "Info: Total interconnect delay = 2.150 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.000 ns) 1.039 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 79 " "Info: 2: + IC(1.039 ns) + CELL(0.000 ns) = 1.039 ns; Loc. = CLKCTRL_G0; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.618 ns) 2.768 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\] 3 REG LCFF_X21_Y4_N17 4 " "Info: 3: + IC(1.111 ns) + CELL(0.618 ns) = 2.768 ns; Loc. = LCFF_X21_Y4_N17; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|tms_cnt\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.33 % ) " "Info: Total cell delay = 0.618 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.150 ns ( 77.67 % ) " "Info: Total interconnect delay = 2.150 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt~0 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] } { 0.000ns 1.039ns 1.111ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "grgpio:\\gpio0:grgpio0\|r.din1\[1\] gpio\[1\] clk 6.749 ns register " "Info: tsu for register \"grgpio:\\gpio0:grgpio0\|r.din1\[1\]\" (data pin = \"gpio\[1\]\", clock pin = \"clk\") is 6.749 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.129 ns + Longest pin register " "Info: + Longest pin to register delay is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio\[1\] 1 PIN PIN_V14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V14; Fanout = 1; PIN Node = 'gpio\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns gpio\[1\]~30 2 COMB IOC_X25_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = IOC_X25_Y0_N2; Fanout = 1; COMB Node = 'gpio\[1\]~30'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { gpio[1] gpio[1]~30 } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.993 ns) + CELL(0.309 ns) 7.129 ns grgpio:\\gpio0:grgpio0\|r.din1\[1\] 3 REG LCFF_X40_Y32_N9 1 " "Info: 3: + IC(5.993 ns) + CELL(0.309 ns) = 7.129 ns; Loc. = LCFF_X40_Y32_N9; Fanout = 1; REG Node = 'grgpio:\\gpio0:grgpio0\|r.din1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.302 ns" { gpio[1]~30 grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 15.93 % ) " "Info: Total cell delay = 1.136 ns ( 15.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.993 ns ( 84.07 % ) " "Info: Total interconnect delay = 5.993 ns ( 84.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { gpio[1] gpio[1]~30 grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { gpio[1] gpio[1]~30 grgpio:\gpio0:grgpio0|r.din1[1] } { 0.000ns 0.000ns 5.993ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns - " "Info: - Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 destination 3.305 ns - Shortest register " "Info: - Shortest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to destination register is 3.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.618 ns) 3.305 ns grgpio:\\gpio0:grgpio0\|r.din1\[1\] 3 REG LCFF_X40_Y32_N9 1 " "Info: 3: + IC(1.131 ns) + CELL(0.618 ns) = 3.305 ns; Loc. = LCFF_X40_Y32_N9; Fanout = 1; REG Node = 'grgpio:\\gpio0:grgpio0\|r.din1\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "../../lib/gaisler/misc/grgpio.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.70 % ) " "Info: Total cell delay = 0.618 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.687 ns ( 81.30 % ) " "Info: Total interconnect delay = 2.687 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.305 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din1[1] } { 0.000ns 1.556ns 1.131ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { gpio[1] gpio[1]~30 grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { gpio[1] gpio[1]~30 grgpio:\gpio0:grgpio0|r.din1[1] } { 0.000ns 0.000ns 5.993ns } { 0.000ns 0.827ns 0.309ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.305 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.305 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl grgpio:\gpio0:grgpio0|r.din1[1] } { 0.000ns 1.556ns 1.131ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cf_power atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\] 8.159 ns register " "Info: tco from clock \"clk\" to destination pin \"cf_power\" through register \"atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\]\" is 8.159 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 -2.835 ns + " "Info: + Offset between input clock \"clk\" and output clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" is -2.835 ns" {  } { { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 58 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 source 3.284 ns + Longest register " "Info: + Longest clock path from clock \"clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0\" to source register is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 1.556 ns clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl 2 COMB CLKCTRL_G1 14831 " "Info: 2: + IC(1.556 ns) + CELL(0.000 ns) = 1.556 ns; Loc. = CLKCTRL_G1; Fanout = 14831; COMB Node = 'clkgen:clkgen0\|clkgen_stratixii:\\strat2:v\|stratix2_pll:sdclk_pll\|altpll:\\nosd:altpll0\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.618 ns) 3.284 ns atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\] 3 REG LCFF_X36_Y47_N29 2 " "Info: 3: + IC(1.110 ns) + CELL(0.618 ns) = 3.284 ns; Loc. = LCFF_X36_Y47_N29; Fanout = 2; REG Node = 'atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } "NODE_NAME" } } { "../../lib/gaisler/ata/ocidec2_amba_slave.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ata/ocidec2_amba_slave.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 18.82 % ) " "Info: Total cell delay = 0.618 ns ( 18.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.666 ns ( 81.18 % ) " "Info: Total interconnect delay = 2.666 ns ( 81.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } { 0.000ns 1.556ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../lib/gaisler/ata/ocidec2_amba_slave.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ata/ocidec2_amba_slave.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.616 ns + Longest register pin " "Info: + Longest register to pin delay is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\] 1 REG LCFF_X36_Y47_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y47_N29; Fanout = 2; REG Node = 'atactrl:\\atac:atac0\|atactrl_nodma:\\nodma:x0\|ocidec2_amba_slave:u0\|r.ctrlreg\[31\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } "NODE_NAME" } } { "../../lib/gaisler/ata/ocidec2_amba_slave.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/lib/gaisler/ata/ocidec2_amba_slave.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.664 ns) + CELL(1.952 ns) 7.616 ns cf_power 2 PIN PIN_AB12 0 " "Info: 2: + IC(5.664 ns) + CELL(1.952 ns) = 7.616 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'cf_power'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] cf_power } "NODE_NAME" } } { "leon3mp.vhd" "" { Text "F:/projects/truth/truth/processor/grlib-gpl-1.1.0-b4104/grlib-gpl-1.1.0-b4104/designs/leon3-altera-ep2s60-ddr/leon3mp.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 25.63 % ) " "Info: Total cell delay = 1.952 ns ( 25.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 74.37 % ) " "Info: Total interconnect delay = 5.664 ns ( 74.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] cf_power } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] cf_power } { 0.000ns 5.664ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0 clkgen:clkgen0|clkgen_stratixii:\strat2:v|stratix2_pll:sdclk_pll|altpll:\nosd:altpll0|_clk0~clkctrl atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] } { 0.000ns 1.556ns 1.110ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] cf_power } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { atactrl:\atac:atac0|atactrl_nodma:\nodma:x0|ocidec2_amba_slave:u0|r.ctrlreg[31] cf_power } { 0.000ns 5.664ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.823 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y26_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.823 ns) 1.823 ns altera_reserved_tdo 2 PIN PIN_F6 0 " "Info: 2: + IC(0.000 ns) + CELL(1.823 ns) = 1.823 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 100.00 % ) " "Info: Total cell delay = 1.823 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "1.823 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 1.823ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|HUB_BYPASS_REG altera_internal_jtag altera_internal_jtag~TCKUTAP 0.736 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|HUB_BYPASS_REG\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.736 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.775 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 2; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.000 ns) 1.039 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 79 " "Info: 2: + IC(1.039 ns) + CELL(0.000 ns) = 1.039 ns; Loc. = CLKCTRL_G0; Fanout = 79; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.618 ns) 2.775 ns sld_hub:sld_hub_inst\|HUB_BYPASS_REG 3 REG LCFF_X24_Y4_N29 1 " "Info: 3: + IC(1.118 ns) + CELL(0.618 ns) = 2.775 ns; Loc. = LCFF_X24_Y4_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|HUB_BYPASS_REG'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.27 % ) " "Info: Total cell delay = 0.618 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.157 ns ( 77.73 % ) " "Info: Total interconnect delay = 2.157 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|HUB_BYPASS_REG } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 325 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.188 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X0_Y26_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y26_N1; Fanout = 8; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.053 ns) 2.033 ns sld_hub:sld_hub_inst\|HUB_BYPASS_REG~16 2 COMB LCCOMB_X24_Y4_N28 1 " "Info: 2: + IC(1.980 ns) + CELL(0.053 ns) = 2.033 ns; Loc. = LCCOMB_X24_Y4_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|HUB_BYPASS_REG~16'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { altera_internal_jtag sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.188 ns sld_hub:sld_hub_inst\|HUB_BYPASS_REG 3 REG LCFF_X24_Y4_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.188 ns; Loc. = LCFF_X24_Y4_N29; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|HUB_BYPASS_REG'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 9.51 % ) " "Info: Total cell delay = 0.208 ns ( 9.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 90.49 % ) " "Info: Total interconnect delay = 1.980 ns ( 90.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { altera_internal_jtag sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.188 ns" { altera_internal_jtag sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 sld_hub:sld_hub_inst|HUB_BYPASS_REG } { 0.000ns 1.980ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|HUB_BYPASS_REG } { 0.000ns 1.039ns 1.118ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { altera_internal_jtag sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 sld_hub:sld_hub_inst|HUB_BYPASS_REG } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.188 ns" { altera_internal_jtag sld_hub:sld_hub_inst|HUB_BYPASS_REG~16 sld_hub:sld_hub_inst|HUB_BYPASS_REG } { 0.000ns 1.980ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQCU_MULTITHREAD_RESULT" "1 2 " "Info: Parallel compilation was enabled and used up to 1 processor(s) on your system out of a possible 2 processor(s) allowed" { { "Info" "IQCU_MULTITHREAD_SUB_RESULT" "100 1  " "Info: 100% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0}  } {  } 0 0 "Parallel compilation was enabled and used up to %1!i! processor(s) on your system out of a possible %2!i! processor(s) allowed" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Allocated 341 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 00:26:19 2011 " "Info: Processing ended: Fri Jan 07 00:26:19 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Info: Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
