
Camera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cd0  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  08003eb4  08003eb4  00013eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800450c  0800450c  000200f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800450c  0800450c  000200f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800450c  0800450c  000200f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800450c  0800450c  0001450c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08004514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200000f8  0800460c  000200f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  0800460c  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020121  2**0
                  CONTENTS, READONLY
 13 .debug_info   000093d0  00000000  00000000  00020164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028ab  00000000  00000000  00029534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a30  00000000  00000000  0002bde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000777  00000000  00000000  0002c810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000187f4  00000000  00000000  0002cf87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e2d9  00000000  00000000  0004577b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007acd6  00000000  00000000  00053a54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002bb8  00000000  00000000  000ce72c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a1  00000000  00000000  000d12e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200000f8 	.word	0x200000f8
 8000200:	00000000 	.word	0x00000000
 8000204:	08003e9c 	.word	0x08003e9c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200000fc 	.word	0x200000fc
 8000220:	08003e9c 	.word	0x08003e9c

08000224 <writeDataIntoAllFaces>:
#include "main.h"
#include "lcd.h"

extern uint8_t Ov7725_vsync;

void writeDataIntoAllFaces(char* AllFaces, char* OneFace, int num) {
 8000224:	b480      	push	{r7}
 8000226:	b087      	sub	sp, #28
 8000228:	af00      	add	r7, sp, #0
 800022a:	60f8      	str	r0, [r7, #12]
 800022c:	60b9      	str	r1, [r7, #8]
 800022e:	607a      	str	r2, [r7, #4]
	for (int i=0; i<9; ++i) {
 8000230:	2300      	movs	r3, #0
 8000232:	617b      	str	r3, [r7, #20]
 8000234:	e010      	b.n	8000258 <writeDataIntoAllFaces+0x34>
		AllFaces[num*9+i] = OneFace[i];
 8000236:	697b      	ldr	r3, [r7, #20]
 8000238:	68ba      	ldr	r2, [r7, #8]
 800023a:	18d1      	adds	r1, r2, r3
 800023c:	687a      	ldr	r2, [r7, #4]
 800023e:	4613      	mov	r3, r2
 8000240:	00db      	lsls	r3, r3, #3
 8000242:	441a      	add	r2, r3
 8000244:	697b      	ldr	r3, [r7, #20]
 8000246:	4413      	add	r3, r2
 8000248:	461a      	mov	r2, r3
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	4413      	add	r3, r2
 800024e:	780a      	ldrb	r2, [r1, #0]
 8000250:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<9; ++i) {
 8000252:	697b      	ldr	r3, [r7, #20]
 8000254:	3301      	adds	r3, #1
 8000256:	617b      	str	r3, [r7, #20]
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	2b08      	cmp	r3, #8
 800025c:	ddeb      	ble.n	8000236 <writeDataIntoAllFaces+0x12>
	}
}
 800025e:	bf00      	nop
 8000260:	bf00      	nop
 8000262:	371c      	adds	r7, #28
 8000264:	46bd      	mov	sp, r7
 8000266:	bc80      	pop	{r7}
 8000268:	4770      	bx	lr

0800026a <convertColor2RGB>:

void printArray(char* Array) {
	LCD_DrawString(10, 260, Array);
}

uint16_t convertColor2RGB(char Color) { // need change
 800026a:	b480      	push	{r7}
 800026c:	b083      	sub	sp, #12
 800026e:	af00      	add	r7, sp, #0
 8000270:	4603      	mov	r3, r0
 8000272:	71fb      	strb	r3, [r7, #7]
	if (Color == 'W') {
 8000274:	79fb      	ldrb	r3, [r7, #7]
 8000276:	2b57      	cmp	r3, #87	; 0x57
 8000278:	d102      	bne.n	8000280 <convertColor2RGB+0x16>
		return WHITE;
 800027a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800027e:	e01e      	b.n	80002be <convertColor2RGB+0x54>
	}
	if (Color == 'O') {
 8000280:	79fb      	ldrb	r3, [r7, #7]
 8000282:	2b4f      	cmp	r3, #79	; 0x4f
 8000284:	d102      	bne.n	800028c <convertColor2RGB+0x22>
		return ORANGE;
 8000286:	f64f 4360 	movw	r3, #64608	; 0xfc60
 800028a:	e018      	b.n	80002be <convertColor2RGB+0x54>
	}
	if (Color == 'G') {
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	2b47      	cmp	r3, #71	; 0x47
 8000290:	d102      	bne.n	8000298 <convertColor2RGB+0x2e>
		return GREEN;
 8000292:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000296:	e012      	b.n	80002be <convertColor2RGB+0x54>
	}
	if (Color == 'Y') {
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	2b59      	cmp	r3, #89	; 0x59
 800029c:	d102      	bne.n	80002a4 <convertColor2RGB+0x3a>
		return YELLOW;
 800029e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80002a2:	e00c      	b.n	80002be <convertColor2RGB+0x54>
	}
	if (Color == 'B') {
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	2b42      	cmp	r3, #66	; 0x42
 80002a8:	d101      	bne.n	80002ae <convertColor2RGB+0x44>
		return BLUE;
 80002aa:	231f      	movs	r3, #31
 80002ac:	e007      	b.n	80002be <convertColor2RGB+0x54>
	}
	if (Color == 'R') {
 80002ae:	79fb      	ldrb	r3, [r7, #7]
 80002b0:	2b52      	cmp	r3, #82	; 0x52
 80002b2:	d102      	bne.n	80002ba <convertColor2RGB+0x50>
		return RED;
 80002b4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80002b8:	e001      	b.n	80002be <convertColor2RGB+0x54>
	}
	return CYAN; // a color to indicate wrong color
 80002ba:	f647 73ff 	movw	r3, #32767	; 0x7fff
}
 80002be:	4618      	mov	r0, r3
 80002c0:	370c      	adds	r7, #12
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr

080002c8 <stringCompare>:

int stringCompare(char* target, char* src, int size) {
 80002c8:	b480      	push	{r7}
 80002ca:	b087      	sub	sp, #28
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
	for (int i=0; i<size; ++i) {
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]
 80002d8:	e00e      	b.n	80002f8 <stringCompare+0x30>
		if (target[i] != src[i]) {
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	68fa      	ldr	r2, [r7, #12]
 80002de:	4413      	add	r3, r2
 80002e0:	781a      	ldrb	r2, [r3, #0]
 80002e2:	697b      	ldr	r3, [r7, #20]
 80002e4:	68b9      	ldr	r1, [r7, #8]
 80002e6:	440b      	add	r3, r1
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d001      	beq.n	80002f2 <stringCompare+0x2a>
			return 1;
 80002ee:	2301      	movs	r3, #1
 80002f0:	e007      	b.n	8000302 <stringCompare+0x3a>
	for (int i=0; i<size; ++i) {
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	3301      	adds	r3, #1
 80002f6:	617b      	str	r3, [r7, #20]
 80002f8:	697a      	ldr	r2, [r7, #20]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	429a      	cmp	r2, r3
 80002fe:	dbec      	blt.n	80002da <stringCompare+0x12>
		}
	}
	return 0;
 8000300:	2300      	movs	r3, #0
}
 8000302:	4618      	mov	r0, r3
 8000304:	371c      	adds	r7, #28
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <printFace>:
////		}
////	}
//	return;
//}

void printFace(char* SquareOfOneFace) {
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	; 0x28
 8000310:	af02      	add	r7, sp, #8
 8000312:	6078      	str	r0, [r7, #4]
	LCD_Clear(10, 10, 220, 220, BLACK);
 8000314:	2300      	movs	r3, #0
 8000316:	9300      	str	r3, [sp, #0]
 8000318:	23dc      	movs	r3, #220	; 0xdc
 800031a:	22dc      	movs	r2, #220	; 0xdc
 800031c:	210a      	movs	r1, #10
 800031e:	200a      	movs	r0, #10
 8000320:	f001 f871 	bl	8001406 <LCD_Clear>
	for (int row=0; row<3; ++row) {
 8000324:	2300      	movs	r3, #0
 8000326:	61fb      	str	r3, [r7, #28]
 8000328:	e031      	b.n	800038e <printFace+0x82>
		for (int col=0; col<3; ++col) {
 800032a:	2300      	movs	r3, #0
 800032c:	61bb      	str	r3, [r7, #24]
 800032e:	e028      	b.n	8000382 <printFace+0x76>
			int num = row*3+col;
 8000330:	69fa      	ldr	r2, [r7, #28]
 8000332:	4613      	mov	r3, r2
 8000334:	005b      	lsls	r3, r3, #1
 8000336:	4413      	add	r3, r2
 8000338:	69ba      	ldr	r2, [r7, #24]
 800033a:	4413      	add	r3, r2
 800033c:	617b      	str	r3, [r7, #20]
			uint16_t RGB = convertColor2RGB(SquareOfOneFace[num]);
 800033e:	697b      	ldr	r3, [r7, #20]
 8000340:	687a      	ldr	r2, [r7, #4]
 8000342:	4413      	add	r3, r2
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	4618      	mov	r0, r3
 8000348:	f7ff ff8f 	bl	800026a <convertColor2RGB>
 800034c:	4603      	mov	r3, r0
 800034e:	827b      	strh	r3, [r7, #18]
			int x = (SQUARE_SIZE+10)*col+FIRST_ROW_COL;
 8000350:	69bb      	ldr	r3, [r7, #24]
 8000352:	2246      	movs	r2, #70	; 0x46
 8000354:	fb02 f303 	mul.w	r3, r2, r3
 8000358:	3314      	adds	r3, #20
 800035a:	60fb      	str	r3, [r7, #12]
			int y = (SQUARE_SIZE+10)*row+FIRST_ROW_COL;
 800035c:	69fb      	ldr	r3, [r7, #28]
 800035e:	2246      	movs	r2, #70	; 0x46
 8000360:	fb02 f303 	mul.w	r3, r2, r3
 8000364:	3314      	adds	r3, #20
 8000366:	60bb      	str	r3, [r7, #8]
			LCD_Clear(x, y, SQUARE_SIZE, SQUARE_SIZE, RGB);
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	b298      	uxth	r0, r3
 800036c:	68bb      	ldr	r3, [r7, #8]
 800036e:	b299      	uxth	r1, r3
 8000370:	8a7b      	ldrh	r3, [r7, #18]
 8000372:	9300      	str	r3, [sp, #0]
 8000374:	233c      	movs	r3, #60	; 0x3c
 8000376:	223c      	movs	r2, #60	; 0x3c
 8000378:	f001 f845 	bl	8001406 <LCD_Clear>
		for (int col=0; col<3; ++col) {
 800037c:	69bb      	ldr	r3, [r7, #24]
 800037e:	3301      	adds	r3, #1
 8000380:	61bb      	str	r3, [r7, #24]
 8000382:	69bb      	ldr	r3, [r7, #24]
 8000384:	2b02      	cmp	r3, #2
 8000386:	ddd3      	ble.n	8000330 <printFace+0x24>
	for (int row=0; row<3; ++row) {
 8000388:	69fb      	ldr	r3, [r7, #28]
 800038a:	3301      	adds	r3, #1
 800038c:	61fb      	str	r3, [r7, #28]
 800038e:	69fb      	ldr	r3, [r7, #28]
 8000390:	2b02      	cmp	r3, #2
 8000392:	ddca      	ble.n	800032a <printFace+0x1e>
		}
	}
}
 8000394:	bf00      	nop
 8000396:	bf00      	nop
 8000398:	3720      	adds	r7, #32
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
	...

080003a0 <Ov7725_Init>:

/************************************************
 * Sensor_Init
 ************************************************/
ErrorStatus Ov7725_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 80003a6:	2300      	movs	r3, #0
 80003a8:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;	
 80003aa:	2300      	movs	r3, #0
 80003ac:	717b      	strb	r3, [r7, #5]
	
	if( 0 == SCCB_WriteByte ( 0x12, 0x80 ) ) /*reset sensor */
 80003ae:	2180      	movs	r1, #128	; 0x80
 80003b0:	2012      	movs	r0, #18
 80003b2:	f000 fbd1 	bl	8000b58 <SCCB_WriteByte>
 80003b6:	4603      	mov	r3, r0
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d101      	bne.n	80003c0 <Ov7725_Init+0x20>
	{
		return ERROR ;
 80003bc:	2300      	movs	r3, #0
 80003be:	e030      	b.n	8000422 <Ov7725_Init+0x82>
	}	

	if( 0 == SCCB_ReadByte( &Sensor_IDCode, 1, 0x0b ) )	 /* read sensor ID*/
 80003c0:	1d7b      	adds	r3, r7, #5
 80003c2:	220b      	movs	r2, #11
 80003c4:	2101      	movs	r1, #1
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 fbf5 	bl	8000bb6 <SCCB_ReadByte>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d101      	bne.n	80003d6 <Ov7725_Init+0x36>
	{
		return ERROR;
 80003d2:	2300      	movs	r3, #0
 80003d4:	e025      	b.n	8000422 <Ov7725_Init+0x82>
	}
	//DEBUG("Sensor ID is 0x%x", Sensor_IDCode);	
	
	if(Sensor_IDCode == OV7725_ID)
 80003d6:	797b      	ldrb	r3, [r7, #5]
 80003d8:	2b21      	cmp	r3, #33	; 0x21
 80003da:	d11f      	bne.n	800041c <Ov7725_Init+0x7c>
	{
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 80003dc:	2300      	movs	r3, #0
 80003de:	80fb      	strh	r3, [r7, #6]
 80003e0:	e015      	b.n	800040e <Ov7725_Init+0x6e>
		{
			if( 0 == SCCB_WriteByte(Sensor_Config[i].Address, Sensor_Config[i].Value) )
 80003e2:	88fb      	ldrh	r3, [r7, #6]
 80003e4:	4a11      	ldr	r2, [pc, #68]	; (800042c <Ov7725_Init+0x8c>)
 80003e6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80003ea:	b29a      	uxth	r2, r3
 80003ec:	88fb      	ldrh	r3, [r7, #6]
 80003ee:	490f      	ldr	r1, [pc, #60]	; (800042c <Ov7725_Init+0x8c>)
 80003f0:	005b      	lsls	r3, r3, #1
 80003f2:	440b      	add	r3, r1
 80003f4:	785b      	ldrb	r3, [r3, #1]
 80003f6:	4619      	mov	r1, r3
 80003f8:	4610      	mov	r0, r2
 80003fa:	f000 fbad 	bl	8000b58 <SCCB_WriteByte>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <Ov7725_Init+0x68>
			{                
				return ERROR;
 8000404:	2300      	movs	r3, #0
 8000406:	e00c      	b.n	8000422 <Ov7725_Init+0x82>
		for( i = 0 ; i < OV7725_REG_NUM ; i++ )
 8000408:	88fb      	ldrh	r3, [r7, #6]
 800040a:	3301      	adds	r3, #1
 800040c:	80fb      	strh	r3, [r7, #6]
 800040e:	4b08      	ldr	r3, [pc, #32]	; (8000430 <Ov7725_Init+0x90>)
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	b29b      	uxth	r3, r3
 8000414:	88fa      	ldrh	r2, [r7, #6]
 8000416:	429a      	cmp	r2, r3
 8000418:	d3e3      	bcc.n	80003e2 <Ov7725_Init+0x42>
 800041a:	e001      	b.n	8000420 <Ov7725_Init+0x80>
			}
		}
	}
	else
	{
		return ERROR;
 800041c:	2300      	movs	r3, #0
 800041e:	e000      	b.n	8000422 <Ov7725_Init+0x82>
	}
	
	return SUCCESS;
 8000420:	2301      	movs	r3, #1
}
 8000422:	4618      	mov	r0, r3
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000000 	.word	0x20000000
 8000430:	2000009a 	.word	0x2000009a

08000434 <initArray>:
		}
	}
	HAL_Delay(1000);
}

void initArray(int* Array, int size) {
 8000434:	b480      	push	{r7}
 8000436:	b085      	sub	sp, #20
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	6039      	str	r1, [r7, #0]
	for (int i=0; i<size; ++i) {
 800043e:	2300      	movs	r3, #0
 8000440:	60fb      	str	r3, [r7, #12]
 8000442:	e008      	b.n	8000456 <initArray+0x22>
		Array[i] = 0;
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	009b      	lsls	r3, r3, #2
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	4413      	add	r3, r2
 800044c:	2200      	movs	r2, #0
 800044e:	601a      	str	r2, [r3, #0]
	for (int i=0; i<size; ++i) {
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	3301      	adds	r3, #1
 8000454:	60fb      	str	r3, [r7, #12]
 8000456:	68fa      	ldr	r2, [r7, #12]
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	429a      	cmp	r2, r3
 800045c:	dbf2      	blt.n	8000444 <initArray+0x10>
	}
}
 800045e:	bf00      	nop
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr

0800046a <detect>:

int detect(uint16_t i, uint16_t j) {
 800046a:	b480      	push	{r7}
 800046c:	b083      	sub	sp, #12
 800046e:	af00      	add	r7, sp, #0
 8000470:	4603      	mov	r3, r0
 8000472:	460a      	mov	r2, r1
 8000474:	80fb      	strh	r3, [r7, #6]
 8000476:	4613      	mov	r3, r2
 8000478:	80bb      	strh	r3, [r7, #4]
	if ((abs(FACE_ONE_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_ONE_Y - j)<=SAMPLE_SIZE/2)) {
 800047a:	88fb      	ldrh	r3, [r7, #6]
 800047c:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8000480:	f113 0f04 	cmn.w	r3, #4
 8000484:	db11      	blt.n	80004aa <detect+0x40>
 8000486:	88fb      	ldrh	r3, [r7, #6]
 8000488:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 800048c:	2b04      	cmp	r3, #4
 800048e:	dc0c      	bgt.n	80004aa <detect+0x40>
 8000490:	88bb      	ldrh	r3, [r7, #4]
 8000492:	f1c3 036d 	rsb	r3, r3, #109	; 0x6d
 8000496:	f113 0f04 	cmn.w	r3, #4
 800049a:	db06      	blt.n	80004aa <detect+0x40>
 800049c:	88bb      	ldrh	r3, [r7, #4]
 800049e:	f1c3 036d 	rsb	r3, r3, #109	; 0x6d
 80004a2:	2b04      	cmp	r3, #4
 80004a4:	dc01      	bgt.n	80004aa <detect+0x40>
		return 0;
 80004a6:	2300      	movs	r3, #0
 80004a8:	e0c0      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_TWO_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_TWO_Y - j)<=SAMPLE_SIZE/2)) {
 80004aa:	88fb      	ldrh	r3, [r7, #6]
 80004ac:	f1c3 035e 	rsb	r3, r3, #94	; 0x5e
 80004b0:	f113 0f04 	cmn.w	r3, #4
 80004b4:	db11      	blt.n	80004da <detect+0x70>
 80004b6:	88fb      	ldrh	r3, [r7, #6]
 80004b8:	f1c3 035e 	rsb	r3, r3, #94	; 0x5e
 80004bc:	2b04      	cmp	r3, #4
 80004be:	dc0c      	bgt.n	80004da <detect+0x70>
 80004c0:	88bb      	ldrh	r3, [r7, #4]
 80004c2:	f1c3 0386 	rsb	r3, r3, #134	; 0x86
 80004c6:	f113 0f04 	cmn.w	r3, #4
 80004ca:	db06      	blt.n	80004da <detect+0x70>
 80004cc:	88bb      	ldrh	r3, [r7, #4]
 80004ce:	f1c3 0386 	rsb	r3, r3, #134	; 0x86
 80004d2:	2b04      	cmp	r3, #4
 80004d4:	dc01      	bgt.n	80004da <detect+0x70>
		return 1;
 80004d6:	2301      	movs	r3, #1
 80004d8:	e0a8      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_THREE_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_THREE_Y - j)<=SAMPLE_SIZE/2)) {
 80004da:	88fb      	ldrh	r3, [r7, #6]
 80004dc:	f1c3 0345 	rsb	r3, r3, #69	; 0x45
 80004e0:	f113 0f04 	cmn.w	r3, #4
 80004e4:	db11      	blt.n	800050a <detect+0xa0>
 80004e6:	88fb      	ldrh	r3, [r7, #6]
 80004e8:	f1c3 0345 	rsb	r3, r3, #69	; 0x45
 80004ec:	2b04      	cmp	r3, #4
 80004ee:	dc0c      	bgt.n	800050a <detect+0xa0>
 80004f0:	88bb      	ldrh	r3, [r7, #4]
 80004f2:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 80004f6:	f113 0f04 	cmn.w	r3, #4
 80004fa:	db06      	blt.n	800050a <detect+0xa0>
 80004fc:	88bb      	ldrh	r3, [r7, #4]
 80004fe:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8000502:	2b04      	cmp	r3, #4
 8000504:	dc01      	bgt.n	800050a <detect+0xa0>
		return 2;
 8000506:	2302      	movs	r3, #2
 8000508:	e090      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_FOUR_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_FOUR_Y - j)<=SAMPLE_SIZE/2)) {
 800050a:	88fb      	ldrh	r3, [r7, #6]
 800050c:	f1c3 0390 	rsb	r3, r3, #144	; 0x90
 8000510:	f113 0f04 	cmn.w	r3, #4
 8000514:	db11      	blt.n	800053a <detect+0xd0>
 8000516:	88fb      	ldrh	r3, [r7, #6]
 8000518:	f1c3 0390 	rsb	r3, r3, #144	; 0x90
 800051c:	2b04      	cmp	r3, #4
 800051e:	dc0c      	bgt.n	800053a <detect+0xd0>
 8000520:	88bb      	ldrh	r3, [r7, #4]
 8000522:	f1c3 0386 	rsb	r3, r3, #134	; 0x86
 8000526:	f113 0f04 	cmn.w	r3, #4
 800052a:	db06      	blt.n	800053a <detect+0xd0>
 800052c:	88bb      	ldrh	r3, [r7, #4]
 800052e:	f1c3 0386 	rsb	r3, r3, #134	; 0x86
 8000532:	2b04      	cmp	r3, #4
 8000534:	dc01      	bgt.n	800053a <detect+0xd0>
		return 3;
 8000536:	2303      	movs	r3, #3
 8000538:	e078      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_FIVE_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_FIVE_Y - j)<=SAMPLE_SIZE/2)) {
 800053a:	88fb      	ldrh	r3, [r7, #6]
 800053c:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8000540:	f113 0f04 	cmn.w	r3, #4
 8000544:	db11      	blt.n	800056a <detect+0x100>
 8000546:	88fb      	ldrh	r3, [r7, #6]
 8000548:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 800054c:	2b04      	cmp	r3, #4
 800054e:	dc0c      	bgt.n	800056a <detect+0x100>
 8000550:	88bb      	ldrh	r3, [r7, #4]
 8000552:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8000556:	f113 0f04 	cmn.w	r3, #4
 800055a:	db06      	blt.n	800056a <detect+0x100>
 800055c:	88bb      	ldrh	r3, [r7, #4]
 800055e:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 8000562:	2b04      	cmp	r3, #4
 8000564:	dc01      	bgt.n	800056a <detect+0x100>
		return 4;
 8000566:	2304      	movs	r3, #4
 8000568:	e060      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_SIX_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_SIX_Y - j)<=SAMPLE_SIZE/2)) {
 800056a:	88fb      	ldrh	r3, [r7, #6]
 800056c:	f1c3 035e 	rsb	r3, r3, #94	; 0x5e
 8000570:	f113 0f04 	cmn.w	r3, #4
 8000574:	db11      	blt.n	800059a <detect+0x130>
 8000576:	88fb      	ldrh	r3, [r7, #6]
 8000578:	f1c3 035e 	rsb	r3, r3, #94	; 0x5e
 800057c:	2b04      	cmp	r3, #4
 800057e:	dc0c      	bgt.n	800059a <detect+0x130>
 8000580:	88bb      	ldrh	r3, [r7, #4]
 8000582:	f1c3 03b8 	rsb	r3, r3, #184	; 0xb8
 8000586:	f113 0f04 	cmn.w	r3, #4
 800058a:	db06      	blt.n	800059a <detect+0x130>
 800058c:	88bb      	ldrh	r3, [r7, #4]
 800058e:	f1c3 03b8 	rsb	r3, r3, #184	; 0xb8
 8000592:	2b04      	cmp	r3, #4
 8000594:	dc01      	bgt.n	800059a <detect+0x130>
		return 5;
 8000596:	2305      	movs	r3, #5
 8000598:	e048      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_SEVEN_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_SEVEN_Y - j)<=SAMPLE_SIZE/2)) {
 800059a:	88fb      	ldrh	r3, [r7, #6]
 800059c:	f1c3 03a9 	rsb	r3, r3, #169	; 0xa9
 80005a0:	f113 0f04 	cmn.w	r3, #4
 80005a4:	db11      	blt.n	80005ca <detect+0x160>
 80005a6:	88fb      	ldrh	r3, [r7, #6]
 80005a8:	f1c3 03a9 	rsb	r3, r3, #169	; 0xa9
 80005ac:	2b04      	cmp	r3, #4
 80005ae:	dc0c      	bgt.n	80005ca <detect+0x160>
 80005b0:	88bb      	ldrh	r3, [r7, #4]
 80005b2:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 80005b6:	f113 0f04 	cmn.w	r3, #4
 80005ba:	db06      	blt.n	80005ca <detect+0x160>
 80005bc:	88bb      	ldrh	r3, [r7, #4]
 80005be:	f1c3 039f 	rsb	r3, r3, #159	; 0x9f
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	dc01      	bgt.n	80005ca <detect+0x160>
		return 6;
 80005c6:	2306      	movs	r3, #6
 80005c8:	e030      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_EIGHT_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_EIGHT_Y - j)<=SAMPLE_SIZE/2)) {
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	f1c3 0390 	rsb	r3, r3, #144	; 0x90
 80005d0:	f113 0f04 	cmn.w	r3, #4
 80005d4:	db11      	blt.n	80005fa <detect+0x190>
 80005d6:	88fb      	ldrh	r3, [r7, #6]
 80005d8:	f1c3 0390 	rsb	r3, r3, #144	; 0x90
 80005dc:	2b04      	cmp	r3, #4
 80005de:	dc0c      	bgt.n	80005fa <detect+0x190>
 80005e0:	88bb      	ldrh	r3, [r7, #4]
 80005e2:	f1c3 03b8 	rsb	r3, r3, #184	; 0xb8
 80005e6:	f113 0f04 	cmn.w	r3, #4
 80005ea:	db06      	blt.n	80005fa <detect+0x190>
 80005ec:	88bb      	ldrh	r3, [r7, #4]
 80005ee:	f1c3 03b8 	rsb	r3, r3, #184	; 0xb8
 80005f2:	2b04      	cmp	r3, #4
 80005f4:	dc01      	bgt.n	80005fa <detect+0x190>
		return 7;
 80005f6:	2307      	movs	r3, #7
 80005f8:	e018      	b.n	800062c <detect+0x1c2>
	}
	if ((abs(FACE_NINE_X - i)<=SAMPLE_SIZE/2) && (abs(FACE_NINE_Y - j)<=SAMPLE_SIZE/2)) {
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8000600:	f113 0f04 	cmn.w	r3, #4
 8000604:	db11      	blt.n	800062a <detect+0x1c0>
 8000606:	88fb      	ldrh	r3, [r7, #6]
 8000608:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 800060c:	2b04      	cmp	r3, #4
 800060e:	dc0c      	bgt.n	800062a <detect+0x1c0>
 8000610:	88bb      	ldrh	r3, [r7, #4]
 8000612:	f1c3 03d1 	rsb	r3, r3, #209	; 0xd1
 8000616:	f113 0f04 	cmn.w	r3, #4
 800061a:	db06      	blt.n	800062a <detect+0x1c0>
 800061c:	88bb      	ldrh	r3, [r7, #4]
 800061e:	f1c3 03d1 	rsb	r3, r3, #209	; 0xd1
 8000622:	2b04      	cmp	r3, #4
 8000624:	dc01      	bgt.n	800062a <detect+0x1c0>
		return 8;
 8000626:	2308      	movs	r3, #8
 8000628:	e000      	b.n	800062c <detect+0x1c2>
	}
	return 9;
 800062a:	2309      	movs	r3, #9
}
 800062c:	4618      	mov	r0, r3
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr

08000636 <int2RGB>:

void int2RGB(uint16_t RGB, int* R, int* G, int* B) {
 8000636:	b480      	push	{r7}
 8000638:	b085      	sub	sp, #20
 800063a:	af00      	add	r7, sp, #0
 800063c:	60b9      	str	r1, [r7, #8]
 800063e:	607a      	str	r2, [r7, #4]
 8000640:	603b      	str	r3, [r7, #0]
 8000642:	4603      	mov	r3, r0
 8000644:	81fb      	strh	r3, [r7, #14]
	*R = (RGB & 31 << 11) >> 11;
 8000646:	89fb      	ldrh	r3, [r7, #14]
 8000648:	0adb      	lsrs	r3, r3, #11
 800064a:	b29b      	uxth	r3, r3
 800064c:	461a      	mov	r2, r3
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	601a      	str	r2, [r3, #0]
	*G = (RGB & 63 << 5) >> 5;
 8000652:	89fb      	ldrh	r3, [r7, #14]
 8000654:	115b      	asrs	r3, r3, #5
 8000656:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	601a      	str	r2, [r3, #0]
	*B = RGB & 31;
 800065e:	89fb      	ldrh	r3, [r7, #14]
 8000660:	f003 021f 	and.w	r2, r3, #31
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	601a      	str	r2, [r3, #0]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr

08000672 <sumRGB>:
			printRGB(R[num], G[num], B[num], row, col);
		}
	}
}

void sumRGB(int Camera_Data, int* R_Sum, int* G_Sum, int* B_Sum) {
 8000672:	b580      	push	{r7, lr}
 8000674:	b088      	sub	sp, #32
 8000676:	af00      	add	r7, sp, #0
 8000678:	60f8      	str	r0, [r7, #12]
 800067a:	60b9      	str	r1, [r7, #8]
 800067c:	607a      	str	r2, [r7, #4]
 800067e:	603b      	str	r3, [r7, #0]
	int R, G, B;
	int2RGB(Camera_Data, &R, &G, &B);
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	b298      	uxth	r0, r3
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	f107 0218 	add.w	r2, r7, #24
 800068c:	f107 011c 	add.w	r1, r7, #28
 8000690:	f7ff ffd1 	bl	8000636 <int2RGB>
	*R_Sum += R;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	441a      	add	r2, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	601a      	str	r2, [r3, #0]
	*G_Sum += G;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	69bb      	ldr	r3, [r7, #24]
 80006a6:	441a      	add	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	601a      	str	r2, [r3, #0]
	*B_Sum += B;
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	441a      	add	r2, r3
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	601a      	str	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	3720      	adds	r7, #32
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <averageRGB>:

void averageRGB(int sum, int size, int* average) {
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
	*average = sum/size;
 80006cc:	68fa      	ldr	r2, [r7, #12]
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	fb92 f2f3 	sdiv	r2, r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	601a      	str	r2, [r3, #0]
}
 80006d8:	bf00      	nop
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	bc80      	pop	{r7}
 80006e0:	4770      	bx	lr

080006e2 <detect_sum>:
// detect which square and sum the RGB value
void detect_sum(uint16_t i, uint16_t j, uint16_t Camera_Data, int* R, int* G, int* B) {
 80006e2:	b590      	push	{r4, r7, lr}
 80006e4:	b087      	sub	sp, #28
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	4603      	mov	r3, r0
 80006ec:	81fb      	strh	r3, [r7, #14]
 80006ee:	460b      	mov	r3, r1
 80006f0:	81bb      	strh	r3, [r7, #12]
 80006f2:	4613      	mov	r3, r2
 80006f4:	817b      	strh	r3, [r7, #10]
	int num = detect(i, j);
 80006f6:	89ba      	ldrh	r2, [r7, #12]
 80006f8:	89fb      	ldrh	r3, [r7, #14]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff feb4 	bl	800046a <detect>
 8000702:	6178      	str	r0, [r7, #20]
	if (num != 9) {
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	2b09      	cmp	r3, #9
 8000708:	d00f      	beq.n	800072a <detect_sum+0x48>
		sumRGB(Camera_Data, &(R[num]), &(G[num]), &(B[num]));
 800070a:	8978      	ldrh	r0, [r7, #10]
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	18d1      	adds	r1, r2, r3
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800071a:	18d4      	adds	r4, r2, r3
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000722:	4413      	add	r3, r2
 8000724:	4622      	mov	r2, r4
 8000726:	f7ff ffa4 	bl	8000672 <sumRGB>
	}
}
 800072a:	bf00      	nop
 800072c:	371c      	adds	r7, #28
 800072e:	46bd      	mov	sp, r7
 8000730:	bd90      	pop	{r4, r7, pc}

08000732 <writeColorIntoArray>:
// write the color into the return array
void writeColorIntoArray(int* R, int* G, int* B, char* SquareOfOneFace) {
 8000732:	b480      	push	{r7}
 8000734:	b087      	sub	sp, #28
 8000736:	af00      	add	r7, sp, #0
 8000738:	60f8      	str	r0, [r7, #12]
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	603b      	str	r3, [r7, #0]
	// content the same with printColor()
	for (int num=0; num<9; num++) {
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	e034      	b.n	80007b0 <writeColorIntoArray+0x7e>
		if (G > 45) {
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	2b2d      	cmp	r3, #45	; 0x2d
 800074a:	d905      	bls.n	8000758 <writeColorIntoArray+0x26>
				SquareOfOneFace[num] = 'Y';
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	683a      	ldr	r2, [r7, #0]
 8000750:	4413      	add	r3, r2
 8000752:	2259      	movs	r2, #89	; 0x59
 8000754:	701a      	strb	r2, [r3, #0]
 8000756:	e028      	b.n	80007aa <writeColorIntoArray+0x78>
			} else {
				if (R < 8) {
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b07      	cmp	r3, #7
 800075c:	d80e      	bhi.n	800077c <writeColorIntoArray+0x4a>
					if (G > 30) {
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	2b1e      	cmp	r3, #30
 8000762:	d905      	bls.n	8000770 <writeColorIntoArray+0x3e>
						SquareOfOneFace[num] = 'G';
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	683a      	ldr	r2, [r7, #0]
 8000768:	4413      	add	r3, r2
 800076a:	2247      	movs	r2, #71	; 0x47
 800076c:	701a      	strb	r2, [r3, #0]
 800076e:	e01c      	b.n	80007aa <writeColorIntoArray+0x78>
					} else {
						SquareOfOneFace[num] = 'B';
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	683a      	ldr	r2, [r7, #0]
 8000774:	4413      	add	r3, r2
 8000776:	2242      	movs	r2, #66	; 0x42
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	e016      	b.n	80007aa <writeColorIntoArray+0x78>
					}
				} else {
					if (B > 13) {
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	2b0d      	cmp	r3, #13
 8000780:	d905      	bls.n	800078e <writeColorIntoArray+0x5c>
						SquareOfOneFace[num] = 'W';
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	683a      	ldr	r2, [r7, #0]
 8000786:	4413      	add	r3, r2
 8000788:	2257      	movs	r2, #87	; 0x57
 800078a:	701a      	strb	r2, [r3, #0]
 800078c:	e00d      	b.n	80007aa <writeColorIntoArray+0x78>
					} else {
						if (G < 24) {
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	2b17      	cmp	r3, #23
 8000792:	d805      	bhi.n	80007a0 <writeColorIntoArray+0x6e>
							SquareOfOneFace[num] = 'R';
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	683a      	ldr	r2, [r7, #0]
 8000798:	4413      	add	r3, r2
 800079a:	2252      	movs	r2, #82	; 0x52
 800079c:	701a      	strb	r2, [r3, #0]
 800079e:	e004      	b.n	80007aa <writeColorIntoArray+0x78>
						} else {
							SquareOfOneFace[num] = 'O';
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	683a      	ldr	r2, [r7, #0]
 80007a4:	4413      	add	r3, r2
 80007a6:	224f      	movs	r2, #79	; 0x4f
 80007a8:	701a      	strb	r2, [r3, #0]
	for (int num=0; num<9; num++) {
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	3301      	adds	r3, #1
 80007ae:	617b      	str	r3, [r7, #20]
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	2b08      	cmp	r3, #8
 80007b4:	ddc7      	ble.n	8000746 <writeColorIntoArray+0x14>
						}
					}
				}
			}
	}
}
 80007b6:	bf00      	nop
 80007b8:	bf00      	nop
 80007ba:	371c      	adds	r7, #28
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
	...

080007c4 <ReadSquare>:

// main system will make use of this function to scan one face
void ReadSquare(char* SquareOfOneFace) {
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b0a3      	sub	sp, #140	; 0x8c
 80007c8:	af02      	add	r7, sp, #8
 80007ca:	6078      	str	r0, [r7, #4]
	uint16_t i, j;
	uint16_t Camera_Data;
	int R[9];
	int G[9];
	int B[9];
	initArray(R, 9);
 80007cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80007d0:	2109      	movs	r1, #9
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fe2e 	bl	8000434 <initArray>
	initArray(G, 9);
 80007d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007dc:	2109      	movs	r1, #9
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff fe28 	bl	8000434 <initArray>
	initArray(B, 9);
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	2109      	movs	r1, #9
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fe22 	bl	8000434 <initArray>

	// LCD_Cam_Gram();

	for(i = 0; i < 240; i++)
 80007f0:	2300      	movs	r3, #0
 80007f2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80007f6:	e043      	b.n	8000880 <ReadSquare+0xbc>
	{
		for(j = 0; j < 320; j++)
 80007f8:	2300      	movs	r3, #0
 80007fa:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80007fe:	e035      	b.n	800086c <ReadSquare+0xa8>
		{
			READ_FIFO_PIXEL(Camera_Data);
 8000800:	2300      	movs	r3, #0
 8000802:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8000806:	4b47      	ldr	r3, [pc, #284]	; (8000924 <ReadSquare+0x160>)
 8000808:	2220      	movs	r2, #32
 800080a:	615a      	str	r2, [r3, #20]
 800080c:	4b46      	ldr	r3, [pc, #280]	; (8000928 <ReadSquare+0x164>)
 800080e:	689b      	ldr	r3, [r3, #8]
 8000810:	b29b      	uxth	r3, r3
 8000812:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000816:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 800081a:	4b42      	ldr	r3, [pc, #264]	; (8000924 <ReadSquare+0x160>)
 800081c:	2220      	movs	r2, #32
 800081e:	611a      	str	r2, [r3, #16]
 8000820:	4b40      	ldr	r3, [pc, #256]	; (8000924 <ReadSquare+0x160>)
 8000822:	2220      	movs	r2, #32
 8000824:	615a      	str	r2, [r3, #20]
 8000826:	4b40      	ldr	r3, [pc, #256]	; (8000928 <ReadSquare+0x164>)
 8000828:	689b      	ldr	r3, [r3, #8]
 800082a:	0a1b      	lsrs	r3, r3, #8
 800082c:	b2db      	uxtb	r3, r3
 800082e:	b29a      	uxth	r2, r3
 8000830:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8000834:	4313      	orrs	r3, r2
 8000836:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 800083a:	4b3a      	ldr	r3, [pc, #232]	; (8000924 <ReadSquare+0x160>)
 800083c:	2220      	movs	r2, #32
 800083e:	611a      	str	r2, [r3, #16]
			detect_sum(i, j, Camera_Data, R, G, B);
 8000840:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000844:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8000848:	f8b7 107c 	ldrh.w	r1, [r7, #124]	; 0x7c
 800084c:	f8b7 007e 	ldrh.w	r0, [r7, #126]	; 0x7e
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	9301      	str	r3, [sp, #4]
 8000856:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4623      	mov	r3, r4
 800085e:	f7ff ff40 	bl	80006e2 <detect_sum>
		for(j = 0; j < 320; j++)
 8000862:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8000866:	3301      	adds	r3, #1
 8000868:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800086c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8000870:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000874:	d3c4      	bcc.n	8000800 <ReadSquare+0x3c>
	for(i = 0; i < 240; i++)
 8000876:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800087a:	3301      	adds	r3, #1
 800087c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8000880:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8000884:	2bef      	cmp	r3, #239	; 0xef
 8000886:	d9b7      	bls.n	80007f8 <ReadSquare+0x34>
		}
	}
	for (i=0; i<9; ++i) {
 8000888:	2300      	movs	r3, #0
 800088a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 800088e:	e037      	b.n	8000900 <ReadSquare+0x13c>
		averageRGB(R[i], SAMPLE_SIZE*SAMPLE_SIZE, &(R[i]));
 8000890:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	3380      	adds	r3, #128	; 0x80
 8000898:	443b      	add	r3, r7
 800089a:	f853 0c2c 	ldr.w	r0, [r3, #-44]
 800089e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008a2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	461a      	mov	r2, r3
 80008ac:	2151      	movs	r1, #81	; 0x51
 80008ae:	f7ff ff07 	bl	80006c0 <averageRGB>
		averageRGB(G[i], SAMPLE_SIZE*SAMPLE_SIZE, &(G[i]));
 80008b2:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	3380      	adds	r3, #128	; 0x80
 80008ba:	443b      	add	r3, r7
 80008bc:	f853 0c50 	ldr.w	r0, [r3, #-80]
 80008c0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	461a      	mov	r2, r3
 80008ce:	2151      	movs	r1, #81	; 0x51
 80008d0:	f7ff fef6 	bl	80006c0 <averageRGB>
		averageRGB(B[i], SAMPLE_SIZE*SAMPLE_SIZE, &(B[i]));
 80008d4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008d8:	009b      	lsls	r3, r3, #2
 80008da:	3380      	adds	r3, #128	; 0x80
 80008dc:	443b      	add	r3, r7
 80008de:	f853 0c74 	ldr.w	r0, [r3, #-116]
 80008e2:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008e6:	f107 020c 	add.w	r2, r7, #12
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	4413      	add	r3, r2
 80008ee:	461a      	mov	r2, r3
 80008f0:	2151      	movs	r1, #81	; 0x51
 80008f2:	f7ff fee5 	bl	80006c0 <averageRGB>
	for (i=0; i<9; ++i) {
 80008f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80008fa:	3301      	adds	r3, #1
 80008fc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8000900:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8000904:	2b08      	cmp	r3, #8
 8000906:	d9c3      	bls.n	8000890 <ReadSquare+0xcc>
	}
	// printColorRGB(R, G, B);
	writeColorIntoArray(R, G, B, SquareOfOneFace);
 8000908:	f107 020c 	add.w	r2, r7, #12
 800090c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000910:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	f7ff ff0c 	bl	8000732 <writeColorIntoArray>
	// printArray(SquareOfOneFace);
	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
	// HAL_Delay(1000);
}
 800091a:	bf00      	nop
 800091c:	3784      	adds	r7, #132	; 0x84
 800091e:	46bd      	mov	sp, r7
 8000920:	bd90      	pop	{r4, r7, pc}
 8000922:	bf00      	nop
 8000924:	40011000 	.word	0x40011000
 8000928:	40010c00 	.word	0x40010c00

0800092c <SCCB_delay>:

#define DEV_ADR  ADDR_OV7725 			 


static void SCCB_delay(void)
{	
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 8000932:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000936:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000938:	e002      	b.n	8000940 <SCCB_delay+0x14>
   { 
     i--; 
 800093a:	88fb      	ldrh	r3, [r7, #6]
 800093c:	3b01      	subs	r3, #1
 800093e:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000940:	88fb      	ldrh	r3, [r7, #6]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d1f9      	bne.n	800093a <SCCB_delay+0xe>
   } 
}
 8000946:	bf00      	nop
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
	...

08000954 <SCCB_Start>:


static int SCCB_Start(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
	SDA_H;
 8000958:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <SCCB_Start+0x54>)
 800095a:	2280      	movs	r2, #128	; 0x80
 800095c:	611a      	str	r2, [r3, #16]
	SCL_H;
 800095e:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <SCCB_Start+0x54>)
 8000960:	2240      	movs	r2, #64	; 0x40
 8000962:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000964:	f7ff ffe2 	bl	800092c <SCCB_delay>
	if(!SDA_read)
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	480f      	ldr	r0, [pc, #60]	; (80009a8 <SCCB_Start+0x54>)
 800096c:	f001 fd54 	bl	8002418 <HAL_GPIO_ReadPin>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d101      	bne.n	800097a <SCCB_Start+0x26>
	return DISABLE;	
 8000976:	2300      	movs	r3, #0
 8000978:	e013      	b.n	80009a2 <SCCB_Start+0x4e>
	SDA_L;
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <SCCB_Start+0x54>)
 800097c:	2280      	movs	r2, #128	; 0x80
 800097e:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000980:	f7ff ffd4 	bl	800092c <SCCB_delay>
	if(SDA_read) 
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	4808      	ldr	r0, [pc, #32]	; (80009a8 <SCCB_Start+0x54>)
 8000988:	f001 fd46 	bl	8002418 <HAL_GPIO_ReadPin>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <SCCB_Start+0x42>
	return DISABLE;	
 8000992:	2300      	movs	r3, #0
 8000994:	e005      	b.n	80009a2 <SCCB_Start+0x4e>
	SDA_L;
 8000996:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <SCCB_Start+0x54>)
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 800099c:	f7ff ffc6 	bl	800092c <SCCB_delay>
	return ENABLE;
 80009a0:	2301      	movs	r3, #1
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40011000 	.word	0x40011000

080009ac <SCCB_Stop>:


static void SCCB_Stop(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	SCL_L;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <SCCB_Stop+0x30>)
 80009b2:	2240      	movs	r2, #64	; 0x40
 80009b4:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009b6:	f7ff ffb9 	bl	800092c <SCCB_delay>
	SDA_L;
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <SCCB_Stop+0x30>)
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009c0:	f7ff ffb4 	bl	800092c <SCCB_delay>
	SCL_H;
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <SCCB_Stop+0x30>)
 80009c6:	2240      	movs	r2, #64	; 0x40
 80009c8:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009ca:	f7ff ffaf 	bl	800092c <SCCB_delay>
	SDA_H;
 80009ce:	4b03      	ldr	r3, [pc, #12]	; (80009dc <SCCB_Stop+0x30>)
 80009d0:	2280      	movs	r2, #128	; 0x80
 80009d2:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009d4:	f7ff ffaa 	bl	800092c <SCCB_delay>
}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40011000 	.word	0x40011000

080009e0 <SCCB_Ack>:


static void SCCB_Ack(void)
{	
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	SCL_L;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <SCCB_Ack+0x30>)
 80009e6:	2240      	movs	r2, #64	; 0x40
 80009e8:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009ea:	f7ff ff9f 	bl	800092c <SCCB_delay>
	SDA_L;
 80009ee:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <SCCB_Ack+0x30>)
 80009f0:	2280      	movs	r2, #128	; 0x80
 80009f2:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 80009f4:	f7ff ff9a 	bl	800092c <SCCB_delay>
	SCL_H;
 80009f8:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <SCCB_Ack+0x30>)
 80009fa:	2240      	movs	r2, #64	; 0x40
 80009fc:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 80009fe:	f7ff ff95 	bl	800092c <SCCB_delay>
	SCL_L;
 8000a02:	4b03      	ldr	r3, [pc, #12]	; (8000a10 <SCCB_Ack+0x30>)
 8000a04:	2240      	movs	r2, #64	; 0x40
 8000a06:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a08:	f7ff ff90 	bl	800092c <SCCB_delay>
}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40011000 	.word	0x40011000

08000a14 <SCCB_NoAck>:


static void SCCB_NoAck(void)
{	
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	SCL_L;
 8000a18:	4b0a      	ldr	r3, [pc, #40]	; (8000a44 <SCCB_NoAck+0x30>)
 8000a1a:	2240      	movs	r2, #64	; 0x40
 8000a1c:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a1e:	f7ff ff85 	bl	800092c <SCCB_delay>
	SDA_H;
 8000a22:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <SCCB_NoAck+0x30>)
 8000a24:	2280      	movs	r2, #128	; 0x80
 8000a26:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a28:	f7ff ff80 	bl	800092c <SCCB_delay>
	SCL_H;
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <SCCB_NoAck+0x30>)
 8000a2e:	2240      	movs	r2, #64	; 0x40
 8000a30:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a32:	f7ff ff7b 	bl	800092c <SCCB_delay>
	SCL_L;
 8000a36:	4b03      	ldr	r3, [pc, #12]	; (8000a44 <SCCB_NoAck+0x30>)
 8000a38:	2240      	movs	r2, #64	; 0x40
 8000a3a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a3c:	f7ff ff76 	bl	800092c <SCCB_delay>
}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40011000 	.word	0x40011000

08000a48 <SCCB_WaitAck>:


static int SCCB_WaitAck(void) 	
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
	SCL_L;
 8000a4c:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a4e:	2240      	movs	r2, #64	; 0x40
 8000a50:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000a52:	f7ff ff6b 	bl	800092c <SCCB_delay>
	SDA_H;			
 8000a56:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a58:	2280      	movs	r2, #128	; 0x80
 8000a5a:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a5c:	f7ff ff66 	bl	800092c <SCCB_delay>
	SCL_H;
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a62:	2240      	movs	r2, #64	; 0x40
 8000a64:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000a66:	f7ff ff61 	bl	800092c <SCCB_delay>
	if(SDA_read)
 8000a6a:	2180      	movs	r1, #128	; 0x80
 8000a6c:	4808      	ldr	r0, [pc, #32]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a6e:	f001 fcd3 	bl	8002418 <HAL_GPIO_ReadPin>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d004      	beq.n	8000a82 <SCCB_WaitAck+0x3a>
	{
      SCL_L;
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a7a:	2240      	movs	r2, #64	; 0x40
 8000a7c:	615a      	str	r2, [r3, #20]
      return DISABLE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e003      	b.n	8000a8a <SCCB_WaitAck+0x42>
	}
	SCL_L;
 8000a82:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <SCCB_WaitAck+0x48>)
 8000a84:	2240      	movs	r2, #64	; 0x40
 8000a86:	615a      	str	r2, [r3, #20]
	return ENABLE;
 8000a88:	2301      	movs	r3, #1
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40011000 	.word	0x40011000

08000a94 <SCCB_SendByte>:


static void SCCB_SendByte(uint8_t SendByte) 
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 8000a9e:	2308      	movs	r3, #8
 8000aa0:	73fb      	strb	r3, [r7, #15]
    while(i--)
 8000aa2:	e019      	b.n	8000ad8 <SCCB_SendByte+0x44>
    {
        SCL_L;
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <SCCB_SendByte+0x5c>)
 8000aa6:	2240      	movs	r2, #64	; 0x40
 8000aa8:	615a      	str	r2, [r3, #20]
        SCCB_delay();
 8000aaa:	f7ff ff3f 	bl	800092c <SCCB_delay>
      if(SendByte&0x80)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	da03      	bge.n	8000abe <SCCB_SendByte+0x2a>
        SDA_H;  
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <SCCB_SendByte+0x5c>)
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	611a      	str	r2, [r3, #16]
 8000abc:	e002      	b.n	8000ac4 <SCCB_SendByte+0x30>
      else 
        SDA_L;   
 8000abe:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <SCCB_SendByte+0x5c>)
 8000ac0:	2280      	movs	r2, #128	; 0x80
 8000ac2:	615a      	str	r2, [r3, #20]
        SendByte<<=1;
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	005b      	lsls	r3, r3, #1
 8000ac8:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 8000aca:	f7ff ff2f 	bl	800092c <SCCB_delay>
		SCL_H;
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <SCCB_SendByte+0x5c>)
 8000ad0:	2240      	movs	r2, #64	; 0x40
 8000ad2:	611a      	str	r2, [r3, #16]
        SCCB_delay();
 8000ad4:	f7ff ff2a 	bl	800092c <SCCB_delay>
    while(i--)
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	1e5a      	subs	r2, r3, #1
 8000adc:	73fa      	strb	r2, [r7, #15]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d1e0      	bne.n	8000aa4 <SCCB_SendByte+0x10>
    }
    SCL_L;
 8000ae2:	4b03      	ldr	r3, [pc, #12]	; (8000af0 <SCCB_SendByte+0x5c>)
 8000ae4:	2240      	movs	r2, #64	; 0x40
 8000ae6:	615a      	str	r2, [r3, #20]
}
 8000ae8:	bf00      	nop
 8000aea:	3710      	adds	r7, #16
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	40011000 	.word	0x40011000

08000af4 <SCCB_ReceiveByte>:


static int SCCB_ReceiveByte(void)  
{ 
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
    uint8_t i=8;
 8000afa:	2308      	movs	r3, #8
 8000afc:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <SCCB_ReceiveByte+0x60>)
 8000b04:	2280      	movs	r2, #128	; 0x80
 8000b06:	611a      	str	r2, [r3, #16]
    while(i--)
 8000b08:	e017      	b.n	8000b3a <SCCB_ReceiveByte+0x46>
    {
      ReceiveByte<<=1;      
 8000b0a:	79bb      	ldrb	r3, [r7, #6]
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <SCCB_ReceiveByte+0x60>)
 8000b12:	2240      	movs	r2, #64	; 0x40
 8000b14:	615a      	str	r2, [r3, #20]
      SCCB_delay();
 8000b16:	f7ff ff09 	bl	800092c <SCCB_delay>
	  SCL_H;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <SCCB_ReceiveByte+0x60>)
 8000b1c:	2240      	movs	r2, #64	; 0x40
 8000b1e:	611a      	str	r2, [r3, #16]
      SCCB_delay();	
 8000b20:	f7ff ff04 	bl	800092c <SCCB_delay>
      if(SDA_read)
 8000b24:	2180      	movs	r1, #128	; 0x80
 8000b26:	480b      	ldr	r0, [pc, #44]	; (8000b54 <SCCB_ReceiveByte+0x60>)
 8000b28:	f001 fc76 	bl	8002418 <HAL_GPIO_ReadPin>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <SCCB_ReceiveByte+0x46>
      {
        ReceiveByte|=0x01;
 8000b32:	79bb      	ldrb	r3, [r7, #6]
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	71bb      	strb	r3, [r7, #6]
    while(i--)
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	1e5a      	subs	r2, r3, #1
 8000b3e:	71fa      	strb	r2, [r7, #7]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d1e2      	bne.n	8000b0a <SCCB_ReceiveByte+0x16>
      }
    }
    SCL_L;
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <SCCB_ReceiveByte+0x60>)
 8000b46:	2240      	movs	r2, #64	; 0x40
 8000b48:	615a      	str	r2, [r3, #20]
    return ReceiveByte;
 8000b4a:	79bb      	ldrb	r3, [r7, #6]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40011000 	.word	0x40011000

08000b58 <SCCB_WriteByte>:

          
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	460a      	mov	r2, r1
 8000b62:	80fb      	strh	r3, [r7, #6]
 8000b64:	4613      	mov	r3, r2
 8000b66:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8000b68:	f7ff fef4 	bl	8000954 <SCCB_Start>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e01b      	b.n	8000bae <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                
 8000b76:	2042      	movs	r0, #66	; 0x42
 8000b78:	f7ff ff8c 	bl	8000a94 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000b7c:	f7ff ff64 	bl	8000a48 <SCCB_WaitAck>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d103      	bne.n	8000b8e <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8000b86:	f7ff ff11 	bl	80009ac <SCCB_Stop>
		return DISABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e00f      	b.n	8000bae <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));  
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff ff7e 	bl	8000a94 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000b98:	f7ff ff56 	bl	8000a48 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 8000b9c:	797b      	ldrb	r3, [r7, #5]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff78 	bl	8000a94 <SCCB_SendByte>
    SCCB_WaitAck();   
 8000ba4:	f7ff ff50 	bl	8000a48 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000ba8:	f7ff ff00 	bl	80009ac <SCCB_Stop>
    return ENABLE;
 8000bac:	2301      	movs	r3, #1
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <SCCB_ReadByte>:

          
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	807b      	strh	r3, [r7, #2]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 8000bc6:	f7ff fec5 	bl	8000954 <SCCB_Start>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d101      	bne.n	8000bd4 <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e040      	b.n	8000c56 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );       
 8000bd4:	2042      	movs	r0, #66	; 0x42
 8000bd6:	f7ff ff5d 	bl	8000a94 <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000bda:	f7ff ff35 	bl	8000a48 <SCCB_WaitAck>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d103      	bne.n	8000bec <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 8000be4:	f7ff fee2 	bl	80009ac <SCCB_Stop>
		return DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	e034      	b.n	8000c56 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     
 8000bec:	787b      	ldrb	r3, [r7, #1]
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff50 	bl	8000a94 <SCCB_SendByte>
    SCCB_WaitAck();	
 8000bf4:	f7ff ff28 	bl	8000a48 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000bf8:	f7ff fed8 	bl	80009ac <SCCB_Stop>
	
    if(!SCCB_Start())
 8000bfc:	f7ff feaa 	bl	8000954 <SCCB_Start>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d101      	bne.n	8000c0a <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	e025      	b.n	8000c56 <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );   
 8000c0a:	2043      	movs	r0, #67	; 0x43
 8000c0c:	f7ff ff42 	bl	8000a94 <SCCB_SendByte>
    if(!SCCB_WaitAck())
 8000c10:	f7ff ff1a 	bl	8000a48 <SCCB_WaitAck>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d117      	bne.n	8000c4a <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8000c1a:	f7ff fec7 	bl	80009ac <SCCB_Stop>
		return DISABLE;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e019      	b.n	8000c56 <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 8000c22:	f7ff ff67 	bl	8000af4 <SCCB_ReceiveByte>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d102      	bne.n	8000c3a <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8000c34:	f7ff feee 	bl	8000a14 <SCCB_NoAck>
 8000c38:	e001      	b.n	8000c3e <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8000c3a:	f7ff fed1 	bl	80009e0 <SCCB_Ack>
	  }
      pBuffer++;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	3301      	adds	r3, #1
 8000c42:	607b      	str	r3, [r7, #4]
      length--;
 8000c44:	887b      	ldrh	r3, [r7, #2]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	807b      	strh	r3, [r7, #2]
    while(length)
 8000c4a:	887b      	ldrh	r3, [r7, #2]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1e8      	bne.n	8000c22 <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 8000c50:	f7ff feac 	bl	80009ac <SCCB_Stop>
    return ENABLE;
 8000c54:	2301      	movs	r3, #1
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b088      	sub	sp, #32
 8000c64:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
 8000c74:	615a      	str	r2, [r3, #20]
 8000c76:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c78:	4b28      	ldr	r3, [pc, #160]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c7a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000c7e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c80:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c82:	4a27      	ldr	r2, [pc, #156]	; (8000d20 <MX_FSMC_Init+0xc0>)
 8000c84:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c86:	4b25      	ldr	r3, [pc, #148]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c8c:	4b23      	ldr	r3, [pc, #140]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c92:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c98:	4b20      	ldr	r3, [pc, #128]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000c9a:	2210      	movs	r2, #16
 8000c9c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c9e:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000ca4:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000caa:	4b1c      	ldr	r3, [pc, #112]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000cb6:	4b19      	ldr	r3, [pc, #100]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cbc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000cbe:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000cc4:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000cca:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000cd6:	230f      	movs	r3, #15
 8000cd8:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000cda:	230f      	movs	r3, #15
 8000cdc:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000cde:	23ff      	movs	r3, #255	; 0xff
 8000ce0:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000ce6:	2310      	movs	r3, #16
 8000ce8:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000cea:	2311      	movs	r3, #17
 8000cec:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4808      	ldr	r0, [pc, #32]	; (8000d1c <MX_FSMC_Init+0xbc>)
 8000cfa:	f001 ffff 	bl	8002cfc <HAL_SRAM_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000d04:	f000 fc87 	bl	8001616 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <MX_FSMC_Init+0xc4>)
 8000d0a:	69db      	ldr	r3, [r3, #28]
 8000d0c:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <MX_FSMC_Init+0xc4>)
 8000d0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d12:	61d3      	str	r3, [r2, #28]

}
 8000d14:	bf00      	nop
 8000d16:	3720      	adds	r7, #32
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000114 	.word	0x20000114
 8000d20:	a0000104 	.word	0xa0000104
 8000d24:	40010000 	.word	0x40010000

08000d28 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2e:	f107 0308 	add.w	r3, r7, #8
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]
 8000d3a:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8000d3c:	4b18      	ldr	r3, [pc, #96]	; (8000da0 <HAL_FSMC_MspInit+0x78>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d129      	bne.n	8000d98 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8000d44:	4b16      	ldr	r3, [pc, #88]	; (8000da0 <HAL_FSMC_MspInit+0x78>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d4a:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <HAL_FSMC_MspInit+0x7c>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	4a15      	ldr	r2, [pc, #84]	; (8000da4 <HAL_FSMC_MspInit+0x7c>)
 8000d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d54:	6153      	str	r3, [r2, #20]
 8000d56:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <HAL_FSMC_MspInit+0x7c>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d62:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000d66:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d70:	f107 0308 	add.w	r3, r7, #8
 8000d74:	4619      	mov	r1, r3
 8000d76:	480c      	ldr	r0, [pc, #48]	; (8000da8 <HAL_FSMC_MspInit+0x80>)
 8000d78:	f001 f9b6 	bl	80020e8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d7c:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8000d80:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d82:	2302      	movs	r3, #2
 8000d84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8a:	f107 0308 	add.w	r3, r7, #8
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4806      	ldr	r0, [pc, #24]	; (8000dac <HAL_FSMC_MspInit+0x84>)
 8000d92:	f001 f9a9 	bl	80020e8 <HAL_GPIO_Init>
 8000d96:	e000      	b.n	8000d9a <HAL_FSMC_MspInit+0x72>
    return;
 8000d98:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000158 	.word	0x20000158
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40011800 	.word	0x40011800
 8000dac:	40011400 	.word	0x40011400

08000db0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000db8:	f7ff ffb6 	bl	8000d28 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 0318 	add.w	r3, r7, #24
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dd8:	4b7d      	ldr	r3, [pc, #500]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a7c      	ldr	r2, [pc, #496]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000de2:	6193      	str	r3, [r2, #24]
 8000de4:	4b7a      	ldr	r3, [pc, #488]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dec:	617b      	str	r3, [r7, #20]
 8000dee:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df0:	4b77      	ldr	r3, [pc, #476]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000df2:	699b      	ldr	r3, [r3, #24]
 8000df4:	4a76      	ldr	r2, [pc, #472]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000df6:	f043 0310 	orr.w	r3, r3, #16
 8000dfa:	6193      	str	r3, [r2, #24]
 8000dfc:	4b74      	ldr	r3, [pc, #464]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	f003 0310 	and.w	r3, r3, #16
 8000e04:	613b      	str	r3, [r7, #16]
 8000e06:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	4b71      	ldr	r3, [pc, #452]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	4a70      	ldr	r2, [pc, #448]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	6193      	str	r3, [r2, #24]
 8000e14:	4b6e      	ldr	r3, [pc, #440]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e16:	699b      	ldr	r3, [r3, #24]
 8000e18:	f003 0304 	and.w	r3, r3, #4
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	4b6b      	ldr	r3, [pc, #428]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a6a      	ldr	r2, [pc, #424]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e26:	f043 0308 	orr.w	r3, r3, #8
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b68      	ldr	r3, [pc, #416]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0308 	and.w	r3, r3, #8
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e38:	4b65      	ldr	r3, [pc, #404]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a64      	ldr	r2, [pc, #400]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b62      	ldr	r3, [pc, #392]	; (8000fd0 <MX_GPIO_Init+0x20c>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0320 	and.w	r3, r3, #32
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2107      	movs	r1, #7
 8000e54:	485f      	ldr	r0, [pc, #380]	; (8000fd4 <MX_GPIO_Init+0x210>)
 8000e56:	f001 faf6 	bl	8002446 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	210c      	movs	r1, #12
 8000e5e:	485e      	ldr	r0, [pc, #376]	; (8000fd8 <MX_GPIO_Init+0x214>)
 8000e60:	f001 faf1 	bl	8002446 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	21f0      	movs	r1, #240	; 0xf0
 8000e68:	485c      	ldr	r0, [pc, #368]	; (8000fdc <MX_GPIO_Init+0x218>)
 8000e6a:	f001 faec 	bl	8002446 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2123      	movs	r1, #35	; 0x23
 8000e72:	485b      	ldr	r0, [pc, #364]	; (8000fe0 <MX_GPIO_Init+0x21c>)
 8000e74:	f001 fae7 	bl	8002446 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3, GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f243 0108 	movw	r1, #12296	; 0x3008
 8000e7e:	4859      	ldr	r0, [pc, #356]	; (8000fe4 <MX_GPIO_Init+0x220>)
 8000e80:	f001 fae1 	bl	8002446 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 8000e84:	2307      	movs	r3, #7
 8000e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e90:	2303      	movs	r3, #3
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e94:	f107 0318 	add.w	r3, r7, #24
 8000e98:	4619      	mov	r1, r3
 8000e9a:	484e      	ldr	r0, [pc, #312]	; (8000fd4 <MX_GPIO_Init+0x210>)
 8000e9c:	f001 f924 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ea0:	2308      	movs	r3, #8
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eac:	f107 0318 	add.w	r3, r7, #24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4848      	ldr	r0, [pc, #288]	; (8000fd4 <MX_GPIO_Init+0x210>)
 8000eb4:	f001 f918 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000eb8:	2310      	movs	r3, #16
 8000eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ebc:	4b4a      	ldr	r3, [pc, #296]	; (8000fe8 <MX_GPIO_Init+0x224>)
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ec4:	f107 0318 	add.w	r3, r7, #24
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4842      	ldr	r0, [pc, #264]	; (8000fd4 <MX_GPIO_Init+0x210>)
 8000ecc:	f001 f90c 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ed4:	4b45      	ldr	r3, [pc, #276]	; (8000fec <MX_GPIO_Init+0x228>)
 8000ed6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000edc:	f107 0318 	add.w	r3, r7, #24
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	483e      	ldr	r0, [pc, #248]	; (8000fdc <MX_GPIO_Init+0x218>)
 8000ee4:	f001 f900 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef4:	f107 0318 	add.w	r3, r7, #24
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4837      	ldr	r0, [pc, #220]	; (8000fd8 <MX_GPIO_Init+0x214>)
 8000efc:	f001 f8f4 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f00:	230c      	movs	r3, #12
 8000f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f04:	2301      	movs	r3, #1
 8000f06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f10:	f107 0318 	add.w	r3, r7, #24
 8000f14:	4619      	mov	r1, r3
 8000f16:	4830      	ldr	r0, [pc, #192]	; (8000fd8 <MX_GPIO_Init+0x214>)
 8000f18:	f001 f8e6 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f1c:	2330      	movs	r3, #48	; 0x30
 8000f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f20:	2301      	movs	r3, #1
 8000f22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2c:	f107 0318 	add.w	r3, r7, #24
 8000f30:	4619      	mov	r1, r3
 8000f32:	482a      	ldr	r0, [pc, #168]	; (8000fdc <MX_GPIO_Init+0x218>)
 8000f34:	f001 f8d8 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8000f38:	2323      	movs	r3, #35	; 0x23
 8000f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 0318 	add.w	r3, r7, #24
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4824      	ldr	r0, [pc, #144]	; (8000fe0 <MX_GPIO_Init+0x21c>)
 8000f50:	f001 f8ca 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000f54:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000f58:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f62:	f107 0318 	add.w	r3, r7, #24
 8000f66:	4619      	mov	r1, r3
 8000f68:	481d      	ldr	r0, [pc, #116]	; (8000fe0 <MX_GPIO_Init+0x21c>)
 8000f6a:	f001 f8bd 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3;
 8000f6e:	f243 0308 	movw	r3, #12296	; 0x3008
 8000f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f74:	2301      	movs	r3, #1
 8000f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f80:	f107 0318 	add.w	r3, r7, #24
 8000f84:	4619      	mov	r1, r3
 8000f86:	4817      	ldr	r0, [pc, #92]	; (8000fe4 <MX_GPIO_Init+0x220>)
 8000f88:	f001 f8ae 	bl	80020e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f8c:	23c0      	movs	r3, #192	; 0xc0
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f90:	2311      	movs	r3, #17
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9c:	f107 0318 	add.w	r3, r7, #24
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	480e      	ldr	r0, [pc, #56]	; (8000fdc <MX_GPIO_Init+0x218>)
 8000fa4:	f001 f8a0 	bl	80020e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2100      	movs	r1, #0
 8000fac:	2009      	movs	r0, #9
 8000fae:	f001 f864 	bl	800207a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000fb2:	2009      	movs	r0, #9
 8000fb4:	f001 f87d 	bl	80020b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2100      	movs	r1, #0
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f001 f85c 	bl	800207a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000fc2:	200a      	movs	r0, #10
 8000fc4:	f001 f875 	bl	80020b2 <HAL_NVIC_EnableIRQ>

}
 8000fc8:	bf00      	nop
 8000fca:	3728      	adds	r7, #40	; 0x28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40011800 	.word	0x40011800
 8000fd8:	40010800 	.word	0x40010800
 8000fdc:	40011000 	.word	0x40011000
 8000fe0:	40010c00 	.word	0x40010c00
 8000fe4:	40011400 	.word	0x40011400
 8000fe8:	10110000 	.word	0x10110000
 8000fec:	10210000 	.word	0x10210000

08000ff0 <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	e002      	b.n	8001000 <Delay+0x10>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f9      	bne.n	8000ffa <Delay+0xa>
 8001006:	bf00      	nop
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr

08001012 <LCD_INIT>:

void LCD_INIT ( void )
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8001018:	2001      	movs	r0, #1
 800101a:	f000 f829 	bl	8001070 <LCD_BackLed_Control>
	LCD_Rst();
 800101e:	f000 f80f 	bl	8001040 <LCD_Rst>
	LCD_REG_Config();
 8001022:	f000 f85f 	bl	80010e4 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8001026:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001030:	22f0      	movs	r2, #240	; 0xf0
 8001032:	2100      	movs	r1, #0
 8001034:	2000      	movs	r0, #0
 8001036:	f000 f9e6 	bl	8001406 <LCD_Clear>
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2102      	movs	r1, #2
 8001048:	4807      	ldr	r0, [pc, #28]	; (8001068 <LCD_Rst+0x28>)
 800104a:	f001 f9fc 	bl	8002446 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 800104e:	4807      	ldr	r0, [pc, #28]	; (800106c <LCD_Rst+0x2c>)
 8001050:	f7ff ffce 	bl	8000ff0 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2102      	movs	r1, #2
 8001058:	4803      	ldr	r0, [pc, #12]	; (8001068 <LCD_Rst+0x28>)
 800105a:	f001 f9f4 	bl	8002446 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <LCD_Rst+0x2c>)
 8001060:	f7ff ffc6 	bl	8000ff0 <Delay>
}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40011800 	.word	0x40011800
 800106c:	0002bffc 	.word	0x0002bffc

08001070 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d006      	beq.n	800108e <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001086:	4807      	ldr	r0, [pc, #28]	; (80010a4 <LCD_BackLed_Control+0x34>)
 8001088:	f001 f9dd 	bl	8002446 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 800108c:	e005      	b.n	800109a <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 800108e:	2201      	movs	r2, #1
 8001090:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001094:	4803      	ldr	r0, [pc, #12]	; (80010a4 <LCD_BackLed_Control+0x34>)
 8001096:	f001 f9d6 	bl	8002446 <HAL_GPIO_WritePin>
}
 800109a:	bf00      	nop
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40011400 	.word	0x40011400

080010a8 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80010b2:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	8013      	strh	r3, [r2, #0]
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80010ce:	4a04      	ldr	r2, [pc, #16]	; (80010e0 <LCD_Write_Data+0x1c>)
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	8013      	strh	r3, [r2, #0]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	60020000 	.word	0x60020000

080010e4 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 80010e8:	20cf      	movs	r0, #207	; 0xcf
 80010ea:	f7ff ffdd 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff ffe8 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 80010f4:	2081      	movs	r0, #129	; 0x81
 80010f6:	f7ff ffe5 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 80010fa:	2030      	movs	r0, #48	; 0x30
 80010fc:	f7ff ffe2 	bl	80010c4 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001100:	20ed      	movs	r0, #237	; 0xed
 8001102:	f7ff ffd1 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8001106:	2064      	movs	r0, #100	; 0x64
 8001108:	f7ff ffdc 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 800110c:	2003      	movs	r0, #3
 800110e:	f7ff ffd9 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8001112:	2012      	movs	r0, #18
 8001114:	f7ff ffd6 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001118:	2081      	movs	r0, #129	; 0x81
 800111a:	f7ff ffd3 	bl	80010c4 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 800111e:	20e8      	movs	r0, #232	; 0xe8
 8001120:	f7ff ffc2 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8001124:	2085      	movs	r0, #133	; 0x85
 8001126:	f7ff ffcd 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 800112a:	2010      	movs	r0, #16
 800112c:	f7ff ffca 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001130:	2078      	movs	r0, #120	; 0x78
 8001132:	f7ff ffc7 	bl	80010c4 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8001136:	20cb      	movs	r0, #203	; 0xcb
 8001138:	f7ff ffb6 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 800113c:	2039      	movs	r0, #57	; 0x39
 800113e:	f7ff ffc1 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8001142:	202c      	movs	r0, #44	; 0x2c
 8001144:	f7ff ffbe 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff ffbb 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 800114e:	2034      	movs	r0, #52	; 0x34
 8001150:	f7ff ffb8 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8001154:	2002      	movs	r0, #2
 8001156:	f7ff ffb5 	bl	80010c4 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 800115a:	20f7      	movs	r0, #247	; 0xf7
 800115c:	f7ff ffa4 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8001160:	2020      	movs	r0, #32
 8001162:	f7ff ffaf 	bl	80010c4 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8001166:	20ea      	movs	r0, #234	; 0xea
 8001168:	f7ff ff9e 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff ffa9 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001172:	2000      	movs	r0, #0
 8001174:	f7ff ffa6 	bl	80010c4 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8001178:	20b1      	movs	r0, #177	; 0xb1
 800117a:	f7ff ff95 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800117e:	2000      	movs	r0, #0
 8001180:	f7ff ffa0 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001184:	201b      	movs	r0, #27
 8001186:	f7ff ff9d 	bl	80010c4 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 800118a:	20b6      	movs	r0, #182	; 0xb6
 800118c:	f7ff ff8c 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8001190:	200a      	movs	r0, #10
 8001192:	f7ff ff97 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8001196:	20a2      	movs	r0, #162	; 0xa2
 8001198:	f7ff ff94 	bl	80010c4 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 800119c:	20c0      	movs	r0, #192	; 0xc0
 800119e:	f7ff ff83 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80011a2:	2035      	movs	r0, #53	; 0x35
 80011a4:	f7ff ff8e 	bl	80010c4 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80011a8:	20c1      	movs	r0, #193	; 0xc1
 80011aa:	f7ff ff7d 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80011ae:	2011      	movs	r0, #17
 80011b0:	f7ff ff88 	bl	80010c4 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80011b4:	20c5      	movs	r0, #197	; 0xc5
 80011b6:	f7ff ff77 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80011ba:	2045      	movs	r0, #69	; 0x45
 80011bc:	f7ff ff82 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80011c0:	2045      	movs	r0, #69	; 0x45
 80011c2:	f7ff ff7f 	bl	80010c4 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80011c6:	20c7      	movs	r0, #199	; 0xc7
 80011c8:	f7ff ff6e 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 80011cc:	20a2      	movs	r0, #162	; 0xa2
 80011ce:	f7ff ff79 	bl	80010c4 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 80011d2:	20f2      	movs	r0, #242	; 0xf2
 80011d4:	f7ff ff68 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff ff73 	bl	80010c4 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 80011de:	2026      	movs	r0, #38	; 0x26
 80011e0:	f7ff ff62 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 80011e4:	2001      	movs	r0, #1
 80011e6:	f7ff ff6d 	bl	80010c4 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 80011ea:	20e0      	movs	r0, #224	; 0xe0
 80011ec:	f7ff ff5c 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 80011f0:	200f      	movs	r0, #15
 80011f2:	f7ff ff67 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 80011f6:	2026      	movs	r0, #38	; 0x26
 80011f8:	f7ff ff64 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 80011fc:	2024      	movs	r0, #36	; 0x24
 80011fe:	f7ff ff61 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8001202:	200b      	movs	r0, #11
 8001204:	f7ff ff5e 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001208:	200e      	movs	r0, #14
 800120a:	f7ff ff5b 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800120e:	2009      	movs	r0, #9
 8001210:	f7ff ff58 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8001214:	2054      	movs	r0, #84	; 0x54
 8001216:	f7ff ff55 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 800121a:	20a8      	movs	r0, #168	; 0xa8
 800121c:	f7ff ff52 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001220:	2046      	movs	r0, #70	; 0x46
 8001222:	f7ff ff4f 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8001226:	200c      	movs	r0, #12
 8001228:	f7ff ff4c 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 800122c:	2017      	movs	r0, #23
 800122e:	f7ff ff49 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001232:	2009      	movs	r0, #9
 8001234:	f7ff ff46 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001238:	200f      	movs	r0, #15
 800123a:	f7ff ff43 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800123e:	2007      	movs	r0, #7
 8001240:	f7ff ff40 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff ff3d 	bl	80010c4 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 800124a:	20e1      	movs	r0, #225	; 0xe1
 800124c:	f7ff ff2c 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001250:	2000      	movs	r0, #0
 8001252:	f7ff ff37 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8001256:	2019      	movs	r0, #25
 8001258:	f7ff ff34 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 800125c:	201b      	movs	r0, #27
 800125e:	f7ff ff31 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8001262:	2004      	movs	r0, #4
 8001264:	f7ff ff2e 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001268:	2010      	movs	r0, #16
 800126a:	f7ff ff2b 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800126e:	2007      	movs	r0, #7
 8001270:	f7ff ff28 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8001274:	202a      	movs	r0, #42	; 0x2a
 8001276:	f7ff ff25 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 800127a:	2047      	movs	r0, #71	; 0x47
 800127c:	f7ff ff22 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8001280:	2039      	movs	r0, #57	; 0x39
 8001282:	f7ff ff1f 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001286:	2003      	movs	r0, #3
 8001288:	f7ff ff1c 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 800128c:	2006      	movs	r0, #6
 800128e:	f7ff ff19 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8001292:	2006      	movs	r0, #6
 8001294:	f7ff ff16 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8001298:	2030      	movs	r0, #48	; 0x30
 800129a:	f7ff ff13 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 800129e:	2038      	movs	r0, #56	; 0x38
 80012a0:	f7ff ff10 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80012a4:	200f      	movs	r0, #15
 80012a6:	f7ff ff0d 	bl	80010c4 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80012aa:	2036      	movs	r0, #54	; 0x36
 80012ac:	f7ff fefc 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80012b0:	20c8      	movs	r0, #200	; 0xc8
 80012b2:	f7ff ff07 	bl	80010c4 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80012b6:	202a      	movs	r0, #42	; 0x2a
 80012b8:	f7ff fef6 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff ff01 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80012c2:	2000      	movs	r0, #0
 80012c4:	f7ff fefe 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80012c8:	2000      	movs	r0, #0
 80012ca:	f7ff fefb 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80012ce:	20ef      	movs	r0, #239	; 0xef
 80012d0:	f7ff fef8 	bl	80010c4 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 80012d4:	202b      	movs	r0, #43	; 0x2b
 80012d6:	f7ff fee7 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80012da:	2000      	movs	r0, #0
 80012dc:	f7ff fef2 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7ff feef 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 80012e6:	2001      	movs	r0, #1
 80012e8:	f7ff feec 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 80012ec:	203f      	movs	r0, #63	; 0x3f
 80012ee:	f7ff fee9 	bl	80010c4 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 80012f2:	203a      	movs	r0, #58	; 0x3a
 80012f4:	f7ff fed8 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 80012f8:	2055      	movs	r0, #85	; 0x55
 80012fa:	f7ff fee3 	bl	80010c4 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 80012fe:	2011      	movs	r0, #17
 8001300:	f7ff fed2 	bl	80010a8 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8001304:	4803      	ldr	r0, [pc, #12]	; (8001314 <LCD_REG_Config+0x230>)
 8001306:	f7ff fe73 	bl	8000ff0 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 800130a:	2029      	movs	r0, #41	; 0x29
 800130c:	f7ff fecc 	bl	80010a8 <LCD_Write_Cmd>
	
	
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	0002bffc 	.word	0x0002bffc

08001318 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4604      	mov	r4, r0
 8001320:	4608      	mov	r0, r1
 8001322:	4611      	mov	r1, r2
 8001324:	461a      	mov	r2, r3
 8001326:	4623      	mov	r3, r4
 8001328:	80fb      	strh	r3, [r7, #6]
 800132a:	4603      	mov	r3, r0
 800132c:	80bb      	strh	r3, [r7, #4]
 800132e:	460b      	mov	r3, r1
 8001330:	807b      	strh	r3, [r7, #2]
 8001332:	4613      	mov	r3, r2
 8001334:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8001336:	202a      	movs	r0, #42	; 0x2a
 8001338:	f7ff feb6 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	0a1b      	lsrs	r3, r3, #8
 8001340:	b29b      	uxth	r3, r3
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff febe 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	b29b      	uxth	r3, r3
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff feb8 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	887b      	ldrh	r3, [r7, #2]
 8001358:	4413      	add	r3, r2
 800135a:	3b01      	subs	r3, #1
 800135c:	121b      	asrs	r3, r3, #8
 800135e:	b29b      	uxth	r3, r3
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff feaf 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8001366:	88fa      	ldrh	r2, [r7, #6]
 8001368:	887b      	ldrh	r3, [r7, #2]
 800136a:	4413      	add	r3, r2
 800136c:	b29b      	uxth	r3, r3
 800136e:	3b01      	subs	r3, #1
 8001370:	b29b      	uxth	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	b29b      	uxth	r3, r3
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fea4 	bl	80010c4 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 800137c:	202b      	movs	r0, #43	; 0x2b
 800137e:	f7ff fe93 	bl	80010a8 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8001382:	88bb      	ldrh	r3, [r7, #4]
 8001384:	0a1b      	lsrs	r3, r3, #8
 8001386:	b29b      	uxth	r3, r3
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe9b 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 800138e:	88bb      	ldrh	r3, [r7, #4]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	b29b      	uxth	r3, r3
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fe95 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 800139a:	88ba      	ldrh	r2, [r7, #4]
 800139c:	883b      	ldrh	r3, [r7, #0]
 800139e:	4413      	add	r3, r2
 80013a0:	3b01      	subs	r3, #1
 80013a2:	121b      	asrs	r3, r3, #8
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fe8c 	bl	80010c4 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80013ac:	88ba      	ldrh	r2, [r7, #4]
 80013ae:	883b      	ldrh	r3, [r7, #0]
 80013b0:	4413      	add	r3, r2
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	3b01      	subs	r3, #1
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fe81 	bl	80010c4 <LCD_Write_Data>
	
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}

080013ca <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b084      	sub	sp, #16
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
 80013d2:	460b      	mov	r3, r1
 80013d4:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 80013da:	202c      	movs	r0, #44	; 0x2c
 80013dc:	f7ff fe64 	bl	80010a8 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	e006      	b.n	80013f4 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fe6b 	bl	80010c4 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fa      	ldr	r2, [r7, #12]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d3f4      	bcc.n	80013e6 <LCD_FillColor+0x1c>
		
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001406:	b590      	push	{r4, r7, lr}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	4604      	mov	r4, r0
 800140e:	4608      	mov	r0, r1
 8001410:	4611      	mov	r1, r2
 8001412:	461a      	mov	r2, r3
 8001414:	4623      	mov	r3, r4
 8001416:	80fb      	strh	r3, [r7, #6]
 8001418:	4603      	mov	r3, r0
 800141a:	80bb      	strh	r3, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
 8001420:	4613      	mov	r3, r2
 8001422:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001424:	883b      	ldrh	r3, [r7, #0]
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	88b9      	ldrh	r1, [r7, #4]
 800142a:	88f8      	ldrh	r0, [r7, #6]
 800142c:	f7ff ff74 	bl	8001318 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	883a      	ldrh	r2, [r7, #0]
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	461a      	mov	r2, r3
 800143a:	8b3b      	ldrh	r3, [r7, #24]
 800143c:	4619      	mov	r1, r3
 800143e:	4610      	mov	r0, r2
 8001440:	f7ff ffc3 	bl	80013ca <LCD_FillColor>
	
}
 8001444:	bf00      	nop
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	bd90      	pop	{r4, r7, pc}

0800144c <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, uint8_t cChar )
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	80fb      	strh	r3, [r7, #6]
 8001456:	460b      	mov	r3, r1
 8001458:	80bb      	strh	r3, [r7, #4]
 800145a:	4613      	mov	r3, r2
 800145c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 800145e:	78fb      	ldrb	r3, [r7, #3]
 8001460:	3b20      	subs	r3, #32
 8001462:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001464:	88b9      	ldrh	r1, [r7, #4]
 8001466:	88f8      	ldrh	r0, [r7, #6]
 8001468:	2310      	movs	r3, #16
 800146a:	2208      	movs	r2, #8
 800146c:	f7ff ff54 	bl	8001318 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001470:	202c      	movs	r0, #44	; 0x2c
 8001472:	f7ff fe19 	bl	80010a8 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001476:	2300      	movs	r3, #0
 8001478:	73bb      	strb	r3, [r7, #14]
 800147a:	e023      	b.n	80014c4 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 800147c:	7b3a      	ldrb	r2, [r7, #12]
 800147e:	7bbb      	ldrb	r3, [r7, #14]
 8001480:	4914      	ldr	r1, [pc, #80]	; (80014d4 <LCD_DrawChar+0x88>)
 8001482:	0112      	lsls	r2, r2, #4
 8001484:	440a      	add	r2, r1
 8001486:	4413      	add	r3, r2
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800148c:	2300      	movs	r3, #0
 800148e:	737b      	strb	r3, [r7, #13]
 8001490:	e012      	b.n	80014b8 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 8001492:	7bfb      	ldrb	r3, [r7, #15]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b00      	cmp	r3, #0
 800149a:	d003      	beq.n	80014a4 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 800149c:	201f      	movs	r0, #31
 800149e:	f7ff fe11 	bl	80010c4 <LCD_Write_Data>
 80014a2:	e003      	b.n	80014ac <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80014a4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80014a8:	f7ff fe0c 	bl	80010c4 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	085b      	lsrs	r3, r3, #1
 80014b0:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80014b2:	7b7b      	ldrb	r3, [r7, #13]
 80014b4:	3301      	adds	r3, #1
 80014b6:	737b      	strb	r3, [r7, #13]
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	d9e9      	bls.n	8001492 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	3301      	adds	r3, #1
 80014c2:	73bb      	strb	r3, [r7, #14]
 80014c4:	7bbb      	ldrb	r3, [r7, #14]
 80014c6:	2b0f      	cmp	r3, #15
 80014c8:	d9d8      	bls.n	800147c <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 80014ca:	bf00      	nop
 80014cc:	bf00      	nop
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	08003ed0 	.word	0x08003ed0

080014d8 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, uint8_t * pStr )
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	603a      	str	r2, [r7, #0]
 80014e2:	80fb      	strh	r3, [r7, #6]
 80014e4:	460b      	mov	r3, r1
 80014e6:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80014e8:	e01c      	b.n	8001524 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	2be8      	cmp	r3, #232	; 0xe8
 80014ee:	d904      	bls.n	80014fa <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80014f0:	2300      	movs	r3, #0
 80014f2:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80014f4:	88bb      	ldrh	r3, [r7, #4]
 80014f6:	3310      	adds	r3, #16
 80014f8:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80014fa:	88bb      	ldrh	r3, [r7, #4]
 80014fc:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001500:	d903      	bls.n	800150a <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001502:	2300      	movs	r3, #0
 8001504:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001506:	2300      	movs	r3, #0
 8001508:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	781a      	ldrb	r2, [r3, #0]
 800150e:	88b9      	ldrh	r1, [r7, #4]
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff ff9a 	bl	800144c <LCD_DrawChar>
		
		pStr ++;
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	3301      	adds	r3, #1
 800151c:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	3308      	adds	r3, #8
 8001522:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1de      	bne.n	80014ea <LCD_DrawString+0x12>
		
	}
	
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800153e:	f000 fc43 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001542:	f000 f823 	bl	800158c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001546:	f7ff fc3d 	bl	8000dc4 <MX_GPIO_Init>
  MX_FSMC_Init();
 800154a:	f7ff fb89 	bl	8000c60 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800154e:	f000 fb25 	bl	8001b9c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001552:	f000 fb4d 	bl	8001bf0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_INIT();
 8001556:	f7ff fd5c 	bl	8001012 <LCD_INIT>
		
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char input[5];
	  HAL_UART_Receive(&huart3, input, sizeof(input), 0xFFFF);
 800155a:	4639      	mov	r1, r7
 800155c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001560:	2205      	movs	r2, #5
 8001562:	4808      	ldr	r0, [pc, #32]	; (8001584 <main+0x4c>)
 8001564:	f001 fcf4 	bl	8002f50 <HAL_UART_Receive>
	  HAL_UART_Transmit(&huart1, input, sizeof(input), 0xFFFF);
 8001568:	4639      	mov	r1, r7
 800156a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800156e:	2205      	movs	r2, #5
 8001570:	4805      	ldr	r0, [pc, #20]	; (8001588 <main+0x50>)
 8001572:	f001 fc54 	bl	8002e1e <HAL_UART_Transmit>
	  mode(input[4]-'1'+1);
 8001576:	793b      	ldrb	r3, [r7, #4]
 8001578:	3b30      	subs	r3, #48	; 0x30
 800157a:	4618      	mov	r0, r3
 800157c:	f000 f852 	bl	8001624 <mode>
  {
 8001580:	e7eb      	b.n	800155a <main+0x22>
 8001582:	bf00      	nop
 8001584:	200001a8 	.word	0x200001a8
 8001588:	20000168 	.word	0x20000168

0800158c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b090      	sub	sp, #64	; 0x40
 8001590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001592:	f107 0318 	add.w	r3, r7, #24
 8001596:	2228      	movs	r2, #40	; 0x28
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f001 ffec 	bl	8003578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015ae:	2301      	movs	r3, #1
 80015b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015b8:	2300      	movs	r3, #0
 80015ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015bc:	2301      	movs	r3, #1
 80015be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015c0:	2302      	movs	r3, #2
 80015c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015ca:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d0:	f107 0318 	add.w	r3, r7, #24
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 ff71 	bl	80024bc <HAL_RCC_OscConfig>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015e0:	f000 f819 	bl	8001616 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e4:	230f      	movs	r3, #15
 80015e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2302      	movs	r3, #2
 80015ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2102      	movs	r1, #2
 80015fe:	4618      	mov	r0, r3
 8001600:	f001 f9c0 	bl	8002984 <HAL_RCC_ClockConfig>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800160a:	f000 f804 	bl	8001616 <Error_Handler>
  }
}
 800160e:	bf00      	nop
 8001610:	3740      	adds	r7, #64	; 0x40
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
	...

08001624 <mode>:
#include "process.h"
#include "CameraWithErrorCorrection.h"

extern uint8_t Ov7725_vsync;

void mode(int choice) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b0b6      	sub	sp, #216	; 0xd8
 8001628:	af02      	add	r7, sp, #8
 800162a:	6078      	str	r0, [r7, #4]
	switch (choice) {
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d004      	beq.n	800163c <mode+0x18>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b02      	cmp	r3, #2
 8001636:	f000 812e 	beq.w	8001896 <mode+0x272>
					break;
			}
			break;
		}
	}
}
 800163a:	e180      	b.n	800193e <mode+0x31a>
				AllFaces[54] = '\0';
 800163c:	2300      	movs	r3, #0
 800163e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
				HAL_UART_Receive(&huart1, &signal, 1, 0xFFFF);
 8001642:	f107 01ce 	add.w	r1, r7, #206	; 0xce
 8001646:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800164a:	2201      	movs	r2, #1
 800164c:	48be      	ldr	r0, [pc, #760]	; (8001948 <mode+0x324>)
 800164e:	f001 fc7f 	bl	8002f50 <HAL_UART_Receive>
				switch (signal) {
 8001652:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8001656:	3b31      	subs	r3, #49	; 0x31
 8001658:	2b03      	cmp	r3, #3
 800165a:	f200 8117 	bhi.w	800188c <mode+0x268>
 800165e:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <mode+0x40>)
 8001660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001664:	08001675 	.word	0x08001675
 8001668:	080016bb 	.word	0x080016bb
 800166c:	08001823 	.word	0x08001823
 8001670:	08001855 	.word	0x08001855
						char message_r[2], message_t = 'T';
 8001674:	2354      	movs	r3, #84	; 0x54
 8001676:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
						HAL_UART_Transmit(&huart3, &signal, 1, 0xFFFF);
 800167a:	f107 01ce 	add.w	r1, r7, #206	; 0xce
 800167e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001682:	2201      	movs	r2, #1
 8001684:	48b1      	ldr	r0, [pc, #708]	; (800194c <mode+0x328>)
 8001686:	f001 fbca 	bl	8002e1e <HAL_UART_Transmit>
						LCD_DrawChar(0,0,signal);
 800168a:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 800168e:	461a      	mov	r2, r3
 8001690:	2100      	movs	r1, #0
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff feda 	bl	800144c <LCD_DrawChar>
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);	// ok
 8001698:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 800169c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a0:	2202      	movs	r2, #2
 80016a2:	48aa      	ldr	r0, [pc, #680]	; (800194c <mode+0x328>)
 80016a4:	f001 fc54 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, &message_t, 1, 0xFFFF);
 80016a8:	f107 01cb 	add.w	r1, r7, #203	; 0xcb
 80016ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b0:	2201      	movs	r2, #1
 80016b2:	48a5      	ldr	r0, [pc, #660]	; (8001948 <mode+0x324>)
 80016b4:	f001 fbb3 	bl	8002e1e <HAL_UART_Transmit>
						break;
 80016b8:	e0e8      	b.n	800188c <mode+0x268>
						uint8_t face = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
						HAL_UART_Transmit(&huart3, &signal, 1, 0xFFFF);
 80016c0:	f107 01ce 	add.w	r1, r7, #206	; 0xce
 80016c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c8:	2201      	movs	r2, #1
 80016ca:	48a0      	ldr	r0, [pc, #640]	; (800194c <mode+0x328>)
 80016cc:	f001 fba7 	bl	8002e1e <HAL_UART_Transmit>
						while (face < 6) {
 80016d0:	e0a1      	b.n	8001816 <mode+0x1f2>
							char message_r, SquareOfOneFace[9], message_t = 'T';
 80016d2:	2354      	movs	r3, #84	; 0x54
 80016d4:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
							HAL_UART_Receive(&huart1, &message_r, 1, 0xFFFF);
 80016d8:	f107 01ca 	add.w	r1, r7, #202	; 0xca
 80016dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016e0:	2201      	movs	r2, #1
 80016e2:	4899      	ldr	r0, [pc, #612]	; (8001948 <mode+0x324>)
 80016e4:	f001 fc34 	bl	8002f50 <HAL_UART_Receive>
							while(Ov7725_Init() != SUCCESS);
 80016e8:	bf00      	nop
 80016ea:	f7fe fe59 	bl	80003a0 <Ov7725_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d1fa      	bne.n	80016ea <mode+0xc6>
							Ov7725_vsync = 0;
 80016f4:	4b96      	ldr	r3, [pc, #600]	; (8001950 <mode+0x32c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
							HAL_Delay(1000);
 80016fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016fe:	f000 fbc5 	bl	8001e8c <HAL_Delay>
								if (Ov7725_vsync == 2)
 8001702:	4b93      	ldr	r3, [pc, #588]	; (8001950 <mode+0x32c>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d1fb      	bne.n	8001702 <mode+0xde>
										FIFO_PREPARE;
 800170a:	4b92      	ldr	r3, [pc, #584]	; (8001954 <mode+0x330>)
 800170c:	2204      	movs	r2, #4
 800170e:	615a      	str	r2, [r3, #20]
 8001710:	4b91      	ldr	r3, [pc, #580]	; (8001958 <mode+0x334>)
 8001712:	2220      	movs	r2, #32
 8001714:	615a      	str	r2, [r3, #20]
 8001716:	4b90      	ldr	r3, [pc, #576]	; (8001958 <mode+0x334>)
 8001718:	2220      	movs	r2, #32
 800171a:	611a      	str	r2, [r3, #16]
 800171c:	4b8d      	ldr	r3, [pc, #564]	; (8001954 <mode+0x330>)
 800171e:	2204      	movs	r2, #4
 8001720:	611a      	str	r2, [r3, #16]
 8001722:	4b8d      	ldr	r3, [pc, #564]	; (8001958 <mode+0x334>)
 8001724:	2220      	movs	r2, #32
 8001726:	615a      	str	r2, [r3, #20]
 8001728:	4b8b      	ldr	r3, [pc, #556]	; (8001958 <mode+0x334>)
 800172a:	2220      	movs	r2, #32
 800172c:	611a      	str	r2, [r3, #16]
										ReadSquare(SquareOfOneFace);
 800172e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff f846 	bl	80007c4 <ReadSquare>
										break;
 8001738:	bf00      	nop
							LCD_Clear ( 0, 0, 240, 320, GREY );
 800173a:	f24f 73de 	movw	r3, #63454	; 0xf7de
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001744:	22f0      	movs	r2, #240	; 0xf0
 8001746:	2100      	movs	r1, #0
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff fe5c 	bl	8001406 <LCD_Clear>
							printFace(SquareOfOneFace);
 800174e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fdda 	bl	800030c <printFace>
								LCD_DrawChar(0,16,face+'1');
 8001758:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800175c:	3331      	adds	r3, #49	; 0x31
 800175e:	b2db      	uxtb	r3, r3
 8001760:	461a      	mov	r2, r3
 8001762:	2110      	movs	r1, #16
 8001764:	2000      	movs	r0, #0
 8001766:	f7ff fe71 	bl	800144c <LCD_DrawChar>
								HAL_UART_Receive(&huart3, correctionMessage, sizeof(correctionMessage), 0xFFFF);
 800176a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800176e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001772:	2207      	movs	r2, #7
 8001774:	4875      	ldr	r0, [pc, #468]	; (800194c <mode+0x328>)
 8001776:	f001 fbeb 	bl	8002f50 <HAL_UART_Receive>
								if (stringCompare(correctionMessage, "confirm", 7) == 0) {	// correct then
 800177a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800177e:	2207      	movs	r2, #7
 8001780:	4976      	ldr	r1, [pc, #472]	; (800195c <mode+0x338>)
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fda0 	bl	80002c8 <stringCompare>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d116      	bne.n	80017bc <mode+0x198>
									writeDataIntoAllFaces(AllFaces, SquareOfOneFace,face);	// write one face data into all face data
 800178e:	f897 20cf 	ldrb.w	r2, [r7, #207]	; 0xcf
 8001792:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8001796:	f107 030c 	add.w	r3, r7, #12
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fd42 	bl	8000224 <writeDataIntoAllFaces>
									HAL_UART_Transmit(&huart1, &message_t, 1, 0xFFFF);		// transmit signal to Control Board
 80017a0:	f107 01bf 	add.w	r1, r7, #191	; 0xbf
 80017a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a8:	2201      	movs	r2, #1
 80017aa:	4867      	ldr	r0, [pc, #412]	; (8001948 <mode+0x324>)
 80017ac:	f001 fb37 	bl	8002e1e <HAL_UART_Transmit>
									face++;
 80017b0:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 80017b4:	3301      	adds	r3, #1
 80017b6:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 80017ba:	e00f      	b.n	80017dc <mode+0x1b8>
									SquareOfOneFace[correctionMessage[0]-'1'] = (char) ((int) correctionMessage[1] - 32);// correct it and go back to receceive message from PC
 80017bc:	f897 20b9 	ldrb.w	r2, [r7, #185]	; 0xb9
 80017c0:	f897 30b8 	ldrb.w	r3, [r7, #184]	; 0xb8
 80017c4:	3b31      	subs	r3, #49	; 0x31
 80017c6:	3a20      	subs	r2, #32
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	33d0      	adds	r3, #208	; 0xd0
 80017cc:	443b      	add	r3, r7
 80017ce:	f803 2c10 	strb.w	r2, [r3, #-16]
									printFace(SquareOfOneFace);
 80017d2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fd98 	bl	800030c <printFace>
								if (face == 6)
 80017dc:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 80017e0:	2b06      	cmp	r3, #6
 80017e2:	d1b9      	bne.n	8001758 <mode+0x134>
							sprintf(temp, "%d", sizeof(AllFaces));
 80017e4:	2237      	movs	r2, #55	; 0x37
 80017e6:	495e      	ldr	r1, [pc, #376]	; (8001960 <mode+0x33c>)
 80017e8:	485e      	ldr	r0, [pc, #376]	; (8001964 <mode+0x340>)
 80017ea:	f001 fea5 	bl	8003538 <siprintf>
							LCD_DrawString(0, 16, temp);
 80017ee:	4a5d      	ldr	r2, [pc, #372]	; (8001964 <mode+0x340>)
 80017f0:	2110      	movs	r1, #16
 80017f2:	2000      	movs	r0, #0
 80017f4:	f7ff fe70 	bl	80014d8 <LCD_DrawString>
							HAL_UART_Transmit(&huart3, AllFaces, sizeof(AllFaces), 0xFFFF);		// transmit capture result to PC
 80017f8:	f107 010c 	add.w	r1, r7, #12
 80017fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001800:	2237      	movs	r2, #55	; 0x37
 8001802:	4852      	ldr	r0, [pc, #328]	; (800194c <mode+0x328>)
 8001804:	f001 fb0b 	bl	8002e1e <HAL_UART_Transmit>
							LCD_DrawString(0,0, AllFaces);
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	461a      	mov	r2, r3
 800180e:	2100      	movs	r1, #0
 8001810:	2000      	movs	r0, #0
 8001812:	f7ff fe61 	bl	80014d8 <LCD_DrawString>
						while (face < 6) {
 8001816:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800181a:	2b05      	cmp	r3, #5
 800181c:	f67f af59 	bls.w	80016d2 <mode+0xae>
						break;
 8001820:	e034      	b.n	800188c <mode+0x268>
						HAL_UART_Transmit(&huart3, &signal, 1, 0xFFFF);
 8001822:	f107 01ce 	add.w	r1, r7, #206	; 0xce
 8001826:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800182a:	2201      	movs	r2, #1
 800182c:	4847      	ldr	r0, [pc, #284]	; (800194c <mode+0x328>)
 800182e:	f001 faf6 	bl	8002e1e <HAL_UART_Transmit>
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);
 8001832:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001836:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183a:	2264      	movs	r2, #100	; 0x64
 800183c:	4843      	ldr	r0, [pc, #268]	; (800194c <mode+0x328>)
 800183e:	f001 fb87 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, message_r, sizeof(message_r), 0xFFFF);
 8001842:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001846:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800184a:	2264      	movs	r2, #100	; 0x64
 800184c:	483e      	ldr	r0, [pc, #248]	; (8001948 <mode+0x324>)
 800184e:	f001 fae6 	bl	8002e1e <HAL_UART_Transmit>
						break;
 8001852:	e01b      	b.n	800188c <mode+0x268>
						char message_r[2], message_t = 'T';
 8001854:	2354      	movs	r3, #84	; 0x54
 8001856:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
						HAL_UART_Transmit(&huart3, &signal, 1, 0xFFFF);
 800185a:	f107 01ce 	add.w	r1, r7, #206	; 0xce
 800185e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001862:	2201      	movs	r2, #1
 8001864:	4839      	ldr	r0, [pc, #228]	; (800194c <mode+0x328>)
 8001866:	f001 fada 	bl	8002e1e <HAL_UART_Transmit>
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);
 800186a:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800186e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001872:	2202      	movs	r2, #2
 8001874:	4835      	ldr	r0, [pc, #212]	; (800194c <mode+0x328>)
 8001876:	f001 fb6b 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, &message_t, 1, 0xFFFF);
 800187a:	f107 01b3 	add.w	r1, r7, #179	; 0xb3
 800187e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001882:	2201      	movs	r2, #1
 8001884:	4830      	ldr	r0, [pc, #192]	; (8001948 <mode+0x324>)
 8001886:	f001 faca 	bl	8002e1e <HAL_UART_Transmit>
						break;
 800188a:	bf00      	nop
				if (signal == '4')
 800188c:	f897 30ce 	ldrb.w	r3, [r7, #206]	; 0xce
 8001890:	2b34      	cmp	r3, #52	; 0x34
 8001892:	d051      	beq.n	8001938 <mode+0x314>
			while (1) {
 8001894:	e6d2      	b.n	800163c <mode+0x18>
				HAL_UART_Receive(&huart1, &signal, 1, 0xFFFF);
 8001896:	f107 01b2 	add.w	r1, r7, #178	; 0xb2
 800189a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800189e:	2201      	movs	r2, #1
 80018a0:	4829      	ldr	r0, [pc, #164]	; (8001948 <mode+0x324>)
 80018a2:	f001 fb55 	bl	8002f50 <HAL_UART_Receive>
				switch (signal) {
 80018a6:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 80018aa:	2b33      	cmp	r3, #51	; 0x33
 80018ac:	d02b      	beq.n	8001906 <mode+0x2e2>
 80018ae:	2b33      	cmp	r3, #51	; 0x33
 80018b0:	dc3d      	bgt.n	800192e <mode+0x30a>
 80018b2:	2b31      	cmp	r3, #49	; 0x31
 80018b4:	d002      	beq.n	80018bc <mode+0x298>
 80018b6:	2b32      	cmp	r3, #50	; 0x32
 80018b8:	d014      	beq.n	80018e4 <mode+0x2c0>
 80018ba:	e038      	b.n	800192e <mode+0x30a>
						char message_r[2], message_t = 'T';
 80018bc:	2354      	movs	r3, #84	; 0x54
 80018be:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);
 80018c2:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 80018c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ca:	2202      	movs	r2, #2
 80018cc:	481f      	ldr	r0, [pc, #124]	; (800194c <mode+0x328>)
 80018ce:	f001 fb3f 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, &message_t, 1, 0xFFFF);
 80018d2:	f107 01af 	add.w	r1, r7, #175	; 0xaf
 80018d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018da:	2201      	movs	r2, #1
 80018dc:	481a      	ldr	r0, [pc, #104]	; (8001948 <mode+0x324>)
 80018de:	f001 fa9e 	bl	8002e1e <HAL_UART_Transmit>
						break;
 80018e2:	e024      	b.n	800192e <mode+0x30a>
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);
 80018e4:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80018e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ec:	2264      	movs	r2, #100	; 0x64
 80018ee:	4817      	ldr	r0, [pc, #92]	; (800194c <mode+0x328>)
 80018f0:	f001 fb2e 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, message_r, sizeof(message_r), 0xFFFF);
 80018f4:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80018f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fc:	2264      	movs	r2, #100	; 0x64
 80018fe:	4812      	ldr	r0, [pc, #72]	; (8001948 <mode+0x324>)
 8001900:	f001 fa8d 	bl	8002e1e <HAL_UART_Transmit>
						break;
 8001904:	e013      	b.n	800192e <mode+0x30a>
						char message_r[2], message_t = 'T';
 8001906:	2354      	movs	r3, #84	; 0x54
 8001908:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
						HAL_UART_Receive(&huart3, message_r, sizeof(message_r), 0xFFFF);
 800190c:	f107 01ac 	add.w	r1, r7, #172	; 0xac
 8001910:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001914:	2202      	movs	r2, #2
 8001916:	480d      	ldr	r0, [pc, #52]	; (800194c <mode+0x328>)
 8001918:	f001 fb1a 	bl	8002f50 <HAL_UART_Receive>
						HAL_UART_Transmit(&huart1, &message_t, 1, 0xFFFF);
 800191c:	f107 01ab 	add.w	r1, r7, #171	; 0xab
 8001920:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001924:	2201      	movs	r2, #1
 8001926:	4808      	ldr	r0, [pc, #32]	; (8001948 <mode+0x324>)
 8001928:	f001 fa79 	bl	8002e1e <HAL_UART_Transmit>
						break;
 800192c:	bf00      	nop
				if (signal == '3')
 800192e:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8001932:	2b33      	cmp	r3, #51	; 0x33
 8001934:	d002      	beq.n	800193c <mode+0x318>
			while (1) {
 8001936:	e7ae      	b.n	8001896 <mode+0x272>
			break;
 8001938:	bf00      	nop
 800193a:	e000      	b.n	800193e <mode+0x31a>
			break;
 800193c:	bf00      	nop
}
 800193e:	bf00      	nop
 8001940:	37d0      	adds	r7, #208	; 0xd0
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000168 	.word	0x20000168
 800194c:	200001a8 	.word	0x200001a8
 8001950:	2000015c 	.word	0x2000015c
 8001954:	40010800 	.word	0x40010800
 8001958:	40011000 	.word	0x40011000
 800195c:	08003eb4 	.word	0x08003eb4
 8001960:	08003ebc 	.word	0x08003ebc
 8001964:	20000160 	.word	0x20000160

08001968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <HAL_MspInit+0x5c>)
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	4a14      	ldr	r2, [pc, #80]	; (80019c4 <HAL_MspInit+0x5c>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6193      	str	r3, [r2, #24]
 800197a:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_MspInit+0x5c>)
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <HAL_MspInit+0x5c>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a0e      	ldr	r2, [pc, #56]	; (80019c4 <HAL_MspInit+0x5c>)
 800198c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <HAL_MspInit+0x5c>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <HAL_MspInit+0x60>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <HAL_MspInit+0x60>)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010000 	.word	0x40010000

080019cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019dc:	e7fe      	b.n	80019dc <HardFault_Handler+0x4>

080019de <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e2:	e7fe      	b.n	80019e2 <MemManage_Handler+0x4>

080019e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <BusFault_Handler+0x4>

080019ea <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <UsageFault_Handler+0x4>

080019f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a18:	f000 fa1c 	bl	8001e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3) != RESET)
 8001a24:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <EXTI3_IRQHandler+0x64>)
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	f003 0308 	and.w	r3, r3, #8
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d023      	beq.n	8001a78 <EXTI3_IRQHandler+0x58>
  {
		if( Ov7725_vsync == 0 )
 8001a30:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <EXTI3_IRQHandler+0x68>)
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10f      	bne.n	8001a58 <EXTI3_IRQHandler+0x38>
    {
				FIFO_WRST_L(); 	                      
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <EXTI3_IRQHandler+0x6c>)
 8001a3a:	2210      	movs	r2, #16
 8001a3c:	615a      	str	r2, [r3, #20]
        FIFO_WE_H();	                      
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <EXTI3_IRQHandler+0x70>)
 8001a40:	2208      	movs	r2, #8
 8001a42:	611a      	str	r2, [r3, #16]
            
        Ov7725_vsync = 1;	   	
 8001a44:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <EXTI3_IRQHandler+0x68>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
        FIFO_WE_H();                         
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <EXTI3_IRQHandler+0x70>)
 8001a4c:	2208      	movs	r2, #8
 8001a4e:	611a      	str	r2, [r3, #16]
        FIFO_WRST_H();                     
 8001a50:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <EXTI3_IRQHandler+0x6c>)
 8001a52:	2210      	movs	r2, #16
 8001a54:	611a      	str	r2, [r3, #16]
 8001a56:	e009      	b.n	8001a6c <EXTI3_IRQHandler+0x4c>
    }
    else if( Ov7725_vsync == 1 )
 8001a58:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <EXTI3_IRQHandler+0x68>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d105      	bne.n	8001a6c <EXTI3_IRQHandler+0x4c>
    {
        FIFO_WE_L();                       
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <EXTI3_IRQHandler+0x70>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	615a      	str	r2, [r3, #20]
        Ov7725_vsync = 2;
 8001a66:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <EXTI3_IRQHandler+0x68>)
 8001a68:	2202      	movs	r2, #2
 8001a6a:	701a      	strb	r2, [r3, #0]
    }        
				
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <EXTI3_IRQHandler+0x64>)
 8001a6e:	2208      	movs	r2, #8
 8001a70:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 8001a72:	2008      	movs	r0, #8
 8001a74:	f000 fd18 	bl	80024a8 <HAL_GPIO_EXTI_Callback>
  }

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001a78:	2008      	movs	r0, #8
 8001a7a:	f000 fcfd 	bl	8002478 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40010400 	.word	0x40010400
 8001a88:	2000015c 	.word	0x2000015c
 8001a8c:	40011000 	.word	0x40011000
 8001a90:	40011400 	.word	0x40011400

08001a94 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 8001a98:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <EXTI4_IRQHandler+0x2c>)
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d008      	beq.n	8001ab6 <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <EXTI4_IRQHandler+0x30>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	701a      	strb	r2, [r3, #0]

	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <EXTI4_IRQHandler+0x2c>)
 8001aac:	2210      	movs	r2, #16
 8001aae:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8001ab0:	2010      	movs	r0, #16
 8001ab2:	f000 fcf9 	bl	80024a8 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001ab6:	2010      	movs	r0, #16
 8001ab8:	f000 fcde 	bl	8002478 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40010400 	.word	0x40010400
 8001ac4:	200001e8 	.word	0x200001e8

08001ac8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad0:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <_sbrk+0x5c>)
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <_sbrk+0x60>)
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d102      	bne.n	8001aea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <_sbrk+0x64>)
 8001ae6:	4a12      	ldr	r2, [pc, #72]	; (8001b30 <_sbrk+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <_sbrk+0x64>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d207      	bcs.n	8001b08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af8:	f001 fd46 	bl	8003588 <__errno>
 8001afc:	4603      	mov	r3, r0
 8001afe:	220c      	movs	r2, #12
 8001b00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b06:	e009      	b.n	8001b1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b08:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	4a05      	ldr	r2, [pc, #20]	; (8001b2c <_sbrk+0x64>)
 8001b18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20010000 	.word	0x20010000
 8001b28:	00000400 	.word	0x00000400
 8001b2c:	20000164 	.word	0x20000164
 8001b30:	20000338 	.word	0x20000338

08001b34 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001b38:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <SystemInit+0x5c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a14      	ldr	r2, [pc, #80]	; (8001b90 <SystemInit+0x5c>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001b44:	4b12      	ldr	r3, [pc, #72]	; (8001b90 <SystemInit+0x5c>)
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	4911      	ldr	r1, [pc, #68]	; (8001b90 <SystemInit+0x5c>)
 8001b4a:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <SystemInit+0x60>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <SystemInit+0x5c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <SystemInit+0x5c>)
 8001b56:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b5e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b60:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <SystemInit+0x5c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0a      	ldr	r2, [pc, #40]	; (8001b90 <SystemInit+0x5c>)
 8001b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b6a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <SystemInit+0x5c>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	4a07      	ldr	r2, [pc, #28]	; (8001b90 <SystemInit+0x5c>)
 8001b72:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b76:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <SystemInit+0x5c>)
 8001b7a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001b7e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <SystemInit+0x64>)
 8001b82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b86:	609a      	str	r2, [r3, #8]
#endif 
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr
 8001b90:	40021000 	.word	0x40021000
 8001b94:	f8ff0000 	.word	0xf8ff0000
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001ba2:	4a12      	ldr	r2, [pc, #72]	; (8001bec <MX_USART1_UART_Init+0x50>)
 8001ba4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bd2:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_USART1_UART_Init+0x4c>)
 8001bd4:	f001 f8d6 	bl	8002d84 <HAL_UART_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bde:	f7ff fd1a 	bl	8001616 <Error_Handler>
  }

}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000168 	.word	0x20000168
 8001bec:	40013800 	.word	0x40013800

08001bf0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001bf6:	4a12      	ldr	r2, [pc, #72]	; (8001c40 <MX_USART3_UART_Init+0x50>)
 8001bf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c02:	4b0e      	ldr	r3, [pc, #56]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c08:	4b0c      	ldr	r3, [pc, #48]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c0e:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c16:	220c      	movs	r2, #12
 8001c18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c26:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_USART3_UART_Init+0x4c>)
 8001c28:	f001 f8ac 	bl	8002d84 <HAL_UART_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c32:	f7ff fcf0 	bl	8001616 <Error_Handler>
  }

}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200001a8 	.word	0x200001a8
 8001c40:	40004800 	.word	0x40004800

08001c44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08c      	sub	sp, #48	; 0x30
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 031c 	add.w	r3, r7, #28
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a41      	ldr	r2, [pc, #260]	; (8001d64 <HAL_UART_MspInit+0x120>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d132      	bne.n	8001cca <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c64:	4b40      	ldr	r3, [pc, #256]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	4a3f      	ldr	r2, [pc, #252]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c6e:	6193      	str	r3, [r2, #24]
 8001c70:	4b3d      	ldr	r3, [pc, #244]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c78:	61bb      	str	r3, [r7, #24]
 8001c7a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a39      	ldr	r2, [pc, #228]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c82:	f043 0304 	orr.w	r3, r3, #4
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4830      	ldr	r0, [pc, #192]	; (8001d6c <HAL_UART_MspInit+0x128>)
 8001caa:	f000 fa1d 	bl	80020e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	482a      	ldr	r0, [pc, #168]	; (8001d6c <HAL_UART_MspInit+0x128>)
 8001cc4:	f000 fa10 	bl	80020e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001cc8:	e048      	b.n	8001d5c <HAL_UART_MspInit+0x118>
  else if(uartHandle->Instance==USART3)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a28      	ldr	r2, [pc, #160]	; (8001d70 <HAL_UART_MspInit+0x12c>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d143      	bne.n	8001d5c <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	4a23      	ldr	r2, [pc, #140]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001cda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cde:	61d3      	str	r3, [r2, #28]
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cec:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	4a1d      	ldr	r2, [pc, #116]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001cf2:	f043 0310 	orr.w	r3, r3, #16
 8001cf6:	6193      	str	r3, [r2, #24]
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <HAL_UART_MspInit+0x124>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	f003 0310 	and.w	r3, r3, #16
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d12:	f107 031c 	add.w	r3, r7, #28
 8001d16:	4619      	mov	r1, r3
 8001d18:	4816      	ldr	r0, [pc, #88]	; (8001d74 <HAL_UART_MspInit+0x130>)
 8001d1a:	f000 f9e5 	bl	80020e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d24:	2300      	movs	r3, #0
 8001d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2c:	f107 031c 	add.w	r3, r7, #28
 8001d30:	4619      	mov	r1, r3
 8001d32:	4810      	ldr	r0, [pc, #64]	; (8001d74 <HAL_UART_MspInit+0x130>)
 8001d34:	f000 f9d8 	bl	80020e8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <HAL_UART_MspInit+0x134>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d40:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001d44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d48:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d50:	f043 0310 	orr.w	r3, r3, #16
 8001d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d56:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <HAL_UART_MspInit+0x134>)
 8001d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5a:	6053      	str	r3, [r2, #4]
}
 8001d5c:	bf00      	nop
 8001d5e:	3730      	adds	r7, #48	; 0x30
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40013800 	.word	0x40013800
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	40004800 	.word	0x40004800
 8001d74:	40011000 	.word	0x40011000
 8001d78:	40010000 	.word	0x40010000

08001d7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d7c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d7e:	e003      	b.n	8001d88 <LoopCopyDataInit>

08001d80 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d82:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d84:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d86:	3104      	adds	r1, #4

08001d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d88:	480a      	ldr	r0, [pc, #40]	; (8001db4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d8c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d8e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d90:	d3f6      	bcc.n	8001d80 <CopyDataInit>
  ldr r2, =_sbss
 8001d92:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d94:	e002      	b.n	8001d9c <LoopFillZerobss>

08001d96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d96:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d98:	f842 3b04 	str.w	r3, [r2], #4

08001d9c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d9c:	4b08      	ldr	r3, [pc, #32]	; (8001dc0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d9e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001da0:	d3f9      	bcc.n	8001d96 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001da2:	f7ff fec7 	bl	8001b34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001da6:	f001 fbf5 	bl	8003594 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001daa:	f7ff fbc5 	bl	8001538 <main>
  bx lr
 8001dae:	4770      	bx	lr
  ldr r3, =_sidata
 8001db0:	08004514 	.word	0x08004514
  ldr r0, =_sdata
 8001db4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001db8:	200000f8 	.word	0x200000f8
  ldr r2, =_sbss
 8001dbc:	200000f8 	.word	0x200000f8
  ldr r3, = _ebss
 8001dc0:	20000338 	.word	0x20000338

08001dc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dc4:	e7fe      	b.n	8001dc4 <ADC1_2_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <HAL_Init+0x28>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a07      	ldr	r2, [pc, #28]	; (8001df0 <HAL_Init+0x28>)
 8001dd2:	f043 0310 	orr.w	r3, r3, #16
 8001dd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd8:	2003      	movs	r0, #3
 8001dda:	f000 f943 	bl	8002064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f000 f808 	bl	8001df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de4:	f7ff fdc0 	bl	8001968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40022000 	.word	0x40022000

08001df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dfc:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_InitTick+0x54>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <HAL_InitTick+0x58>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4619      	mov	r1, r3
 8001e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f95b 	bl	80020ce <HAL_SYSTICK_Config>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00e      	b.n	8001e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b0f      	cmp	r3, #15
 8001e26:	d80a      	bhi.n	8001e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e30:	f000 f923 	bl	800207a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e34:	4a06      	ldr	r2, [pc, #24]	; (8001e50 <HAL_InitTick+0x5c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e000      	b.n	8001e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	2000009c 	.word	0x2000009c
 8001e4c:	200000a4 	.word	0x200000a4
 8001e50:	200000a0 	.word	0x200000a0

08001e54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e58:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_IncTick+0x1c>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_IncTick+0x20>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4413      	add	r3, r2
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <HAL_IncTick+0x20>)
 8001e66:	6013      	str	r3, [r2, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	200000a4 	.word	0x200000a4
 8001e74:	200001ec 	.word	0x200001ec

08001e78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b02      	ldr	r3, [pc, #8]	; (8001e88 <HAL_GetTick+0x10>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr
 8001e88:	200001ec 	.word	0x200001ec

08001e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff fff0 	bl	8001e78 <HAL_GetTick>
 8001e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ea4:	d005      	beq.n	8001eb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea6:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <HAL_Delay+0x44>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4413      	add	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb2:	bf00      	nop
 8001eb4:	f7ff ffe0 	bl	8001e78 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d8f7      	bhi.n	8001eb4 <HAL_Delay+0x28>
  {
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200000a4 	.word	0x200000a4

08001ed4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <NVIC_SetPriorityGrouping+0x44>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f06:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <NVIC_SetPriorityGrouping+0x44>)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	60d3      	str	r3, [r2, #12]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <NVIC_GetPriorityGrouping+0x18>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 0307 	and.w	r3, r3, #7
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	f003 021f 	and.w	r2, r3, #31
 8001f48:	4906      	ldr	r1, [pc, #24]	; (8001f64 <NVIC_EnableIRQ+0x2c>)
 8001f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4e:	095b      	lsrs	r3, r3, #5
 8001f50:	2001      	movs	r0, #1
 8001f52:	fa00 f202 	lsl.w	r2, r0, r2
 8001f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	da0b      	bge.n	8001f94 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	; (8001fb4 <NVIC_SetPriority+0x4c>)
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	f003 030f 	and.w	r3, r3, #15
 8001f88:	3b04      	subs	r3, #4
 8001f8a:	0112      	lsls	r2, r2, #4
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	440b      	add	r3, r1
 8001f90:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f92:	e009      	b.n	8001fa8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	4907      	ldr	r1, [pc, #28]	; (8001fb8 <NVIC_SetPriority+0x50>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	0112      	lsls	r2, r2, #4
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00
 8001fb8:	e000e100 	.word	0xe000e100

08001fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	; 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f1c3 0307 	rsb	r3, r3, #7
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	bf28      	it	cs
 8001fda:	2304      	movcs	r3, #4
 8001fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2b06      	cmp	r3, #6
 8001fe4:	d902      	bls.n	8001fec <NVIC_EncodePriority+0x30>
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3b03      	subs	r3, #3
 8001fea:	e000      	b.n	8001fee <NVIC_EncodePriority+0x32>
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	401a      	ands	r2, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002004:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43d9      	mvns	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002014:	4313      	orrs	r3, r2
         );
}
 8002016:	4618      	mov	r0, r3
 8002018:	3724      	adds	r7, #36	; 0x24
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002030:	d301      	bcc.n	8002036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002032:	2301      	movs	r3, #1
 8002034:	e00f      	b.n	8002056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002036:	4a0a      	ldr	r2, [pc, #40]	; (8002060 <SysTick_Config+0x40>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800203e:	210f      	movs	r1, #15
 8002040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002044:	f7ff ff90 	bl	8001f68 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002048:	4b05      	ldr	r3, [pc, #20]	; (8002060 <SysTick_Config+0x40>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800204e:	4b04      	ldr	r3, [pc, #16]	; (8002060 <SysTick_Config+0x40>)
 8002050:	2207      	movs	r2, #7
 8002052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	e000e010 	.word	0xe000e010

08002064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff31 	bl	8001ed4 <NVIC_SetPriorityGrouping>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
 8002086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800208c:	f7ff ff46 	bl	8001f1c <NVIC_GetPriorityGrouping>
 8002090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	6978      	ldr	r0, [r7, #20]
 8002098:	f7ff ff90 	bl	8001fbc <NVIC_EncodePriority>
 800209c:	4602      	mov	r2, r0
 800209e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff5f 	bl	8001f68 <NVIC_SetPriority>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff39 	bl	8001f38 <NVIC_EnableIRQ>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff ffa2 	bl	8002020 <SysTick_Config>
 80020dc:	4603      	mov	r3, r0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b08b      	sub	sp, #44	; 0x2c
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 80020fe:	2300      	movs	r3, #0
 8002100:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8002102:	2300      	movs	r3, #0
 8002104:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
 800210a:	e179      	b.n	8002400 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800210c:	2201      	movs	r2, #1
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002120:	69ba      	ldr	r2, [r7, #24]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	429a      	cmp	r2, r3
 8002126:	f040 8168 	bne.w	80023fa <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4a96      	ldr	r2, [pc, #600]	; (8002388 <HAL_GPIO_Init+0x2a0>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d05e      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
 8002134:	4a94      	ldr	r2, [pc, #592]	; (8002388 <HAL_GPIO_Init+0x2a0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d875      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 800213a:	4a94      	ldr	r2, [pc, #592]	; (800238c <HAL_GPIO_Init+0x2a4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d058      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
 8002140:	4a92      	ldr	r2, [pc, #584]	; (800238c <HAL_GPIO_Init+0x2a4>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d86f      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 8002146:	4a92      	ldr	r2, [pc, #584]	; (8002390 <HAL_GPIO_Init+0x2a8>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d052      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
 800214c:	4a90      	ldr	r2, [pc, #576]	; (8002390 <HAL_GPIO_Init+0x2a8>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d869      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 8002152:	4a90      	ldr	r2, [pc, #576]	; (8002394 <HAL_GPIO_Init+0x2ac>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d04c      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
 8002158:	4a8e      	ldr	r2, [pc, #568]	; (8002394 <HAL_GPIO_Init+0x2ac>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d863      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 800215e:	4a8e      	ldr	r2, [pc, #568]	; (8002398 <HAL_GPIO_Init+0x2b0>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d046      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
 8002164:	4a8c      	ldr	r2, [pc, #560]	; (8002398 <HAL_GPIO_Init+0x2b0>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d85d      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 800216a:	2b12      	cmp	r3, #18
 800216c:	d82a      	bhi.n	80021c4 <HAL_GPIO_Init+0xdc>
 800216e:	2b12      	cmp	r3, #18
 8002170:	d859      	bhi.n	8002226 <HAL_GPIO_Init+0x13e>
 8002172:	a201      	add	r2, pc, #4	; (adr r2, 8002178 <HAL_GPIO_Init+0x90>)
 8002174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002178:	080021f3 	.word	0x080021f3
 800217c:	080021cd 	.word	0x080021cd
 8002180:	080021df 	.word	0x080021df
 8002184:	08002221 	.word	0x08002221
 8002188:	08002227 	.word	0x08002227
 800218c:	08002227 	.word	0x08002227
 8002190:	08002227 	.word	0x08002227
 8002194:	08002227 	.word	0x08002227
 8002198:	08002227 	.word	0x08002227
 800219c:	08002227 	.word	0x08002227
 80021a0:	08002227 	.word	0x08002227
 80021a4:	08002227 	.word	0x08002227
 80021a8:	08002227 	.word	0x08002227
 80021ac:	08002227 	.word	0x08002227
 80021b0:	08002227 	.word	0x08002227
 80021b4:	08002227 	.word	0x08002227
 80021b8:	08002227 	.word	0x08002227
 80021bc:	080021d5 	.word	0x080021d5
 80021c0:	080021e9 	.word	0x080021e9
 80021c4:	4a75      	ldr	r2, [pc, #468]	; (800239c <HAL_GPIO_Init+0x2b4>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d013      	beq.n	80021f2 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021ca:	e02c      	b.n	8002226 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	623b      	str	r3, [r7, #32]
          break;
 80021d2:	e029      	b.n	8002228 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	3304      	adds	r3, #4
 80021da:	623b      	str	r3, [r7, #32]
          break;
 80021dc:	e024      	b.n	8002228 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	3308      	adds	r3, #8
 80021e4:	623b      	str	r3, [r7, #32]
          break;
 80021e6:	e01f      	b.n	8002228 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	330c      	adds	r3, #12
 80021ee:	623b      	str	r3, [r7, #32]
          break;
 80021f0:	e01a      	b.n	8002228 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d102      	bne.n	8002200 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021fa:	2304      	movs	r3, #4
 80021fc:	623b      	str	r3, [r7, #32]
          break;
 80021fe:	e013      	b.n	8002228 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d105      	bne.n	8002214 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002208:	2308      	movs	r3, #8
 800220a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	611a      	str	r2, [r3, #16]
          break;
 8002212:	e009      	b.n	8002228 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002214:	2308      	movs	r3, #8
 8002216:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	615a      	str	r2, [r3, #20]
          break;
 800221e:	e003      	b.n	8002228 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
          break;
 8002224:	e000      	b.n	8002228 <HAL_GPIO_Init+0x140>
          break;
 8002226:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	2bff      	cmp	r3, #255	; 0xff
 800222c:	d801      	bhi.n	8002232 <HAL_GPIO_Init+0x14a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	e001      	b.n	8002236 <HAL_GPIO_Init+0x14e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3304      	adds	r3, #4
 8002236:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	2bff      	cmp	r3, #255	; 0xff
 800223c:	d802      	bhi.n	8002244 <HAL_GPIO_Init+0x15c>
 800223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	e002      	b.n	800224a <HAL_GPIO_Init+0x162>
 8002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002246:	3b08      	subs	r3, #8
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	210f      	movs	r1, #15
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	fa01 f303 	lsl.w	r3, r1, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	401a      	ands	r2, r3
 800225c:	6a39      	ldr	r1, [r7, #32]
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	431a      	orrs	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 80c1 	beq.w	80023fa <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002278:	4b49      	ldr	r3, [pc, #292]	; (80023a0 <HAL_GPIO_Init+0x2b8>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a48      	ldr	r2, [pc, #288]	; (80023a0 <HAL_GPIO_Init+0x2b8>)
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	6193      	str	r3, [r2, #24]
 8002284:	4b46      	ldr	r3, [pc, #280]	; (80023a0 <HAL_GPIO_Init+0x2b8>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8002290:	4a44      	ldr	r2, [pc, #272]	; (80023a4 <HAL_GPIO_Init+0x2bc>)
 8002292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002294:	089b      	lsrs	r3, r3, #2
 8002296:	3302      	adds	r3, #2
 8002298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	220f      	movs	r2, #15
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	697a      	ldr	r2, [r7, #20]
 80022b0:	4013      	ands	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a3c      	ldr	r2, [pc, #240]	; (80023a8 <HAL_GPIO_Init+0x2c0>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d01f      	beq.n	80022fc <HAL_GPIO_Init+0x214>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a3b      	ldr	r2, [pc, #236]	; (80023ac <HAL_GPIO_Init+0x2c4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d019      	beq.n	80022f8 <HAL_GPIO_Init+0x210>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a3a      	ldr	r2, [pc, #232]	; (80023b0 <HAL_GPIO_Init+0x2c8>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d013      	beq.n	80022f4 <HAL_GPIO_Init+0x20c>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a39      	ldr	r2, [pc, #228]	; (80023b4 <HAL_GPIO_Init+0x2cc>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d00d      	beq.n	80022f0 <HAL_GPIO_Init+0x208>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a38      	ldr	r2, [pc, #224]	; (80023b8 <HAL_GPIO_Init+0x2d0>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d007      	beq.n	80022ec <HAL_GPIO_Init+0x204>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a37      	ldr	r2, [pc, #220]	; (80023bc <HAL_GPIO_Init+0x2d4>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d101      	bne.n	80022e8 <HAL_GPIO_Init+0x200>
 80022e4:	2305      	movs	r3, #5
 80022e6:	e00a      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022e8:	2306      	movs	r3, #6
 80022ea:	e008      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022ec:	2304      	movs	r3, #4
 80022ee:	e006      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022f0:	2303      	movs	r3, #3
 80022f2:	e004      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e002      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <HAL_GPIO_Init+0x216>
 80022fc:	2300      	movs	r3, #0
 80022fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002300:	f002 0203 	and.w	r2, r2, #3
 8002304:	0092      	lsls	r2, r2, #2
 8002306:	4093      	lsls	r3, r2
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	4313      	orrs	r3, r2
 800230c:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 800230e:	4925      	ldr	r1, [pc, #148]	; (80023a4 <HAL_GPIO_Init+0x2bc>)
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	089b      	lsrs	r3, r3, #2
 8002314:	3302      	adds	r3, #2
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d006      	beq.n	8002336 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002328:	4b25      	ldr	r3, [pc, #148]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	4924      	ldr	r1, [pc, #144]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	600b      	str	r3, [r1, #0]
 8002334:	e006      	b.n	8002344 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002336:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	43db      	mvns	r3, r3
 800233e:	4920      	ldr	r1, [pc, #128]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002340:	4013      	ands	r3, r2
 8002342:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d006      	beq.n	800235e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002350:	4b1b      	ldr	r3, [pc, #108]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	491a      	ldr	r1, [pc, #104]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	4313      	orrs	r3, r2
 800235a:	604b      	str	r3, [r1, #4]
 800235c:	e006      	b.n	800236c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800235e:	4b18      	ldr	r3, [pc, #96]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	43db      	mvns	r3, r3
 8002366:	4916      	ldr	r1, [pc, #88]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 8002368:	4013      	ands	r3, r2
 800236a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d025      	beq.n	80023c4 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002378:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	4910      	ldr	r1, [pc, #64]	; (80023c0 <HAL_GPIO_Init+0x2d8>)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	4313      	orrs	r3, r2
 8002382:	608b      	str	r3, [r1, #8]
 8002384:	e025      	b.n	80023d2 <HAL_GPIO_Init+0x2ea>
 8002386:	bf00      	nop
 8002388:	10320000 	.word	0x10320000
 800238c:	10310000 	.word	0x10310000
 8002390:	10220000 	.word	0x10220000
 8002394:	10210000 	.word	0x10210000
 8002398:	10120000 	.word	0x10120000
 800239c:	10110000 	.word	0x10110000
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40010000 	.word	0x40010000
 80023a8:	40010800 	.word	0x40010800
 80023ac:	40010c00 	.word	0x40010c00
 80023b0:	40011000 	.word	0x40011000
 80023b4:	40011400 	.word	0x40011400
 80023b8:	40011800 	.word	0x40011800
 80023bc:	40011c00 	.word	0x40011c00
 80023c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	43db      	mvns	r3, r3
 80023cc:	4911      	ldr	r1, [pc, #68]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d006      	beq.n	80023ec <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80023de:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	490c      	ldr	r1, [pc, #48]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	60cb      	str	r3, [r1, #12]
 80023ea:	e006      	b.n	80023fa <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	43db      	mvns	r3, r3
 80023f4:	4907      	ldr	r1, [pc, #28]	; (8002414 <HAL_GPIO_Init+0x32c>)
 80023f6:	4013      	ands	r3, r2
 80023f8:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	3301      	adds	r3, #1
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
 8002400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002402:	2b0f      	cmp	r3, #15
 8002404:	f67f ae82 	bls.w	800210c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	372c      	adds	r7, #44	; 0x2c
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr
 8002414:	40010400 	.word	0x40010400

08002418 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	460b      	mov	r3, r1
 8002422:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	887b      	ldrh	r3, [r7, #2]
 800242a:	4013      	ands	r3, r2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d002      	beq.n	8002436 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	e001      	b.n	800243a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800243a:	7bfb      	ldrb	r3, [r7, #15]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
 800244e:	460b      	mov	r3, r1
 8002450:	807b      	strh	r3, [r7, #2]
 8002452:	4613      	mov	r3, r2
 8002454:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002456:	787b      	ldrb	r3, [r7, #1]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800245c:	887a      	ldrh	r2, [r7, #2]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002462:	e003      	b.n	800246c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	041a      	lsls	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	611a      	str	r2, [r3, #16]
}
 800246c:	bf00      	nop
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr
	...

08002478 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002484:	695a      	ldr	r2, [r3, #20]
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	4013      	ands	r3, r2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800248e:	4a05      	ldr	r2, [pc, #20]	; (80024a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002490:	88fb      	ldrh	r3, [r7, #6]
 8002492:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f806 	bl	80024a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800249c:	bf00      	nop
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40010400 	.word	0x40010400

080024a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr

080024bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80024c4:	2300      	movs	r3, #0
 80024c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 8087 	beq.w	80025e4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024d6:	4b92      	ldr	r3, [pc, #584]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 030c 	and.w	r3, r3, #12
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d00c      	beq.n	80024fc <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024e2:	4b8f      	ldr	r3, [pc, #572]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 030c 	and.w	r3, r3, #12
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d112      	bne.n	8002514 <HAL_RCC_OscConfig+0x58>
 80024ee:	4b8c      	ldr	r3, [pc, #560]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024fa:	d10b      	bne.n	8002514 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fc:	4b88      	ldr	r3, [pc, #544]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d06c      	beq.n	80025e2 <HAL_RCC_OscConfig+0x126>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d168      	bne.n	80025e2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e22d      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800251c:	d106      	bne.n	800252c <HAL_RCC_OscConfig+0x70>
 800251e:	4b80      	ldr	r3, [pc, #512]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a7f      	ldr	r2, [pc, #508]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002528:	6013      	str	r3, [r2, #0]
 800252a:	e02e      	b.n	800258a <HAL_RCC_OscConfig+0xce>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10c      	bne.n	800254e <HAL_RCC_OscConfig+0x92>
 8002534:	4b7a      	ldr	r3, [pc, #488]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a79      	ldr	r2, [pc, #484]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800253a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b77      	ldr	r3, [pc, #476]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a76      	ldr	r2, [pc, #472]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800254a:	6013      	str	r3, [r2, #0]
 800254c:	e01d      	b.n	800258a <HAL_RCC_OscConfig+0xce>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002556:	d10c      	bne.n	8002572 <HAL_RCC_OscConfig+0xb6>
 8002558:	4b71      	ldr	r3, [pc, #452]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a70      	ldr	r2, [pc, #448]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800255e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b6e      	ldr	r3, [pc, #440]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a6d      	ldr	r2, [pc, #436]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800256a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	e00b      	b.n	800258a <HAL_RCC_OscConfig+0xce>
 8002572:	4b6b      	ldr	r3, [pc, #428]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a6a      	ldr	r2, [pc, #424]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	4b68      	ldr	r3, [pc, #416]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a67      	ldr	r2, [pc, #412]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002584:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002588:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d013      	beq.n	80025ba <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002592:	f7ff fc71 	bl	8001e78 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800259a:	f7ff fc6d 	bl	8001e78 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b64      	cmp	r3, #100	; 0x64
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1e1      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ac:	4b5c      	ldr	r3, [pc, #368]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0xde>
 80025b8:	e014      	b.n	80025e4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f7ff fc5d 	bl	8001e78 <HAL_GetTick>
 80025be:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025c2:	f7ff fc59 	bl	8001e78 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b64      	cmp	r3, #100	; 0x64
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e1cd      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d4:	4b52      	ldr	r3, [pc, #328]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1f0      	bne.n	80025c2 <HAL_RCC_OscConfig+0x106>
 80025e0:	e000      	b.n	80025e4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d063      	beq.n	80026b8 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025f0:	4b4b      	ldr	r3, [pc, #300]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 030c 	and.w	r3, r3, #12
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00b      	beq.n	8002614 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025fc:	4b48      	ldr	r3, [pc, #288]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f003 030c 	and.w	r3, r3, #12
 8002604:	2b08      	cmp	r3, #8
 8002606:	d11c      	bne.n	8002642 <HAL_RCC_OscConfig+0x186>
 8002608:	4b45      	ldr	r3, [pc, #276]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d116      	bne.n	8002642 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002614:	4b42      	ldr	r3, [pc, #264]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <HAL_RCC_OscConfig+0x170>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d001      	beq.n	800262c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e1a1      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262c:	4b3c      	ldr	r3, [pc, #240]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	695b      	ldr	r3, [r3, #20]
 8002638:	00db      	lsls	r3, r3, #3
 800263a:	4939      	ldr	r1, [pc, #228]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800263c:	4313      	orrs	r3, r2
 800263e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002640:	e03a      	b.n	80026b8 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d020      	beq.n	800268c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800264a:	4b36      	ldr	r3, [pc, #216]	; (8002724 <HAL_RCC_OscConfig+0x268>)
 800264c:	2201      	movs	r2, #1
 800264e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002650:	f7ff fc12 	bl	8001e78 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002658:	f7ff fc0e 	bl	8001e78 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e182      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800266a:	4b2d      	ldr	r3, [pc, #180]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002676:	4b2a      	ldr	r3, [pc, #168]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	4926      	ldr	r1, [pc, #152]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]
 800268a:	e015      	b.n	80026b8 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800268c:	4b25      	ldr	r3, [pc, #148]	; (8002724 <HAL_RCC_OscConfig+0x268>)
 800268e:	2200      	movs	r2, #0
 8002690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002692:	f7ff fbf1 	bl	8001e78 <HAL_GetTick>
 8002696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002698:	e008      	b.n	80026ac <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800269a:	f7ff fbed 	bl	8001e78 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e161      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ac:	4b1c      	ldr	r3, [pc, #112]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1f0      	bne.n	800269a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d039      	beq.n	8002738 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d019      	beq.n	8002700 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026cc:	4b16      	ldr	r3, [pc, #88]	; (8002728 <HAL_RCC_OscConfig+0x26c>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d2:	f7ff fbd1 	bl	8001e78 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026da:	f7ff fbcd 	bl	8001e78 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e141      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <HAL_RCC_OscConfig+0x264>)
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80026f8:	2001      	movs	r0, #1
 80026fa:	f000 fadf 	bl	8002cbc <RCC_Delay>
 80026fe:	e01b      	b.n	8002738 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002700:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_RCC_OscConfig+0x26c>)
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002706:	f7ff fbb7 	bl	8001e78 <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800270c:	e00e      	b.n	800272c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800270e:	f7ff fbb3 	bl	8001e78 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d907      	bls.n	800272c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e127      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
 8002720:	40021000 	.word	0x40021000
 8002724:	42420000 	.word	0x42420000
 8002728:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	4b92      	ldr	r3, [pc, #584]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1ea      	bne.n	800270e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80a6 	beq.w	8002892 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002746:	2300      	movs	r3, #0
 8002748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800274a:	4b8b      	ldr	r3, [pc, #556]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002756:	4b88      	ldr	r3, [pc, #544]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a87      	ldr	r2, [pc, #540]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800275c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]
 8002762:	4b85      	ldr	r3, [pc, #532]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800276e:	2301      	movs	r3, #1
 8002770:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002772:	4b82      	ldr	r3, [pc, #520]	; (800297c <HAL_RCC_OscConfig+0x4c0>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d118      	bne.n	80027b0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800277e:	4b7f      	ldr	r3, [pc, #508]	; (800297c <HAL_RCC_OscConfig+0x4c0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a7e      	ldr	r2, [pc, #504]	; (800297c <HAL_RCC_OscConfig+0x4c0>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278a:	f7ff fb75 	bl	8001e78 <HAL_GetTick>
 800278e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002790:	e008      	b.n	80027a4 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002792:	f7ff fb71 	bl	8001e78 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	2b64      	cmp	r3, #100	; 0x64
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e0e5      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a4:	4b75      	ldr	r3, [pc, #468]	; (800297c <HAL_RCC_OscConfig+0x4c0>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0f0      	beq.n	8002792 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d106      	bne.n	80027c6 <HAL_RCC_OscConfig+0x30a>
 80027b8:	4b6f      	ldr	r3, [pc, #444]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	4a6e      	ldr	r2, [pc, #440]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6213      	str	r3, [r2, #32]
 80027c4:	e02d      	b.n	8002822 <HAL_RCC_OscConfig+0x366>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0x32c>
 80027ce:	4b6a      	ldr	r3, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4a69      	ldr	r2, [pc, #420]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027d4:	f023 0301 	bic.w	r3, r3, #1
 80027d8:	6213      	str	r3, [r2, #32]
 80027da:	4b67      	ldr	r3, [pc, #412]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	4a66      	ldr	r2, [pc, #408]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	6213      	str	r3, [r2, #32]
 80027e6:	e01c      	b.n	8002822 <HAL_RCC_OscConfig+0x366>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b05      	cmp	r3, #5
 80027ee:	d10c      	bne.n	800280a <HAL_RCC_OscConfig+0x34e>
 80027f0:	4b61      	ldr	r3, [pc, #388]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4a60      	ldr	r2, [pc, #384]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6213      	str	r3, [r2, #32]
 80027fc:	4b5e      	ldr	r3, [pc, #376]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4a5d      	ldr	r2, [pc, #372]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6213      	str	r3, [r2, #32]
 8002808:	e00b      	b.n	8002822 <HAL_RCC_OscConfig+0x366>
 800280a:	4b5b      	ldr	r3, [pc, #364]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4a5a      	ldr	r2, [pc, #360]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	6213      	str	r3, [r2, #32]
 8002816:	4b58      	ldr	r3, [pc, #352]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a57      	ldr	r2, [pc, #348]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800281c:	f023 0304 	bic.w	r3, r3, #4
 8002820:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d015      	beq.n	8002856 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800282a:	f7ff fb25 	bl	8001e78 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002830:	e00a      	b.n	8002848 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002832:	f7ff fb21 	bl	8001e78 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002840:	4293      	cmp	r3, r2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e093      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002848:	4b4b      	ldr	r3, [pc, #300]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0ee      	beq.n	8002832 <HAL_RCC_OscConfig+0x376>
 8002854:	e014      	b.n	8002880 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002856:	f7ff fb0f 	bl	8001e78 <HAL_GetTick>
 800285a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285c:	e00a      	b.n	8002874 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7ff fb0b 	bl	8001e78 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	f241 3288 	movw	r2, #5000	; 0x1388
 800286c:	4293      	cmp	r3, r2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e07d      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002874:	4b40      	ldr	r3, [pc, #256]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1ee      	bne.n	800285e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d105      	bne.n	8002892 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002886:	4b3c      	ldr	r3, [pc, #240]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a3b      	ldr	r2, [pc, #236]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800288c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d069      	beq.n	800296e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800289a:	4b37      	ldr	r3, [pc, #220]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d061      	beq.n	800296a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d146      	bne.n	800293c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ae:	4b34      	ldr	r3, [pc, #208]	; (8002980 <HAL_RCC_OscConfig+0x4c4>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7ff fae0 	bl	8001e78 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028bc:	f7ff fadc 	bl	8001e78 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e050      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ce:	4b2a      	ldr	r3, [pc, #168]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e2:	d108      	bne.n	80028f6 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028e4:	4b24      	ldr	r3, [pc, #144]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	4921      	ldr	r1, [pc, #132]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028f6:	4b20      	ldr	r3, [pc, #128]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a19      	ldr	r1, [r3, #32]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002906:	430b      	orrs	r3, r1
 8002908:	491b      	ldr	r1, [pc, #108]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800290a:	4313      	orrs	r3, r2
 800290c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800290e:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <HAL_RCC_OscConfig+0x4c4>)
 8002910:	2201      	movs	r2, #1
 8002912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002914:	f7ff fab0 	bl	8001e78 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800291c:	f7ff faac 	bl	8001e78 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e020      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800292e:	4b12      	ldr	r3, [pc, #72]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x460>
 800293a:	e018      	b.n	800296e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293c:	4b10      	ldr	r3, [pc, #64]	; (8002980 <HAL_RCC_OscConfig+0x4c4>)
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7ff fa99 	bl	8001e78 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002948:	e008      	b.n	800295c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800294a:	f7ff fa95 	bl	8001e78 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e009      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_RCC_OscConfig+0x4bc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1f0      	bne.n	800294a <HAL_RCC_OscConfig+0x48e>
 8002968:	e001      	b.n	800296e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
 8002980:	42420060 	.word	0x42420060

08002984 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002992:	4b7e      	ldr	r3, [pc, #504]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	429a      	cmp	r2, r3
 800299e:	d910      	bls.n	80029c2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a0:	4b7a      	ldr	r3, [pc, #488]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 0207 	bic.w	r2, r3, #7
 80029a8:	4978      	ldr	r1, [pc, #480]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029b0:	4b76      	ldr	r3, [pc, #472]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d001      	beq.n	80029c2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e0e0      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d020      	beq.n	8002a10 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029da:	4b6d      	ldr	r3, [pc, #436]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4a6c      	ldr	r2, [pc, #432]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 80029e0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029e4:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d005      	beq.n	80029fe <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f2:	4b67      	ldr	r3, [pc, #412]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4a66      	ldr	r2, [pc, #408]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 80029f8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029fc:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029fe:	4b64      	ldr	r3, [pc, #400]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	4961      	ldr	r1, [pc, #388]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d06a      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d107      	bne.n	8002a34 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a24:	4b5a      	ldr	r3, [pc, #360]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d115      	bne.n	8002a5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e0a7      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d107      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a3c:	4b54      	ldr	r3, [pc, #336]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d109      	bne.n	8002a5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e09b      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a4c:	4b50      	ldr	r3, [pc, #320]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e093      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a5c:	4b4c      	ldr	r3, [pc, #304]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f023 0203 	bic.w	r2, r3, #3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	4949      	ldr	r1, [pc, #292]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a6e:	f7ff fa03 	bl	8001e78 <HAL_GetTick>
 8002a72:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d112      	bne.n	8002aa2 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a7c:	e00a      	b.n	8002a94 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a7e:	f7ff f9fb 	bl	8001e78 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e077      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a94:	4b3e      	ldr	r3, [pc, #248]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f003 030c 	and.w	r3, r3, #12
 8002a9c:	2b04      	cmp	r3, #4
 8002a9e:	d1ee      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xfa>
 8002aa0:	e027      	b.n	8002af2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d11d      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aaa:	e00a      	b.n	8002ac2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aac:	f7ff f9e4 	bl	8001e78 <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e060      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ac2:	4b33      	ldr	r3, [pc, #204]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 030c 	and.w	r3, r3, #12
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d1ee      	bne.n	8002aac <HAL_RCC_ClockConfig+0x128>
 8002ace:	e010      	b.n	8002af2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad0:	f7ff f9d2 	bl	8001e78 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e04e      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ae6:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 030c 	and.w	r3, r3, #12
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1ee      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002af2:	4b26      	ldr	r3, [pc, #152]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d210      	bcs.n	8002b22 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b00:	4b22      	ldr	r3, [pc, #136]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f023 0207 	bic.w	r2, r3, #7
 8002b08:	4920      	ldr	r1, [pc, #128]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b10:	4b1e      	ldr	r3, [pc, #120]	; (8002b8c <HAL_RCC_ClockConfig+0x208>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d001      	beq.n	8002b22 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e030      	b.n	8002b84 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d008      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b2e:	4b18      	ldr	r3, [pc, #96]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	4915      	ldr	r1, [pc, #84]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0308 	and.w	r3, r3, #8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d009      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b4c:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	490d      	ldr	r1, [pc, #52]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b60:	f000 f81c 	bl	8002b9c <HAL_RCC_GetSysClockFreq>
 8002b64:	4602      	mov	r2, r0
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <HAL_RCC_ClockConfig+0x20c>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	f003 030f 	and.w	r3, r3, #15
 8002b70:	4908      	ldr	r1, [pc, #32]	; (8002b94 <HAL_RCC_ClockConfig+0x210>)
 8002b72:	5ccb      	ldrb	r3, [r1, r3]
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
 8002b78:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <HAL_RCC_ClockConfig+0x214>)
 8002b7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f7ff f939 	bl	8001df4 <HAL_InitTick>
  
  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40022000 	.word	0x40022000
 8002b90:	40021000 	.word	0x40021000
 8002b94:	080044c0 	.word	0x080044c0
 8002b98:	2000009c 	.word	0x2000009c

08002b9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b9c:	b490      	push	{r4, r7}
 8002b9e:	b08a      	sub	sp, #40	; 0x28
 8002ba0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002ba2:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <HAL_RCC_GetSysClockFreq+0xac>)
 8002ba4:	1d3c      	adds	r4, r7, #4
 8002ba6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ba8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002bac:	f240 2301 	movw	r3, #513	; 0x201
 8002bb0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61bb      	str	r3, [r7, #24]
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bc6:	4b21      	ldr	r3, [pc, #132]	; (8002c4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	f003 030c 	and.w	r3, r3, #12
 8002bd2:	2b04      	cmp	r3, #4
 8002bd4:	d002      	beq.n	8002bdc <HAL_RCC_GetSysClockFreq+0x40>
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d003      	beq.n	8002be2 <HAL_RCC_GetSysClockFreq+0x46>
 8002bda:	e02b      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bdc:	4b1c      	ldr	r3, [pc, #112]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bde:	623b      	str	r3, [r7, #32]
      break;
 8002be0:	e02b      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	0c9b      	lsrs	r3, r3, #18
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	3328      	adds	r3, #40	; 0x28
 8002bec:	443b      	add	r3, r7
 8002bee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002bf2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d012      	beq.n	8002c24 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bfe:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	0c5b      	lsrs	r3, r3, #17
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	3328      	adds	r3, #40	; 0x28
 8002c0a:	443b      	add	r3, r7
 8002c0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c10:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c16:	fb03 f202 	mul.w	r2, r3, r2
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
 8002c22:	e004      	b.n	8002c2e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	4a0b      	ldr	r2, [pc, #44]	; (8002c54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c28:	fb02 f303 	mul.w	r3, r2, r3
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	623b      	str	r3, [r7, #32]
      break;
 8002c32:	e002      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002c36:	623b      	str	r3, [r7, #32]
      break;
 8002c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c3a:	6a3b      	ldr	r3, [r7, #32]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3728      	adds	r7, #40	; 0x28
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc90      	pop	{r4, r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	08003ec0 	.word	0x08003ec0
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	007a1200 	.word	0x007a1200
 8002c54:	003d0900 	.word	0x003d0900

08002c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c5c:	4b02      	ldr	r3, [pc, #8]	; (8002c68 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	2000009c 	.word	0x2000009c

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c70:	f7ff fff2 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	; (8002c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	080044d0 	.word	0x080044d0

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c98:	f7ff ffde 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	0adb      	lsrs	r3, r3, #11
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4903      	ldr	r1, [pc, #12]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	080044d0 	.word	0x080044d0

08002cbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <RCC_Delay+0x38>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a0b      	ldr	r2, [pc, #44]	; (8002cf8 <RCC_Delay+0x3c>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0a5b      	lsrs	r3, r3, #9
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	fb02 f303 	mul.w	r3, r2, r3
 8002cd6:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8002cd8:	bf00      	nop
}
 8002cda:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1e5a      	subs	r2, r3, #1
 8002ce0:	60fa      	str	r2, [r7, #12]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d1f8      	bne.n	8002cd8 <RCC_Delay+0x1c>
}
 8002ce6:	bf00      	nop
 8002ce8:	bf00      	nop
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	2000009c 	.word	0x2000009c
 8002cf8:	10624dd3 	.word	0x10624dd3

08002cfc <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	60b9      	str	r1, [r7, #8]
 8002d06:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e034      	b.n	8002d7c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d106      	bne.n	8002d2c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f7fe f842 	bl	8000db0 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	3308      	adds	r3, #8
 8002d34:	4619      	mov	r1, r3
 8002d36:	4610      	mov	r0, r2
 8002d38:	f000 fb12 	bl	8003360 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	461a      	mov	r2, r3
 8002d46:	68b9      	ldr	r1, [r7, #8]
 8002d48:	f000 fb8a 	bl	8003460 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6858      	ldr	r0, [r3, #4]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	f000 fbb5 	bl	80034c8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	6892      	ldr	r2, [r2, #8]
 8002d66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	6892      	ldr	r2, [r2, #8]
 8002d72:	f041 0101 	orr.w	r1, r1, #1
 8002d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e03f      	b.n	8002e16 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d106      	bne.n	8002db0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7fe ff4a 	bl	8001c44 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2224      	movs	r2, #36	; 0x24
 8002db4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002dc6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f9b1 	bl	8003130 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	691a      	ldr	r2, [r3, #16]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ddc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	695a      	ldr	r2, [r3, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dec:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dfc:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2220      	movs	r2, #32
 8002e08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8002e14:	2300      	movs	r3, #0
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b088      	sub	sp, #32
 8002e22:	af02      	add	r7, sp, #8
 8002e24:	60f8      	str	r0, [r7, #12]
 8002e26:	60b9      	str	r1, [r7, #8]
 8002e28:	603b      	str	r3, [r7, #0]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b20      	cmp	r3, #32
 8002e3c:	f040 8083 	bne.w	8002f46 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d002      	beq.n	8002e4c <HAL_UART_Transmit+0x2e>
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d101      	bne.n	8002e50 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e07b      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_UART_Transmit+0x40>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e074      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2221      	movs	r2, #33	; 0x21
 8002e70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002e74:	f7ff f800 	bl	8001e78 <HAL_GetTick>
 8002e78:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	88fa      	ldrh	r2, [r7, #6]
 8002e7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	88fa      	ldrh	r2, [r7, #6]
 8002e84:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002e86:	e042      	b.n	8002f0e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e9e:	d122      	bne.n	8002ee6 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2180      	movs	r1, #128	; 0x80
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 f8f6 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e046      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	881b      	ldrh	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ecc:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	3302      	adds	r3, #2
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	e017      	b.n	8002f0e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	e013      	b.n	8002f0e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2200      	movs	r2, #0
 8002eee:	2180      	movs	r1, #128	; 0x80
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f000 f8d3 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e023      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	60ba      	str	r2, [r7, #8]
 8002f06:	781a      	ldrb	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1b7      	bne.n	8002e88 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2140      	movs	r1, #64	; 0x40
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f8ba 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e00a      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002f42:	2300      	movs	r3, #0
 8002f44:	e000      	b.n	8002f48 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002f46:	2302      	movs	r3, #2
  }
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}

08002f50 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af02      	add	r7, sp, #8
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b20      	cmp	r3, #32
 8002f6e:	f040 8090 	bne.w	8003092 <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <HAL_UART_Receive+0x2e>
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e088      	b.n	8003094 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_UART_Receive+0x40>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e081      	b.n	8003094 <HAL_UART_Receive+0x144>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2222      	movs	r2, #34	; 0x22
 8002fa2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002fa6:	f7fe ff67 	bl	8001e78 <HAL_GetTick>
 8002faa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	88fa      	ldrh	r2, [r7, #6]
 8002fb0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	88fa      	ldrh	r2, [r7, #6]
 8002fb6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8002fb8:	e05c      	b.n	8003074 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd0:	d12b      	bne.n	800302a <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2120      	movs	r1, #32
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 f85d 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e053      	b.n	8003094 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10c      	bne.n	8003012 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003004:	b29a      	uxth	r2, r3
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	3302      	adds	r3, #2
 800300e:	60bb      	str	r3, [r7, #8]
 8003010:	e030      	b.n	8003074 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	b29b      	uxth	r3, r3
 800301a:	b2db      	uxtb	r3, r3
 800301c:	b29a      	uxth	r2, r3
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	3301      	adds	r3, #1
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	e024      	b.n	8003074 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2200      	movs	r2, #0
 8003032:	2120      	movs	r1, #32
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f831 	bl	800309c <UART_WaitOnFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e027      	b.n	8003094 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d108      	bne.n	800305e <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	60ba      	str	r2, [r7, #8]
 8003058:	b2ca      	uxtb	r2, r1
 800305a:	701a      	strb	r2, [r3, #0]
 800305c:	e00a      	b.n	8003074 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	b2da      	uxtb	r2, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	1c59      	adds	r1, r3, #1
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003078:	b29b      	uxth	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d19d      	bne.n	8002fba <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	e000      	b.n	8003094 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8003092:	2302      	movs	r3, #2
  }
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	603b      	str	r3, [r7, #0]
 80030a8:	4613      	mov	r3, r2
 80030aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80030ac:	e02c      	b.n	8003108 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030b4:	d028      	beq.n	8003108 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <UART_WaitOnFlagUntilTimeout+0x30>
 80030bc:	f7fe fedc 	bl	8001e78 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d21d      	bcs.n	8003108 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030da:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	695a      	ldr	r2, [r3, #20]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2220      	movs	r2, #32
 80030f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2200      	movs	r2, #0
 8003100:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e00f      	b.n	8003128 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	4013      	ands	r3, r2
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	429a      	cmp	r2, r3
 8003116:	bf0c      	ite	eq
 8003118:	2301      	moveq	r3, #1
 800311a:	2300      	movne	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	429a      	cmp	r2, r3
 8003124:	d0c3      	beq.n	80030ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003130:	b5b0      	push	{r4, r5, r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68da      	ldr	r2, [r3, #12]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689a      	ldr	r2, [r3, #8]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	431a      	orrs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	4313      	orrs	r3, r2
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4313      	orrs	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003172:	f023 030c 	bic.w	r3, r3, #12
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	68f9      	ldr	r1, [r7, #12]
 800317c:	430b      	orrs	r3, r1
 800317e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	699a      	ldr	r2, [r3, #24]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a6f      	ldr	r2, [pc, #444]	; (8003358 <UART_SetConfig+0x228>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d16b      	bne.n	8003278 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80031a0:	f7ff fd78 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4613      	mov	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4413      	add	r3, r2
 80031ac:	009a      	lsls	r2, r3, #2
 80031ae:	441a      	add	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ba:	4a68      	ldr	r2, [pc, #416]	; (800335c <UART_SetConfig+0x22c>)
 80031bc:	fba2 2303 	umull	r2, r3, r2, r3
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	011c      	lsls	r4, r3, #4
 80031c4:	f7ff fd66 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80031c8:	4602      	mov	r2, r0
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	009a      	lsls	r2, r3, #2
 80031d2:	441a      	add	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	fbb2 f5f3 	udiv	r5, r2, r3
 80031de:	f7ff fd59 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4613      	mov	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	4413      	add	r3, r2
 80031ea:	009a      	lsls	r2, r3, #2
 80031ec:	441a      	add	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f8:	4a58      	ldr	r2, [pc, #352]	; (800335c <UART_SetConfig+0x22c>)
 80031fa:	fba2 2303 	umull	r2, r3, r2, r3
 80031fe:	095b      	lsrs	r3, r3, #5
 8003200:	2264      	movs	r2, #100	; 0x64
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	1aeb      	subs	r3, r5, r3
 8003208:	011b      	lsls	r3, r3, #4
 800320a:	3332      	adds	r3, #50	; 0x32
 800320c:	4a53      	ldr	r2, [pc, #332]	; (800335c <UART_SetConfig+0x22c>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003218:	441c      	add	r4, r3
 800321a:	f7ff fd3b 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 800321e:	4602      	mov	r2, r0
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	009a      	lsls	r2, r3, #2
 8003228:	441a      	add	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	fbb2 f5f3 	udiv	r5, r2, r3
 8003234:	f7ff fd2e 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 8003238:	4602      	mov	r2, r0
 800323a:	4613      	mov	r3, r2
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	4413      	add	r3, r2
 8003240:	009a      	lsls	r2, r3, #2
 8003242:	441a      	add	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	fbb2 f3f3 	udiv	r3, r2, r3
 800324e:	4a43      	ldr	r2, [pc, #268]	; (800335c <UART_SetConfig+0x22c>)
 8003250:	fba2 2303 	umull	r2, r3, r2, r3
 8003254:	095b      	lsrs	r3, r3, #5
 8003256:	2264      	movs	r2, #100	; 0x64
 8003258:	fb02 f303 	mul.w	r3, r2, r3
 800325c:	1aeb      	subs	r3, r5, r3
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	3332      	adds	r3, #50	; 0x32
 8003262:	4a3e      	ldr	r2, [pc, #248]	; (800335c <UART_SetConfig+0x22c>)
 8003264:	fba2 2303 	umull	r2, r3, r2, r3
 8003268:	095b      	lsrs	r3, r3, #5
 800326a:	f003 020f 	and.w	r2, r3, #15
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4422      	add	r2, r4
 8003274:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003276:	e06a      	b.n	800334e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003278:	f7ff fcf8 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 800327c:	4602      	mov	r2, r0
 800327e:	4613      	mov	r3, r2
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	4413      	add	r3, r2
 8003284:	009a      	lsls	r2, r3, #2
 8003286:	441a      	add	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003292:	4a32      	ldr	r2, [pc, #200]	; (800335c <UART_SetConfig+0x22c>)
 8003294:	fba2 2303 	umull	r2, r3, r2, r3
 8003298:	095b      	lsrs	r3, r3, #5
 800329a:	011c      	lsls	r4, r3, #4
 800329c:	f7ff fce6 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80032a0:	4602      	mov	r2, r0
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	009a      	lsls	r2, r3, #2
 80032aa:	441a      	add	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	fbb2 f5f3 	udiv	r5, r2, r3
 80032b6:	f7ff fcd9 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80032ba:	4602      	mov	r2, r0
 80032bc:	4613      	mov	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	009a      	lsls	r2, r3, #2
 80032c4:	441a      	add	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d0:	4a22      	ldr	r2, [pc, #136]	; (800335c <UART_SetConfig+0x22c>)
 80032d2:	fba2 2303 	umull	r2, r3, r2, r3
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	2264      	movs	r2, #100	; 0x64
 80032da:	fb02 f303 	mul.w	r3, r2, r3
 80032de:	1aeb      	subs	r3, r5, r3
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	3332      	adds	r3, #50	; 0x32
 80032e4:	4a1d      	ldr	r2, [pc, #116]	; (800335c <UART_SetConfig+0x22c>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032f0:	441c      	add	r4, r3
 80032f2:	f7ff fcbb 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 80032f6:	4602      	mov	r2, r0
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	009a      	lsls	r2, r3, #2
 8003300:	441a      	add	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	fbb2 f5f3 	udiv	r5, r2, r3
 800330c:	f7ff fcae 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8003310:	4602      	mov	r2, r0
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	009a      	lsls	r2, r3, #2
 800331a:	441a      	add	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	fbb2 f3f3 	udiv	r3, r2, r3
 8003326:	4a0d      	ldr	r2, [pc, #52]	; (800335c <UART_SetConfig+0x22c>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	095b      	lsrs	r3, r3, #5
 800332e:	2264      	movs	r2, #100	; 0x64
 8003330:	fb02 f303 	mul.w	r3, r2, r3
 8003334:	1aeb      	subs	r3, r5, r3
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	3332      	adds	r3, #50	; 0x32
 800333a:	4a08      	ldr	r2, [pc, #32]	; (800335c <UART_SetConfig+0x22c>)
 800333c:	fba2 2303 	umull	r2, r3, r2, r3
 8003340:	095b      	lsrs	r3, r3, #5
 8003342:	f003 020f 	and.w	r2, r3, #15
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4422      	add	r2, r4
 800334c:	609a      	str	r2, [r3, #8]
}
 800334e:	bf00      	nop
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bdb0      	pop	{r4, r5, r7, pc}
 8003356:	bf00      	nop
 8003358:	40013800 	.word	0x40013800
 800335c:	51eb851f 	.word	0x51eb851f

08003360 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	6812      	ldr	r2, [r2, #0]
 8003378:	f023 0101 	bic.w	r1, r3, #1
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b08      	cmp	r3, #8
 8003388:	d132      	bne.n	80033f0 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003394:	4b31      	ldr	r3, [pc, #196]	; (800345c <FSMC_NORSRAM_Init+0xfc>)
 8003396:	4013      	ands	r3, r2
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	6851      	ldr	r1, [r2, #4]
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	6892      	ldr	r2, [r2, #8]
 80033a0:	4311      	orrs	r1, r2
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	68d2      	ldr	r2, [r2, #12]
 80033a6:	4311      	orrs	r1, r2
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	6912      	ldr	r2, [r2, #16]
 80033ac:	4311      	orrs	r1, r2
 80033ae:	683a      	ldr	r2, [r7, #0]
 80033b0:	6952      	ldr	r2, [r2, #20]
 80033b2:	4311      	orrs	r1, r2
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	6992      	ldr	r2, [r2, #24]
 80033b8:	4311      	orrs	r1, r2
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	69d2      	ldr	r2, [r2, #28]
 80033be:	4311      	orrs	r1, r2
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	6a12      	ldr	r2, [r2, #32]
 80033c4:	4311      	orrs	r1, r2
 80033c6:	683a      	ldr	r2, [r7, #0]
 80033c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033ca:	4311      	orrs	r1, r2
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80033d0:	4311      	orrs	r1, r2
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80033d6:	4311      	orrs	r1, r2
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033dc:	430a      	orrs	r2, r1
 80033de:	4313      	orrs	r3, r2
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80033ee:	e02f      	b.n	8003450 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80033fa:	4b18      	ldr	r3, [pc, #96]	; (800345c <FSMC_NORSRAM_Init+0xfc>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	6851      	ldr	r1, [r2, #4]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	6892      	ldr	r2, [r2, #8]
 8003406:	4311      	orrs	r1, r2
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	68d2      	ldr	r2, [r2, #12]
 800340c:	4311      	orrs	r1, r2
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	6912      	ldr	r2, [r2, #16]
 8003412:	4311      	orrs	r1, r2
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	6952      	ldr	r2, [r2, #20]
 8003418:	4311      	orrs	r1, r2
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	6992      	ldr	r2, [r2, #24]
 800341e:	4311      	orrs	r1, r2
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	69d2      	ldr	r2, [r2, #28]
 8003424:	4311      	orrs	r1, r2
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	6a12      	ldr	r2, [r2, #32]
 800342a:	4311      	orrs	r1, r2
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003430:	4311      	orrs	r1, r2
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003436:	4311      	orrs	r1, r2
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800343c:	4311      	orrs	r1, r2
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003442:	4311      	orrs	r1, r2
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	4319      	orrs	r1, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr
 800345c:	fff70081 	.word	0xfff70081

08003460 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003476:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	431a      	orrs	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	021b      	lsls	r3, r3, #8
 800348c:	431a      	orrs	r2, r3
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	041b      	lsls	r3, r3, #16
 8003494:	431a      	orrs	r2, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	3b01      	subs	r3, #1
 800349c:	051b      	lsls	r3, r3, #20
 800349e:	431a      	orrs	r2, r3
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	3b02      	subs	r3, #2
 80034a6:	061b      	lsls	r3, r3, #24
 80034a8:	431a      	orrs	r2, r3
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	3201      	adds	r2, #1
 80034b4:	4319      	orrs	r1, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr

080034c8 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
 80034d4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034dc:	d11d      	bne.n	800351a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80034e6:	4b13      	ldr	r3, [pc, #76]	; (8003534 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	6811      	ldr	r1, [r2, #0]
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	6852      	ldr	r2, [r2, #4]
 80034f2:	0112      	lsls	r2, r2, #4
 80034f4:	4311      	orrs	r1, r2
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	6892      	ldr	r2, [r2, #8]
 80034fa:	0212      	lsls	r2, r2, #8
 80034fc:	4311      	orrs	r1, r2
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	6992      	ldr	r2, [r2, #24]
 8003502:	4311      	orrs	r1, r2
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	68d2      	ldr	r2, [r2, #12]
 8003508:	0412      	lsls	r2, r2, #16
 800350a:	430a      	orrs	r2, r1
 800350c:	ea43 0102 	orr.w	r1, r3, r2
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003518:	e005      	b.n	8003526 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003522:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3714      	adds	r7, #20
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	cff00000 	.word	0xcff00000

08003538 <siprintf>:
 8003538:	b40e      	push	{r1, r2, r3}
 800353a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800353e:	b500      	push	{lr}
 8003540:	b09c      	sub	sp, #112	; 0x70
 8003542:	ab1d      	add	r3, sp, #116	; 0x74
 8003544:	9002      	str	r0, [sp, #8]
 8003546:	9006      	str	r0, [sp, #24]
 8003548:	9107      	str	r1, [sp, #28]
 800354a:	9104      	str	r1, [sp, #16]
 800354c:	4808      	ldr	r0, [pc, #32]	; (8003570 <siprintf+0x38>)
 800354e:	4909      	ldr	r1, [pc, #36]	; (8003574 <siprintf+0x3c>)
 8003550:	f853 2b04 	ldr.w	r2, [r3], #4
 8003554:	9105      	str	r1, [sp, #20]
 8003556:	6800      	ldr	r0, [r0, #0]
 8003558:	a902      	add	r1, sp, #8
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	f000 f89a 	bl	8003694 <_svfiprintf_r>
 8003560:	2200      	movs	r2, #0
 8003562:	9b02      	ldr	r3, [sp, #8]
 8003564:	701a      	strb	r2, [r3, #0]
 8003566:	b01c      	add	sp, #112	; 0x70
 8003568:	f85d eb04 	ldr.w	lr, [sp], #4
 800356c:	b003      	add	sp, #12
 800356e:	4770      	bx	lr
 8003570:	200000f4 	.word	0x200000f4
 8003574:	ffff0208 	.word	0xffff0208

08003578 <memset>:
 8003578:	4603      	mov	r3, r0
 800357a:	4402      	add	r2, r0
 800357c:	4293      	cmp	r3, r2
 800357e:	d100      	bne.n	8003582 <memset+0xa>
 8003580:	4770      	bx	lr
 8003582:	f803 1b01 	strb.w	r1, [r3], #1
 8003586:	e7f9      	b.n	800357c <memset+0x4>

08003588 <__errno>:
 8003588:	4b01      	ldr	r3, [pc, #4]	; (8003590 <__errno+0x8>)
 800358a:	6818      	ldr	r0, [r3, #0]
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	200000f4 	.word	0x200000f4

08003594 <__libc_init_array>:
 8003594:	b570      	push	{r4, r5, r6, lr}
 8003596:	2600      	movs	r6, #0
 8003598:	4d0c      	ldr	r5, [pc, #48]	; (80035cc <__libc_init_array+0x38>)
 800359a:	4c0d      	ldr	r4, [pc, #52]	; (80035d0 <__libc_init_array+0x3c>)
 800359c:	1b64      	subs	r4, r4, r5
 800359e:	10a4      	asrs	r4, r4, #2
 80035a0:	42a6      	cmp	r6, r4
 80035a2:	d109      	bne.n	80035b8 <__libc_init_array+0x24>
 80035a4:	f000 fc7a 	bl	8003e9c <_init>
 80035a8:	2600      	movs	r6, #0
 80035aa:	4d0a      	ldr	r5, [pc, #40]	; (80035d4 <__libc_init_array+0x40>)
 80035ac:	4c0a      	ldr	r4, [pc, #40]	; (80035d8 <__libc_init_array+0x44>)
 80035ae:	1b64      	subs	r4, r4, r5
 80035b0:	10a4      	asrs	r4, r4, #2
 80035b2:	42a6      	cmp	r6, r4
 80035b4:	d105      	bne.n	80035c2 <__libc_init_array+0x2e>
 80035b6:	bd70      	pop	{r4, r5, r6, pc}
 80035b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80035bc:	4798      	blx	r3
 80035be:	3601      	adds	r6, #1
 80035c0:	e7ee      	b.n	80035a0 <__libc_init_array+0xc>
 80035c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035c6:	4798      	blx	r3
 80035c8:	3601      	adds	r6, #1
 80035ca:	e7f2      	b.n	80035b2 <__libc_init_array+0x1e>
 80035cc:	0800450c 	.word	0x0800450c
 80035d0:	0800450c 	.word	0x0800450c
 80035d4:	0800450c 	.word	0x0800450c
 80035d8:	08004510 	.word	0x08004510

080035dc <__retarget_lock_acquire_recursive>:
 80035dc:	4770      	bx	lr

080035de <__retarget_lock_release_recursive>:
 80035de:	4770      	bx	lr

080035e0 <__ssputs_r>:
 80035e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035e4:	461f      	mov	r7, r3
 80035e6:	688e      	ldr	r6, [r1, #8]
 80035e8:	4682      	mov	sl, r0
 80035ea:	42be      	cmp	r6, r7
 80035ec:	460c      	mov	r4, r1
 80035ee:	4690      	mov	r8, r2
 80035f0:	680b      	ldr	r3, [r1, #0]
 80035f2:	d82c      	bhi.n	800364e <__ssputs_r+0x6e>
 80035f4:	898a      	ldrh	r2, [r1, #12]
 80035f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035fa:	d026      	beq.n	800364a <__ssputs_r+0x6a>
 80035fc:	6965      	ldr	r5, [r4, #20]
 80035fe:	6909      	ldr	r1, [r1, #16]
 8003600:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003604:	eba3 0901 	sub.w	r9, r3, r1
 8003608:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800360c:	1c7b      	adds	r3, r7, #1
 800360e:	444b      	add	r3, r9
 8003610:	106d      	asrs	r5, r5, #1
 8003612:	429d      	cmp	r5, r3
 8003614:	bf38      	it	cc
 8003616:	461d      	movcc	r5, r3
 8003618:	0553      	lsls	r3, r2, #21
 800361a:	d527      	bpl.n	800366c <__ssputs_r+0x8c>
 800361c:	4629      	mov	r1, r5
 800361e:	f000 f957 	bl	80038d0 <_malloc_r>
 8003622:	4606      	mov	r6, r0
 8003624:	b360      	cbz	r0, 8003680 <__ssputs_r+0xa0>
 8003626:	464a      	mov	r2, r9
 8003628:	6921      	ldr	r1, [r4, #16]
 800362a:	f000 fbd9 	bl	8003de0 <memcpy>
 800362e:	89a3      	ldrh	r3, [r4, #12]
 8003630:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003638:	81a3      	strh	r3, [r4, #12]
 800363a:	6126      	str	r6, [r4, #16]
 800363c:	444e      	add	r6, r9
 800363e:	6026      	str	r6, [r4, #0]
 8003640:	463e      	mov	r6, r7
 8003642:	6165      	str	r5, [r4, #20]
 8003644:	eba5 0509 	sub.w	r5, r5, r9
 8003648:	60a5      	str	r5, [r4, #8]
 800364a:	42be      	cmp	r6, r7
 800364c:	d900      	bls.n	8003650 <__ssputs_r+0x70>
 800364e:	463e      	mov	r6, r7
 8003650:	4632      	mov	r2, r6
 8003652:	4641      	mov	r1, r8
 8003654:	6820      	ldr	r0, [r4, #0]
 8003656:	f000 fb8a 	bl	8003d6e <memmove>
 800365a:	2000      	movs	r0, #0
 800365c:	68a3      	ldr	r3, [r4, #8]
 800365e:	1b9b      	subs	r3, r3, r6
 8003660:	60a3      	str	r3, [r4, #8]
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	4433      	add	r3, r6
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800366c:	462a      	mov	r2, r5
 800366e:	f000 fb4f 	bl	8003d10 <_realloc_r>
 8003672:	4606      	mov	r6, r0
 8003674:	2800      	cmp	r0, #0
 8003676:	d1e0      	bne.n	800363a <__ssputs_r+0x5a>
 8003678:	4650      	mov	r0, sl
 800367a:	6921      	ldr	r1, [r4, #16]
 800367c:	f000 fbbe 	bl	8003dfc <_free_r>
 8003680:	230c      	movs	r3, #12
 8003682:	f8ca 3000 	str.w	r3, [sl]
 8003686:	89a3      	ldrh	r3, [r4, #12]
 8003688:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800368c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003690:	81a3      	strh	r3, [r4, #12]
 8003692:	e7e9      	b.n	8003668 <__ssputs_r+0x88>

08003694 <_svfiprintf_r>:
 8003694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003698:	4698      	mov	r8, r3
 800369a:	898b      	ldrh	r3, [r1, #12]
 800369c:	4607      	mov	r7, r0
 800369e:	061b      	lsls	r3, r3, #24
 80036a0:	460d      	mov	r5, r1
 80036a2:	4614      	mov	r4, r2
 80036a4:	b09d      	sub	sp, #116	; 0x74
 80036a6:	d50e      	bpl.n	80036c6 <_svfiprintf_r+0x32>
 80036a8:	690b      	ldr	r3, [r1, #16]
 80036aa:	b963      	cbnz	r3, 80036c6 <_svfiprintf_r+0x32>
 80036ac:	2140      	movs	r1, #64	; 0x40
 80036ae:	f000 f90f 	bl	80038d0 <_malloc_r>
 80036b2:	6028      	str	r0, [r5, #0]
 80036b4:	6128      	str	r0, [r5, #16]
 80036b6:	b920      	cbnz	r0, 80036c2 <_svfiprintf_r+0x2e>
 80036b8:	230c      	movs	r3, #12
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036c0:	e0d0      	b.n	8003864 <_svfiprintf_r+0x1d0>
 80036c2:	2340      	movs	r3, #64	; 0x40
 80036c4:	616b      	str	r3, [r5, #20]
 80036c6:	2300      	movs	r3, #0
 80036c8:	9309      	str	r3, [sp, #36]	; 0x24
 80036ca:	2320      	movs	r3, #32
 80036cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036d0:	2330      	movs	r3, #48	; 0x30
 80036d2:	f04f 0901 	mov.w	r9, #1
 80036d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80036da:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800387c <_svfiprintf_r+0x1e8>
 80036de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036e2:	4623      	mov	r3, r4
 80036e4:	469a      	mov	sl, r3
 80036e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036ea:	b10a      	cbz	r2, 80036f0 <_svfiprintf_r+0x5c>
 80036ec:	2a25      	cmp	r2, #37	; 0x25
 80036ee:	d1f9      	bne.n	80036e4 <_svfiprintf_r+0x50>
 80036f0:	ebba 0b04 	subs.w	fp, sl, r4
 80036f4:	d00b      	beq.n	800370e <_svfiprintf_r+0x7a>
 80036f6:	465b      	mov	r3, fp
 80036f8:	4622      	mov	r2, r4
 80036fa:	4629      	mov	r1, r5
 80036fc:	4638      	mov	r0, r7
 80036fe:	f7ff ff6f 	bl	80035e0 <__ssputs_r>
 8003702:	3001      	adds	r0, #1
 8003704:	f000 80a9 	beq.w	800385a <_svfiprintf_r+0x1c6>
 8003708:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800370a:	445a      	add	r2, fp
 800370c:	9209      	str	r2, [sp, #36]	; 0x24
 800370e:	f89a 3000 	ldrb.w	r3, [sl]
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 80a1 	beq.w	800385a <_svfiprintf_r+0x1c6>
 8003718:	2300      	movs	r3, #0
 800371a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800371e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003722:	f10a 0a01 	add.w	sl, sl, #1
 8003726:	9304      	str	r3, [sp, #16]
 8003728:	9307      	str	r3, [sp, #28]
 800372a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800372e:	931a      	str	r3, [sp, #104]	; 0x68
 8003730:	4654      	mov	r4, sl
 8003732:	2205      	movs	r2, #5
 8003734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003738:	4850      	ldr	r0, [pc, #320]	; (800387c <_svfiprintf_r+0x1e8>)
 800373a:	f000 fb43 	bl	8003dc4 <memchr>
 800373e:	9a04      	ldr	r2, [sp, #16]
 8003740:	b9d8      	cbnz	r0, 800377a <_svfiprintf_r+0xe6>
 8003742:	06d0      	lsls	r0, r2, #27
 8003744:	bf44      	itt	mi
 8003746:	2320      	movmi	r3, #32
 8003748:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800374c:	0711      	lsls	r1, r2, #28
 800374e:	bf44      	itt	mi
 8003750:	232b      	movmi	r3, #43	; 0x2b
 8003752:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003756:	f89a 3000 	ldrb.w	r3, [sl]
 800375a:	2b2a      	cmp	r3, #42	; 0x2a
 800375c:	d015      	beq.n	800378a <_svfiprintf_r+0xf6>
 800375e:	4654      	mov	r4, sl
 8003760:	2000      	movs	r0, #0
 8003762:	f04f 0c0a 	mov.w	ip, #10
 8003766:	9a07      	ldr	r2, [sp, #28]
 8003768:	4621      	mov	r1, r4
 800376a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800376e:	3b30      	subs	r3, #48	; 0x30
 8003770:	2b09      	cmp	r3, #9
 8003772:	d94d      	bls.n	8003810 <_svfiprintf_r+0x17c>
 8003774:	b1b0      	cbz	r0, 80037a4 <_svfiprintf_r+0x110>
 8003776:	9207      	str	r2, [sp, #28]
 8003778:	e014      	b.n	80037a4 <_svfiprintf_r+0x110>
 800377a:	eba0 0308 	sub.w	r3, r0, r8
 800377e:	fa09 f303 	lsl.w	r3, r9, r3
 8003782:	4313      	orrs	r3, r2
 8003784:	46a2      	mov	sl, r4
 8003786:	9304      	str	r3, [sp, #16]
 8003788:	e7d2      	b.n	8003730 <_svfiprintf_r+0x9c>
 800378a:	9b03      	ldr	r3, [sp, #12]
 800378c:	1d19      	adds	r1, r3, #4
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	9103      	str	r1, [sp, #12]
 8003792:	2b00      	cmp	r3, #0
 8003794:	bfbb      	ittet	lt
 8003796:	425b      	neglt	r3, r3
 8003798:	f042 0202 	orrlt.w	r2, r2, #2
 800379c:	9307      	strge	r3, [sp, #28]
 800379e:	9307      	strlt	r3, [sp, #28]
 80037a0:	bfb8      	it	lt
 80037a2:	9204      	strlt	r2, [sp, #16]
 80037a4:	7823      	ldrb	r3, [r4, #0]
 80037a6:	2b2e      	cmp	r3, #46	; 0x2e
 80037a8:	d10c      	bne.n	80037c4 <_svfiprintf_r+0x130>
 80037aa:	7863      	ldrb	r3, [r4, #1]
 80037ac:	2b2a      	cmp	r3, #42	; 0x2a
 80037ae:	d134      	bne.n	800381a <_svfiprintf_r+0x186>
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	3402      	adds	r4, #2
 80037b4:	1d1a      	adds	r2, r3, #4
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	9203      	str	r2, [sp, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	bfb8      	it	lt
 80037be:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80037c2:	9305      	str	r3, [sp, #20]
 80037c4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003880 <_svfiprintf_r+0x1ec>
 80037c8:	2203      	movs	r2, #3
 80037ca:	4650      	mov	r0, sl
 80037cc:	7821      	ldrb	r1, [r4, #0]
 80037ce:	f000 faf9 	bl	8003dc4 <memchr>
 80037d2:	b138      	cbz	r0, 80037e4 <_svfiprintf_r+0x150>
 80037d4:	2240      	movs	r2, #64	; 0x40
 80037d6:	9b04      	ldr	r3, [sp, #16]
 80037d8:	eba0 000a 	sub.w	r0, r0, sl
 80037dc:	4082      	lsls	r2, r0
 80037de:	4313      	orrs	r3, r2
 80037e0:	3401      	adds	r4, #1
 80037e2:	9304      	str	r3, [sp, #16]
 80037e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037e8:	2206      	movs	r2, #6
 80037ea:	4826      	ldr	r0, [pc, #152]	; (8003884 <_svfiprintf_r+0x1f0>)
 80037ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037f0:	f000 fae8 	bl	8003dc4 <memchr>
 80037f4:	2800      	cmp	r0, #0
 80037f6:	d038      	beq.n	800386a <_svfiprintf_r+0x1d6>
 80037f8:	4b23      	ldr	r3, [pc, #140]	; (8003888 <_svfiprintf_r+0x1f4>)
 80037fa:	bb1b      	cbnz	r3, 8003844 <_svfiprintf_r+0x1b0>
 80037fc:	9b03      	ldr	r3, [sp, #12]
 80037fe:	3307      	adds	r3, #7
 8003800:	f023 0307 	bic.w	r3, r3, #7
 8003804:	3308      	adds	r3, #8
 8003806:	9303      	str	r3, [sp, #12]
 8003808:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800380a:	4433      	add	r3, r6
 800380c:	9309      	str	r3, [sp, #36]	; 0x24
 800380e:	e768      	b.n	80036e2 <_svfiprintf_r+0x4e>
 8003810:	460c      	mov	r4, r1
 8003812:	2001      	movs	r0, #1
 8003814:	fb0c 3202 	mla	r2, ip, r2, r3
 8003818:	e7a6      	b.n	8003768 <_svfiprintf_r+0xd4>
 800381a:	2300      	movs	r3, #0
 800381c:	f04f 0c0a 	mov.w	ip, #10
 8003820:	4619      	mov	r1, r3
 8003822:	3401      	adds	r4, #1
 8003824:	9305      	str	r3, [sp, #20]
 8003826:	4620      	mov	r0, r4
 8003828:	f810 2b01 	ldrb.w	r2, [r0], #1
 800382c:	3a30      	subs	r2, #48	; 0x30
 800382e:	2a09      	cmp	r2, #9
 8003830:	d903      	bls.n	800383a <_svfiprintf_r+0x1a6>
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0c6      	beq.n	80037c4 <_svfiprintf_r+0x130>
 8003836:	9105      	str	r1, [sp, #20]
 8003838:	e7c4      	b.n	80037c4 <_svfiprintf_r+0x130>
 800383a:	4604      	mov	r4, r0
 800383c:	2301      	movs	r3, #1
 800383e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003842:	e7f0      	b.n	8003826 <_svfiprintf_r+0x192>
 8003844:	ab03      	add	r3, sp, #12
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	462a      	mov	r2, r5
 800384a:	4638      	mov	r0, r7
 800384c:	4b0f      	ldr	r3, [pc, #60]	; (800388c <_svfiprintf_r+0x1f8>)
 800384e:	a904      	add	r1, sp, #16
 8003850:	f3af 8000 	nop.w
 8003854:	1c42      	adds	r2, r0, #1
 8003856:	4606      	mov	r6, r0
 8003858:	d1d6      	bne.n	8003808 <_svfiprintf_r+0x174>
 800385a:	89ab      	ldrh	r3, [r5, #12]
 800385c:	065b      	lsls	r3, r3, #25
 800385e:	f53f af2d 	bmi.w	80036bc <_svfiprintf_r+0x28>
 8003862:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003864:	b01d      	add	sp, #116	; 0x74
 8003866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800386a:	ab03      	add	r3, sp, #12
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	462a      	mov	r2, r5
 8003870:	4638      	mov	r0, r7
 8003872:	4b06      	ldr	r3, [pc, #24]	; (800388c <_svfiprintf_r+0x1f8>)
 8003874:	a904      	add	r1, sp, #16
 8003876:	f000 f91d 	bl	8003ab4 <_printf_i>
 800387a:	e7eb      	b.n	8003854 <_svfiprintf_r+0x1c0>
 800387c:	080044d8 	.word	0x080044d8
 8003880:	080044de 	.word	0x080044de
 8003884:	080044e2 	.word	0x080044e2
 8003888:	00000000 	.word	0x00000000
 800388c:	080035e1 	.word	0x080035e1

08003890 <sbrk_aligned>:
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	4e0e      	ldr	r6, [pc, #56]	; (80038cc <sbrk_aligned+0x3c>)
 8003894:	460c      	mov	r4, r1
 8003896:	6831      	ldr	r1, [r6, #0]
 8003898:	4605      	mov	r5, r0
 800389a:	b911      	cbnz	r1, 80038a2 <sbrk_aligned+0x12>
 800389c:	f000 fa82 	bl	8003da4 <_sbrk_r>
 80038a0:	6030      	str	r0, [r6, #0]
 80038a2:	4621      	mov	r1, r4
 80038a4:	4628      	mov	r0, r5
 80038a6:	f000 fa7d 	bl	8003da4 <_sbrk_r>
 80038aa:	1c43      	adds	r3, r0, #1
 80038ac:	d00a      	beq.n	80038c4 <sbrk_aligned+0x34>
 80038ae:	1cc4      	adds	r4, r0, #3
 80038b0:	f024 0403 	bic.w	r4, r4, #3
 80038b4:	42a0      	cmp	r0, r4
 80038b6:	d007      	beq.n	80038c8 <sbrk_aligned+0x38>
 80038b8:	1a21      	subs	r1, r4, r0
 80038ba:	4628      	mov	r0, r5
 80038bc:	f000 fa72 	bl	8003da4 <_sbrk_r>
 80038c0:	3001      	adds	r0, #1
 80038c2:	d101      	bne.n	80038c8 <sbrk_aligned+0x38>
 80038c4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80038c8:	4620      	mov	r0, r4
 80038ca:	bd70      	pop	{r4, r5, r6, pc}
 80038cc:	20000330 	.word	0x20000330

080038d0 <_malloc_r>:
 80038d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038d4:	1ccd      	adds	r5, r1, #3
 80038d6:	f025 0503 	bic.w	r5, r5, #3
 80038da:	3508      	adds	r5, #8
 80038dc:	2d0c      	cmp	r5, #12
 80038de:	bf38      	it	cc
 80038e0:	250c      	movcc	r5, #12
 80038e2:	2d00      	cmp	r5, #0
 80038e4:	4607      	mov	r7, r0
 80038e6:	db01      	blt.n	80038ec <_malloc_r+0x1c>
 80038e8:	42a9      	cmp	r1, r5
 80038ea:	d905      	bls.n	80038f8 <_malloc_r+0x28>
 80038ec:	230c      	movs	r3, #12
 80038ee:	2600      	movs	r6, #0
 80038f0:	603b      	str	r3, [r7, #0]
 80038f2:	4630      	mov	r0, r6
 80038f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80039cc <_malloc_r+0xfc>
 80038fc:	f000 f9fc 	bl	8003cf8 <__malloc_lock>
 8003900:	f8d8 3000 	ldr.w	r3, [r8]
 8003904:	461c      	mov	r4, r3
 8003906:	bb5c      	cbnz	r4, 8003960 <_malloc_r+0x90>
 8003908:	4629      	mov	r1, r5
 800390a:	4638      	mov	r0, r7
 800390c:	f7ff ffc0 	bl	8003890 <sbrk_aligned>
 8003910:	1c43      	adds	r3, r0, #1
 8003912:	4604      	mov	r4, r0
 8003914:	d155      	bne.n	80039c2 <_malloc_r+0xf2>
 8003916:	f8d8 4000 	ldr.w	r4, [r8]
 800391a:	4626      	mov	r6, r4
 800391c:	2e00      	cmp	r6, #0
 800391e:	d145      	bne.n	80039ac <_malloc_r+0xdc>
 8003920:	2c00      	cmp	r4, #0
 8003922:	d048      	beq.n	80039b6 <_malloc_r+0xe6>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	4631      	mov	r1, r6
 8003928:	4638      	mov	r0, r7
 800392a:	eb04 0903 	add.w	r9, r4, r3
 800392e:	f000 fa39 	bl	8003da4 <_sbrk_r>
 8003932:	4581      	cmp	r9, r0
 8003934:	d13f      	bne.n	80039b6 <_malloc_r+0xe6>
 8003936:	6821      	ldr	r1, [r4, #0]
 8003938:	4638      	mov	r0, r7
 800393a:	1a6d      	subs	r5, r5, r1
 800393c:	4629      	mov	r1, r5
 800393e:	f7ff ffa7 	bl	8003890 <sbrk_aligned>
 8003942:	3001      	adds	r0, #1
 8003944:	d037      	beq.n	80039b6 <_malloc_r+0xe6>
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	442b      	add	r3, r5
 800394a:	6023      	str	r3, [r4, #0]
 800394c:	f8d8 3000 	ldr.w	r3, [r8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d038      	beq.n	80039c6 <_malloc_r+0xf6>
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	42a2      	cmp	r2, r4
 8003958:	d12b      	bne.n	80039b2 <_malloc_r+0xe2>
 800395a:	2200      	movs	r2, #0
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	e00f      	b.n	8003980 <_malloc_r+0xb0>
 8003960:	6822      	ldr	r2, [r4, #0]
 8003962:	1b52      	subs	r2, r2, r5
 8003964:	d41f      	bmi.n	80039a6 <_malloc_r+0xd6>
 8003966:	2a0b      	cmp	r2, #11
 8003968:	d917      	bls.n	800399a <_malloc_r+0xca>
 800396a:	1961      	adds	r1, r4, r5
 800396c:	42a3      	cmp	r3, r4
 800396e:	6025      	str	r5, [r4, #0]
 8003970:	bf18      	it	ne
 8003972:	6059      	strne	r1, [r3, #4]
 8003974:	6863      	ldr	r3, [r4, #4]
 8003976:	bf08      	it	eq
 8003978:	f8c8 1000 	streq.w	r1, [r8]
 800397c:	5162      	str	r2, [r4, r5]
 800397e:	604b      	str	r3, [r1, #4]
 8003980:	4638      	mov	r0, r7
 8003982:	f104 060b 	add.w	r6, r4, #11
 8003986:	f000 f9bd 	bl	8003d04 <__malloc_unlock>
 800398a:	f026 0607 	bic.w	r6, r6, #7
 800398e:	1d23      	adds	r3, r4, #4
 8003990:	1af2      	subs	r2, r6, r3
 8003992:	d0ae      	beq.n	80038f2 <_malloc_r+0x22>
 8003994:	1b9b      	subs	r3, r3, r6
 8003996:	50a3      	str	r3, [r4, r2]
 8003998:	e7ab      	b.n	80038f2 <_malloc_r+0x22>
 800399a:	42a3      	cmp	r3, r4
 800399c:	6862      	ldr	r2, [r4, #4]
 800399e:	d1dd      	bne.n	800395c <_malloc_r+0x8c>
 80039a0:	f8c8 2000 	str.w	r2, [r8]
 80039a4:	e7ec      	b.n	8003980 <_malloc_r+0xb0>
 80039a6:	4623      	mov	r3, r4
 80039a8:	6864      	ldr	r4, [r4, #4]
 80039aa:	e7ac      	b.n	8003906 <_malloc_r+0x36>
 80039ac:	4634      	mov	r4, r6
 80039ae:	6876      	ldr	r6, [r6, #4]
 80039b0:	e7b4      	b.n	800391c <_malloc_r+0x4c>
 80039b2:	4613      	mov	r3, r2
 80039b4:	e7cc      	b.n	8003950 <_malloc_r+0x80>
 80039b6:	230c      	movs	r3, #12
 80039b8:	4638      	mov	r0, r7
 80039ba:	603b      	str	r3, [r7, #0]
 80039bc:	f000 f9a2 	bl	8003d04 <__malloc_unlock>
 80039c0:	e797      	b.n	80038f2 <_malloc_r+0x22>
 80039c2:	6025      	str	r5, [r4, #0]
 80039c4:	e7dc      	b.n	8003980 <_malloc_r+0xb0>
 80039c6:	605b      	str	r3, [r3, #4]
 80039c8:	deff      	udf	#255	; 0xff
 80039ca:	bf00      	nop
 80039cc:	2000032c 	.word	0x2000032c

080039d0 <_printf_common>:
 80039d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039d4:	4616      	mov	r6, r2
 80039d6:	4699      	mov	r9, r3
 80039d8:	688a      	ldr	r2, [r1, #8]
 80039da:	690b      	ldr	r3, [r1, #16]
 80039dc:	4607      	mov	r7, r0
 80039de:	4293      	cmp	r3, r2
 80039e0:	bfb8      	it	lt
 80039e2:	4613      	movlt	r3, r2
 80039e4:	6033      	str	r3, [r6, #0]
 80039e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039ea:	460c      	mov	r4, r1
 80039ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039f0:	b10a      	cbz	r2, 80039f6 <_printf_common+0x26>
 80039f2:	3301      	adds	r3, #1
 80039f4:	6033      	str	r3, [r6, #0]
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	0699      	lsls	r1, r3, #26
 80039fa:	bf42      	ittt	mi
 80039fc:	6833      	ldrmi	r3, [r6, #0]
 80039fe:	3302      	addmi	r3, #2
 8003a00:	6033      	strmi	r3, [r6, #0]
 8003a02:	6825      	ldr	r5, [r4, #0]
 8003a04:	f015 0506 	ands.w	r5, r5, #6
 8003a08:	d106      	bne.n	8003a18 <_printf_common+0x48>
 8003a0a:	f104 0a19 	add.w	sl, r4, #25
 8003a0e:	68e3      	ldr	r3, [r4, #12]
 8003a10:	6832      	ldr	r2, [r6, #0]
 8003a12:	1a9b      	subs	r3, r3, r2
 8003a14:	42ab      	cmp	r3, r5
 8003a16:	dc2b      	bgt.n	8003a70 <_printf_common+0xa0>
 8003a18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a1c:	1e13      	subs	r3, r2, #0
 8003a1e:	6822      	ldr	r2, [r4, #0]
 8003a20:	bf18      	it	ne
 8003a22:	2301      	movne	r3, #1
 8003a24:	0692      	lsls	r2, r2, #26
 8003a26:	d430      	bmi.n	8003a8a <_printf_common+0xba>
 8003a28:	4649      	mov	r1, r9
 8003a2a:	4638      	mov	r0, r7
 8003a2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a30:	47c0      	blx	r8
 8003a32:	3001      	adds	r0, #1
 8003a34:	d023      	beq.n	8003a7e <_printf_common+0xae>
 8003a36:	6823      	ldr	r3, [r4, #0]
 8003a38:	6922      	ldr	r2, [r4, #16]
 8003a3a:	f003 0306 	and.w	r3, r3, #6
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	bf14      	ite	ne
 8003a42:	2500      	movne	r5, #0
 8003a44:	6833      	ldreq	r3, [r6, #0]
 8003a46:	f04f 0600 	mov.w	r6, #0
 8003a4a:	bf08      	it	eq
 8003a4c:	68e5      	ldreq	r5, [r4, #12]
 8003a4e:	f104 041a 	add.w	r4, r4, #26
 8003a52:	bf08      	it	eq
 8003a54:	1aed      	subeq	r5, r5, r3
 8003a56:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003a5a:	bf08      	it	eq
 8003a5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a60:	4293      	cmp	r3, r2
 8003a62:	bfc4      	itt	gt
 8003a64:	1a9b      	subgt	r3, r3, r2
 8003a66:	18ed      	addgt	r5, r5, r3
 8003a68:	42b5      	cmp	r5, r6
 8003a6a:	d11a      	bne.n	8003aa2 <_printf_common+0xd2>
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	e008      	b.n	8003a82 <_printf_common+0xb2>
 8003a70:	2301      	movs	r3, #1
 8003a72:	4652      	mov	r2, sl
 8003a74:	4649      	mov	r1, r9
 8003a76:	4638      	mov	r0, r7
 8003a78:	47c0      	blx	r8
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	d103      	bne.n	8003a86 <_printf_common+0xb6>
 8003a7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a86:	3501      	adds	r5, #1
 8003a88:	e7c1      	b.n	8003a0e <_printf_common+0x3e>
 8003a8a:	2030      	movs	r0, #48	; 0x30
 8003a8c:	18e1      	adds	r1, r4, r3
 8003a8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a92:	1c5a      	adds	r2, r3, #1
 8003a94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a98:	4422      	add	r2, r4
 8003a9a:	3302      	adds	r3, #2
 8003a9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003aa0:	e7c2      	b.n	8003a28 <_printf_common+0x58>
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	4622      	mov	r2, r4
 8003aa6:	4649      	mov	r1, r9
 8003aa8:	4638      	mov	r0, r7
 8003aaa:	47c0      	blx	r8
 8003aac:	3001      	adds	r0, #1
 8003aae:	d0e6      	beq.n	8003a7e <_printf_common+0xae>
 8003ab0:	3601      	adds	r6, #1
 8003ab2:	e7d9      	b.n	8003a68 <_printf_common+0x98>

08003ab4 <_printf_i>:
 8003ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ab8:	7e0f      	ldrb	r7, [r1, #24]
 8003aba:	4691      	mov	r9, r2
 8003abc:	2f78      	cmp	r7, #120	; 0x78
 8003abe:	4680      	mov	r8, r0
 8003ac0:	460c      	mov	r4, r1
 8003ac2:	469a      	mov	sl, r3
 8003ac4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ac6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003aca:	d807      	bhi.n	8003adc <_printf_i+0x28>
 8003acc:	2f62      	cmp	r7, #98	; 0x62
 8003ace:	d80a      	bhi.n	8003ae6 <_printf_i+0x32>
 8003ad0:	2f00      	cmp	r7, #0
 8003ad2:	f000 80d5 	beq.w	8003c80 <_printf_i+0x1cc>
 8003ad6:	2f58      	cmp	r7, #88	; 0x58
 8003ad8:	f000 80c1 	beq.w	8003c5e <_printf_i+0x1aa>
 8003adc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ae0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ae4:	e03a      	b.n	8003b5c <_printf_i+0xa8>
 8003ae6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003aea:	2b15      	cmp	r3, #21
 8003aec:	d8f6      	bhi.n	8003adc <_printf_i+0x28>
 8003aee:	a101      	add	r1, pc, #4	; (adr r1, 8003af4 <_printf_i+0x40>)
 8003af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003af4:	08003b4d 	.word	0x08003b4d
 8003af8:	08003b61 	.word	0x08003b61
 8003afc:	08003add 	.word	0x08003add
 8003b00:	08003add 	.word	0x08003add
 8003b04:	08003add 	.word	0x08003add
 8003b08:	08003add 	.word	0x08003add
 8003b0c:	08003b61 	.word	0x08003b61
 8003b10:	08003add 	.word	0x08003add
 8003b14:	08003add 	.word	0x08003add
 8003b18:	08003add 	.word	0x08003add
 8003b1c:	08003add 	.word	0x08003add
 8003b20:	08003c67 	.word	0x08003c67
 8003b24:	08003b8d 	.word	0x08003b8d
 8003b28:	08003c21 	.word	0x08003c21
 8003b2c:	08003add 	.word	0x08003add
 8003b30:	08003add 	.word	0x08003add
 8003b34:	08003c89 	.word	0x08003c89
 8003b38:	08003add 	.word	0x08003add
 8003b3c:	08003b8d 	.word	0x08003b8d
 8003b40:	08003add 	.word	0x08003add
 8003b44:	08003add 	.word	0x08003add
 8003b48:	08003c29 	.word	0x08003c29
 8003b4c:	682b      	ldr	r3, [r5, #0]
 8003b4e:	1d1a      	adds	r2, r3, #4
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	602a      	str	r2, [r5, #0]
 8003b54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0a0      	b.n	8003ca2 <_printf_i+0x1ee>
 8003b60:	6820      	ldr	r0, [r4, #0]
 8003b62:	682b      	ldr	r3, [r5, #0]
 8003b64:	0607      	lsls	r7, r0, #24
 8003b66:	f103 0104 	add.w	r1, r3, #4
 8003b6a:	6029      	str	r1, [r5, #0]
 8003b6c:	d501      	bpl.n	8003b72 <_printf_i+0xbe>
 8003b6e:	681e      	ldr	r6, [r3, #0]
 8003b70:	e003      	b.n	8003b7a <_printf_i+0xc6>
 8003b72:	0646      	lsls	r6, r0, #25
 8003b74:	d5fb      	bpl.n	8003b6e <_printf_i+0xba>
 8003b76:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003b7a:	2e00      	cmp	r6, #0
 8003b7c:	da03      	bge.n	8003b86 <_printf_i+0xd2>
 8003b7e:	232d      	movs	r3, #45	; 0x2d
 8003b80:	4276      	negs	r6, r6
 8003b82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b86:	230a      	movs	r3, #10
 8003b88:	4859      	ldr	r0, [pc, #356]	; (8003cf0 <_printf_i+0x23c>)
 8003b8a:	e012      	b.n	8003bb2 <_printf_i+0xfe>
 8003b8c:	682b      	ldr	r3, [r5, #0]
 8003b8e:	6820      	ldr	r0, [r4, #0]
 8003b90:	1d19      	adds	r1, r3, #4
 8003b92:	6029      	str	r1, [r5, #0]
 8003b94:	0605      	lsls	r5, r0, #24
 8003b96:	d501      	bpl.n	8003b9c <_printf_i+0xe8>
 8003b98:	681e      	ldr	r6, [r3, #0]
 8003b9a:	e002      	b.n	8003ba2 <_printf_i+0xee>
 8003b9c:	0641      	lsls	r1, r0, #25
 8003b9e:	d5fb      	bpl.n	8003b98 <_printf_i+0xe4>
 8003ba0:	881e      	ldrh	r6, [r3, #0]
 8003ba2:	2f6f      	cmp	r7, #111	; 0x6f
 8003ba4:	bf0c      	ite	eq
 8003ba6:	2308      	moveq	r3, #8
 8003ba8:	230a      	movne	r3, #10
 8003baa:	4851      	ldr	r0, [pc, #324]	; (8003cf0 <_printf_i+0x23c>)
 8003bac:	2100      	movs	r1, #0
 8003bae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003bb2:	6865      	ldr	r5, [r4, #4]
 8003bb4:	2d00      	cmp	r5, #0
 8003bb6:	bfa8      	it	ge
 8003bb8:	6821      	ldrge	r1, [r4, #0]
 8003bba:	60a5      	str	r5, [r4, #8]
 8003bbc:	bfa4      	itt	ge
 8003bbe:	f021 0104 	bicge.w	r1, r1, #4
 8003bc2:	6021      	strge	r1, [r4, #0]
 8003bc4:	b90e      	cbnz	r6, 8003bca <_printf_i+0x116>
 8003bc6:	2d00      	cmp	r5, #0
 8003bc8:	d04b      	beq.n	8003c62 <_printf_i+0x1ae>
 8003bca:	4615      	mov	r5, r2
 8003bcc:	fbb6 f1f3 	udiv	r1, r6, r3
 8003bd0:	fb03 6711 	mls	r7, r3, r1, r6
 8003bd4:	5dc7      	ldrb	r7, [r0, r7]
 8003bd6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003bda:	4637      	mov	r7, r6
 8003bdc:	42bb      	cmp	r3, r7
 8003bde:	460e      	mov	r6, r1
 8003be0:	d9f4      	bls.n	8003bcc <_printf_i+0x118>
 8003be2:	2b08      	cmp	r3, #8
 8003be4:	d10b      	bne.n	8003bfe <_printf_i+0x14a>
 8003be6:	6823      	ldr	r3, [r4, #0]
 8003be8:	07de      	lsls	r6, r3, #31
 8003bea:	d508      	bpl.n	8003bfe <_printf_i+0x14a>
 8003bec:	6923      	ldr	r3, [r4, #16]
 8003bee:	6861      	ldr	r1, [r4, #4]
 8003bf0:	4299      	cmp	r1, r3
 8003bf2:	bfde      	ittt	le
 8003bf4:	2330      	movle	r3, #48	; 0x30
 8003bf6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003bfa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003bfe:	1b52      	subs	r2, r2, r5
 8003c00:	6122      	str	r2, [r4, #16]
 8003c02:	464b      	mov	r3, r9
 8003c04:	4621      	mov	r1, r4
 8003c06:	4640      	mov	r0, r8
 8003c08:	f8cd a000 	str.w	sl, [sp]
 8003c0c:	aa03      	add	r2, sp, #12
 8003c0e:	f7ff fedf 	bl	80039d0 <_printf_common>
 8003c12:	3001      	adds	r0, #1
 8003c14:	d14a      	bne.n	8003cac <_printf_i+0x1f8>
 8003c16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c1a:	b004      	add	sp, #16
 8003c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	f043 0320 	orr.w	r3, r3, #32
 8003c26:	6023      	str	r3, [r4, #0]
 8003c28:	2778      	movs	r7, #120	; 0x78
 8003c2a:	4832      	ldr	r0, [pc, #200]	; (8003cf4 <_printf_i+0x240>)
 8003c2c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003c30:	6823      	ldr	r3, [r4, #0]
 8003c32:	6829      	ldr	r1, [r5, #0]
 8003c34:	061f      	lsls	r7, r3, #24
 8003c36:	f851 6b04 	ldr.w	r6, [r1], #4
 8003c3a:	d402      	bmi.n	8003c42 <_printf_i+0x18e>
 8003c3c:	065f      	lsls	r7, r3, #25
 8003c3e:	bf48      	it	mi
 8003c40:	b2b6      	uxthmi	r6, r6
 8003c42:	07df      	lsls	r7, r3, #31
 8003c44:	bf48      	it	mi
 8003c46:	f043 0320 	orrmi.w	r3, r3, #32
 8003c4a:	6029      	str	r1, [r5, #0]
 8003c4c:	bf48      	it	mi
 8003c4e:	6023      	strmi	r3, [r4, #0]
 8003c50:	b91e      	cbnz	r6, 8003c5a <_printf_i+0x1a6>
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	f023 0320 	bic.w	r3, r3, #32
 8003c58:	6023      	str	r3, [r4, #0]
 8003c5a:	2310      	movs	r3, #16
 8003c5c:	e7a6      	b.n	8003bac <_printf_i+0xf8>
 8003c5e:	4824      	ldr	r0, [pc, #144]	; (8003cf0 <_printf_i+0x23c>)
 8003c60:	e7e4      	b.n	8003c2c <_printf_i+0x178>
 8003c62:	4615      	mov	r5, r2
 8003c64:	e7bd      	b.n	8003be2 <_printf_i+0x12e>
 8003c66:	682b      	ldr	r3, [r5, #0]
 8003c68:	6826      	ldr	r6, [r4, #0]
 8003c6a:	1d18      	adds	r0, r3, #4
 8003c6c:	6961      	ldr	r1, [r4, #20]
 8003c6e:	6028      	str	r0, [r5, #0]
 8003c70:	0635      	lsls	r5, r6, #24
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	d501      	bpl.n	8003c7a <_printf_i+0x1c6>
 8003c76:	6019      	str	r1, [r3, #0]
 8003c78:	e002      	b.n	8003c80 <_printf_i+0x1cc>
 8003c7a:	0670      	lsls	r0, r6, #25
 8003c7c:	d5fb      	bpl.n	8003c76 <_printf_i+0x1c2>
 8003c7e:	8019      	strh	r1, [r3, #0]
 8003c80:	2300      	movs	r3, #0
 8003c82:	4615      	mov	r5, r2
 8003c84:	6123      	str	r3, [r4, #16]
 8003c86:	e7bc      	b.n	8003c02 <_printf_i+0x14e>
 8003c88:	682b      	ldr	r3, [r5, #0]
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	1d1a      	adds	r2, r3, #4
 8003c8e:	602a      	str	r2, [r5, #0]
 8003c90:	681d      	ldr	r5, [r3, #0]
 8003c92:	6862      	ldr	r2, [r4, #4]
 8003c94:	4628      	mov	r0, r5
 8003c96:	f000 f895 	bl	8003dc4 <memchr>
 8003c9a:	b108      	cbz	r0, 8003ca0 <_printf_i+0x1ec>
 8003c9c:	1b40      	subs	r0, r0, r5
 8003c9e:	6060      	str	r0, [r4, #4]
 8003ca0:	6863      	ldr	r3, [r4, #4]
 8003ca2:	6123      	str	r3, [r4, #16]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003caa:	e7aa      	b.n	8003c02 <_printf_i+0x14e>
 8003cac:	462a      	mov	r2, r5
 8003cae:	4649      	mov	r1, r9
 8003cb0:	4640      	mov	r0, r8
 8003cb2:	6923      	ldr	r3, [r4, #16]
 8003cb4:	47d0      	blx	sl
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	d0ad      	beq.n	8003c16 <_printf_i+0x162>
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	079b      	lsls	r3, r3, #30
 8003cbe:	d413      	bmi.n	8003ce8 <_printf_i+0x234>
 8003cc0:	68e0      	ldr	r0, [r4, #12]
 8003cc2:	9b03      	ldr	r3, [sp, #12]
 8003cc4:	4298      	cmp	r0, r3
 8003cc6:	bfb8      	it	lt
 8003cc8:	4618      	movlt	r0, r3
 8003cca:	e7a6      	b.n	8003c1a <_printf_i+0x166>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	4632      	mov	r2, r6
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	4640      	mov	r0, r8
 8003cd4:	47d0      	blx	sl
 8003cd6:	3001      	adds	r0, #1
 8003cd8:	d09d      	beq.n	8003c16 <_printf_i+0x162>
 8003cda:	3501      	adds	r5, #1
 8003cdc:	68e3      	ldr	r3, [r4, #12]
 8003cde:	9903      	ldr	r1, [sp, #12]
 8003ce0:	1a5b      	subs	r3, r3, r1
 8003ce2:	42ab      	cmp	r3, r5
 8003ce4:	dcf2      	bgt.n	8003ccc <_printf_i+0x218>
 8003ce6:	e7eb      	b.n	8003cc0 <_printf_i+0x20c>
 8003ce8:	2500      	movs	r5, #0
 8003cea:	f104 0619 	add.w	r6, r4, #25
 8003cee:	e7f5      	b.n	8003cdc <_printf_i+0x228>
 8003cf0:	080044e9 	.word	0x080044e9
 8003cf4:	080044fa 	.word	0x080044fa

08003cf8 <__malloc_lock>:
 8003cf8:	4801      	ldr	r0, [pc, #4]	; (8003d00 <__malloc_lock+0x8>)
 8003cfa:	f7ff bc6f 	b.w	80035dc <__retarget_lock_acquire_recursive>
 8003cfe:	bf00      	nop
 8003d00:	20000328 	.word	0x20000328

08003d04 <__malloc_unlock>:
 8003d04:	4801      	ldr	r0, [pc, #4]	; (8003d0c <__malloc_unlock+0x8>)
 8003d06:	f7ff bc6a 	b.w	80035de <__retarget_lock_release_recursive>
 8003d0a:	bf00      	nop
 8003d0c:	20000328 	.word	0x20000328

08003d10 <_realloc_r>:
 8003d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d14:	4680      	mov	r8, r0
 8003d16:	4614      	mov	r4, r2
 8003d18:	460e      	mov	r6, r1
 8003d1a:	b921      	cbnz	r1, 8003d26 <_realloc_r+0x16>
 8003d1c:	4611      	mov	r1, r2
 8003d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d22:	f7ff bdd5 	b.w	80038d0 <_malloc_r>
 8003d26:	b92a      	cbnz	r2, 8003d34 <_realloc_r+0x24>
 8003d28:	f000 f868 	bl	8003dfc <_free_r>
 8003d2c:	4625      	mov	r5, r4
 8003d2e:	4628      	mov	r0, r5
 8003d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d34:	f000 f8aa 	bl	8003e8c <_malloc_usable_size_r>
 8003d38:	4284      	cmp	r4, r0
 8003d3a:	4607      	mov	r7, r0
 8003d3c:	d802      	bhi.n	8003d44 <_realloc_r+0x34>
 8003d3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003d42:	d812      	bhi.n	8003d6a <_realloc_r+0x5a>
 8003d44:	4621      	mov	r1, r4
 8003d46:	4640      	mov	r0, r8
 8003d48:	f7ff fdc2 	bl	80038d0 <_malloc_r>
 8003d4c:	4605      	mov	r5, r0
 8003d4e:	2800      	cmp	r0, #0
 8003d50:	d0ed      	beq.n	8003d2e <_realloc_r+0x1e>
 8003d52:	42bc      	cmp	r4, r7
 8003d54:	4622      	mov	r2, r4
 8003d56:	4631      	mov	r1, r6
 8003d58:	bf28      	it	cs
 8003d5a:	463a      	movcs	r2, r7
 8003d5c:	f000 f840 	bl	8003de0 <memcpy>
 8003d60:	4631      	mov	r1, r6
 8003d62:	4640      	mov	r0, r8
 8003d64:	f000 f84a 	bl	8003dfc <_free_r>
 8003d68:	e7e1      	b.n	8003d2e <_realloc_r+0x1e>
 8003d6a:	4635      	mov	r5, r6
 8003d6c:	e7df      	b.n	8003d2e <_realloc_r+0x1e>

08003d6e <memmove>:
 8003d6e:	4288      	cmp	r0, r1
 8003d70:	b510      	push	{r4, lr}
 8003d72:	eb01 0402 	add.w	r4, r1, r2
 8003d76:	d902      	bls.n	8003d7e <memmove+0x10>
 8003d78:	4284      	cmp	r4, r0
 8003d7a:	4623      	mov	r3, r4
 8003d7c:	d807      	bhi.n	8003d8e <memmove+0x20>
 8003d7e:	1e43      	subs	r3, r0, #1
 8003d80:	42a1      	cmp	r1, r4
 8003d82:	d008      	beq.n	8003d96 <memmove+0x28>
 8003d84:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d88:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d8c:	e7f8      	b.n	8003d80 <memmove+0x12>
 8003d8e:	4601      	mov	r1, r0
 8003d90:	4402      	add	r2, r0
 8003d92:	428a      	cmp	r2, r1
 8003d94:	d100      	bne.n	8003d98 <memmove+0x2a>
 8003d96:	bd10      	pop	{r4, pc}
 8003d98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d9c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003da0:	e7f7      	b.n	8003d92 <memmove+0x24>
	...

08003da4 <_sbrk_r>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	2300      	movs	r3, #0
 8003da8:	4d05      	ldr	r5, [pc, #20]	; (8003dc0 <_sbrk_r+0x1c>)
 8003daa:	4604      	mov	r4, r0
 8003dac:	4608      	mov	r0, r1
 8003dae:	602b      	str	r3, [r5, #0]
 8003db0:	f7fd fe8a 	bl	8001ac8 <_sbrk>
 8003db4:	1c43      	adds	r3, r0, #1
 8003db6:	d102      	bne.n	8003dbe <_sbrk_r+0x1a>
 8003db8:	682b      	ldr	r3, [r5, #0]
 8003dba:	b103      	cbz	r3, 8003dbe <_sbrk_r+0x1a>
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	bd38      	pop	{r3, r4, r5, pc}
 8003dc0:	20000334 	.word	0x20000334

08003dc4 <memchr>:
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	b2c9      	uxtb	r1, r1
 8003dca:	4402      	add	r2, r0
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	d101      	bne.n	8003dd6 <memchr+0x12>
 8003dd2:	2000      	movs	r0, #0
 8003dd4:	e003      	b.n	8003dde <memchr+0x1a>
 8003dd6:	7804      	ldrb	r4, [r0, #0]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	428c      	cmp	r4, r1
 8003ddc:	d1f6      	bne.n	8003dcc <memchr+0x8>
 8003dde:	bd10      	pop	{r4, pc}

08003de0 <memcpy>:
 8003de0:	440a      	add	r2, r1
 8003de2:	4291      	cmp	r1, r2
 8003de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003de8:	d100      	bne.n	8003dec <memcpy+0xc>
 8003dea:	4770      	bx	lr
 8003dec:	b510      	push	{r4, lr}
 8003dee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003df2:	4291      	cmp	r1, r2
 8003df4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003df8:	d1f9      	bne.n	8003dee <memcpy+0xe>
 8003dfa:	bd10      	pop	{r4, pc}

08003dfc <_free_r>:
 8003dfc:	b538      	push	{r3, r4, r5, lr}
 8003dfe:	4605      	mov	r5, r0
 8003e00:	2900      	cmp	r1, #0
 8003e02:	d040      	beq.n	8003e86 <_free_r+0x8a>
 8003e04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e08:	1f0c      	subs	r4, r1, #4
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	bfb8      	it	lt
 8003e0e:	18e4      	addlt	r4, r4, r3
 8003e10:	f7ff ff72 	bl	8003cf8 <__malloc_lock>
 8003e14:	4a1c      	ldr	r2, [pc, #112]	; (8003e88 <_free_r+0x8c>)
 8003e16:	6813      	ldr	r3, [r2, #0]
 8003e18:	b933      	cbnz	r3, 8003e28 <_free_r+0x2c>
 8003e1a:	6063      	str	r3, [r4, #4]
 8003e1c:	6014      	str	r4, [r2, #0]
 8003e1e:	4628      	mov	r0, r5
 8003e20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e24:	f7ff bf6e 	b.w	8003d04 <__malloc_unlock>
 8003e28:	42a3      	cmp	r3, r4
 8003e2a:	d908      	bls.n	8003e3e <_free_r+0x42>
 8003e2c:	6820      	ldr	r0, [r4, #0]
 8003e2e:	1821      	adds	r1, r4, r0
 8003e30:	428b      	cmp	r3, r1
 8003e32:	bf01      	itttt	eq
 8003e34:	6819      	ldreq	r1, [r3, #0]
 8003e36:	685b      	ldreq	r3, [r3, #4]
 8003e38:	1809      	addeq	r1, r1, r0
 8003e3a:	6021      	streq	r1, [r4, #0]
 8003e3c:	e7ed      	b.n	8003e1a <_free_r+0x1e>
 8003e3e:	461a      	mov	r2, r3
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	b10b      	cbz	r3, 8003e48 <_free_r+0x4c>
 8003e44:	42a3      	cmp	r3, r4
 8003e46:	d9fa      	bls.n	8003e3e <_free_r+0x42>
 8003e48:	6811      	ldr	r1, [r2, #0]
 8003e4a:	1850      	adds	r0, r2, r1
 8003e4c:	42a0      	cmp	r0, r4
 8003e4e:	d10b      	bne.n	8003e68 <_free_r+0x6c>
 8003e50:	6820      	ldr	r0, [r4, #0]
 8003e52:	4401      	add	r1, r0
 8003e54:	1850      	adds	r0, r2, r1
 8003e56:	4283      	cmp	r3, r0
 8003e58:	6011      	str	r1, [r2, #0]
 8003e5a:	d1e0      	bne.n	8003e1e <_free_r+0x22>
 8003e5c:	6818      	ldr	r0, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	4408      	add	r0, r1
 8003e62:	6010      	str	r0, [r2, #0]
 8003e64:	6053      	str	r3, [r2, #4]
 8003e66:	e7da      	b.n	8003e1e <_free_r+0x22>
 8003e68:	d902      	bls.n	8003e70 <_free_r+0x74>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	602b      	str	r3, [r5, #0]
 8003e6e:	e7d6      	b.n	8003e1e <_free_r+0x22>
 8003e70:	6820      	ldr	r0, [r4, #0]
 8003e72:	1821      	adds	r1, r4, r0
 8003e74:	428b      	cmp	r3, r1
 8003e76:	bf01      	itttt	eq
 8003e78:	6819      	ldreq	r1, [r3, #0]
 8003e7a:	685b      	ldreq	r3, [r3, #4]
 8003e7c:	1809      	addeq	r1, r1, r0
 8003e7e:	6021      	streq	r1, [r4, #0]
 8003e80:	6063      	str	r3, [r4, #4]
 8003e82:	6054      	str	r4, [r2, #4]
 8003e84:	e7cb      	b.n	8003e1e <_free_r+0x22>
 8003e86:	bd38      	pop	{r3, r4, r5, pc}
 8003e88:	2000032c 	.word	0x2000032c

08003e8c <_malloc_usable_size_r>:
 8003e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e90:	1f18      	subs	r0, r3, #4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	bfbc      	itt	lt
 8003e96:	580b      	ldrlt	r3, [r1, r0]
 8003e98:	18c0      	addlt	r0, r0, r3
 8003e9a:	4770      	bx	lr

08003e9c <_init>:
 8003e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9e:	bf00      	nop
 8003ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea2:	bc08      	pop	{r3}
 8003ea4:	469e      	mov	lr, r3
 8003ea6:	4770      	bx	lr

08003ea8 <_fini>:
 8003ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eaa:	bf00      	nop
 8003eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eae:	bc08      	pop	{r3}
 8003eb0:	469e      	mov	lr, r3
 8003eb2:	4770      	bx	lr
