// Seed: 4010181401
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input supply1 module_1,
    output tri id_3,
    output logic id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri id_13,
    output tri1 id_14,
    output wor id_15,
    input wire id_16
);
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_16
  );
  always_ff @(posedge id_13) id_4 = -1;
endmodule
