Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Oct 25 23:09:38 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/hls_4_2_lt_timing.rpt
| Design            : myproject
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 259 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.629   -14827.261                  10170                19112        0.050        0.000                      0                19112        2.005        0.000                       0                  1421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.629   -14827.261                  10170                19112        0.050        0.000                      0                19112        2.005        0.000                       0                  1421  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        10170  Failing Endpoints,  Worst Slack       -2.629ns,  Total Violation   -14827.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.629ns  (required time - arrival time)
  Source:                 fc1_input_V_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/DSP_A_B_DATA_INST/RSTA
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 1.926ns (24.423%)  route 5.960ns (75.577%))
  Logic Levels:           14  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns = ( 8.484 - 5.000 ) 
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.590ns (routing 1.496ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.884ns (routing 1.359ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    T33                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    T33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.501     0.501 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.501    ap_clk_IBUF_inst/OUT
    T33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.501 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.815    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.843 r  ap_clk_IBUF_BUFG_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=12624, routed)       2.590     3.433    ap_clk_IBUF_BUFG
    SLR Crossing[2->3]   
    SLICE_X182Y790       FDRE                                         r  fc1_input_V_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y790       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.069     3.502 f  fc1_input_V_preg_reg[3]/Q
                         net (fo=8, routed)           0.160     3.662    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/Q[3]
    SLICE_X182Y793       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     3.693 f  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_fu_2174_p2_i_13/O
                         net (fo=44, routed)          1.022     4.715    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/A[3]
    DSP48E2_X26Y292      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[3]_A2_DATA[3])
                                                      0.155     4.870 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     4.870    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X26Y292      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.060     4.930 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     4.930    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X26Y292      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[19])
                                                      0.403     5.333 f  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     5.333    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_MULTIPLIER.U<19>
    DSP48E2_X26Y292      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.035     5.368 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     5.368    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_M_DATA.U_DATA<19>
    DSP48E2_X26Y292      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.451     5.819 f  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     5.819    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X26Y292      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.089     5.908 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_852_fu_2039_p2/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.573     6.481    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mult_3_V_fu_2956689_p4[1]
    SLICE_X186Y781       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.081     6.562 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_37/O
                         net (fo=2, routed)           0.451     7.013    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_37_n_0
    SLICE_X177Y784       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.114     7.127 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_20/O
                         net (fo=2, routed)           0.339     7.466    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_20_n_0
    SLICE_X165Y796       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.047     7.513 f  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_14/O
                         net (fo=4, routed)           0.573     8.086    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_14_n_0
    SLICE_X146Y800       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.085     8.171 r  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_6/O
                         net (fo=6, routed)           0.185     8.356    call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/mul_ln1118_198_fu_2883_p2_i_6_n_0
    SLICE_X146Y800       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     8.491 f  call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_193/icmp_ln1494_3_fu_602_p2_carry_i_1/O
                         net (fo=1, routed)           0.316     8.807    call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_271/layer5_out_3_V_reg_1611_reg[8]_0[1]
    SLICE_X143Y800       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.124     8.931 f  call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_271/icmp_ln1494_3_fu_602_p2_carry/CO[3]
                         net (fo=1, routed)           0.112     9.043    call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_271/icmp_ln1494_3_fu_602_p2_carry_n_4
    SLICE_X143Y801       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     9.090 r  call_ret1_relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s_fu_271/mul_ln1118_198_fu_2883_p2_i_1/O
                         net (fo=22, routed)          2.229    11.319    call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/RSTA
    DSP48E2_X5Y324       DSP_A_B_DATA                                 r  call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/DSP_A_B_DATA_INST/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    T33                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk_IBUF_inst/I
    T33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297     5.297 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.297    ap_clk_IBUF_inst/OUT
    T33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.576    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.600 r  ap_clk_IBUF_BUFG_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=12624, routed)       2.884     8.484    call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/CLK
    SLR Crossing[2->3]   
    DSP48E2_X5Y324       DSP_A_B_DATA                                 r  call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.420     8.905    
                         clock uncertainty           -0.035     8.869    
    DSP48E2_X5Y324       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_RSTA)
                                                     -0.179     8.690    call_ret2_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/mul_ln1118_186_fu_2063_p2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                 -2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ap_enable_reg_pp0_iter6_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_enable_reg_pp0_iter7_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      1.718ns (routing 0.899ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.001ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    T33                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    T33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.201     0.201 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    ap_clk_IBUF_inst/OUT
    T33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.201 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.345    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.362 r  ap_clk_IBUF_BUFG_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=12624, routed)       1.718     2.080    ap_clk_IBUF_BUFG
    SLR Crossing[2->3]   
    SLICE_X121Y813       FDRE                                         r  ap_enable_reg_pp0_iter6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y813       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.118 r  ap_enable_reg_pp0_iter6_reg/Q
                         net (fo=2, routed)           0.065     2.183    ap_enable_reg_pp0_iter6
    SLICE_X121Y813       FDRE                                         r  ap_enable_reg_pp0_iter7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    T33                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    T33                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.387     0.387 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.387    ap_clk_IBUF_inst/OUT
    T33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.387 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.568    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.587 r  ap_clk_IBUF_BUFG_inst/O
    X6Y12 (CLOCK_ROOT)   net (fo=12624, routed)       1.923     2.510    ap_clk_IBUF_BUFG
    SLR Crossing[2->3]   
    SLICE_X121Y813       FDRE                                         r  ap_enable_reg_pp0_iter7_reg/C
                         clock pessimism             -0.423     2.086    
    SLICE_X121Y813       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.133    ap_enable_reg_pp0_iter7_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.212         5.000       3.788      RAMB18_X8Y326  grp_softmax_latency_ap_fixed_ap_fixed_softmax_config16_s_fu_411/invert_table2_U/softmax_latency_ap_fixed_ap_fixed_softmax_config16_s_invecud_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         2.500       2.005      RAMB18_X8Y332  q0_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X8Y332  q0_reg/CLKARDCLK



