--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.672ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (SLICE_X19Y209.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y170.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    SLICE_X19Y209.BX     net (fanout=1)        1.867   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
    SLICE_X19Y209.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (0.526ns logic, 1.867ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (SLICE_X16Y182.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y151.YQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_20
    SLICE_X16Y182.BY     net (fanout=1)        1.779   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
    SLICE_X16Y182.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.541ns logic, 1.779ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X21Y206.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y175.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_26
    SLICE_X21Y206.BY     net (fanout=1)        1.726   u1_plasma_top/u2_ddr/u2_ddr/data_write2<26>
    SLICE_X21Y206.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_42
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (0.536ns logic, 1.726ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X22Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.960 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y211.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X27Y213.F4     net (fanout=6)        0.304   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.433ns logic, 0.704ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.960 - 0.948)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y213.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X27Y213.F3     net (fanout=7)        0.384   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.433ns logic, 0.784ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.960 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X27Y213.F1     net (fanout=5)        0.510   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.418ns logic, 0.910ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (SLICE_X22Y213.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.960 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y211.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X27Y213.F4     net (fanout=6)        0.304   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.433ns logic, 0.704ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.960 - 0.948)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y213.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X27Y213.F3     net (fanout=7)        0.384   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.433ns logic, 0.784ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.960 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X27Y213.F1     net (fanout=5)        0.510   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X27Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X22Y213.CE     net (fanout=8)        0.400   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X22Y213.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.418ns logic, 0.910ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X30Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.879 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y210.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X27Y210.F4     net (fanout=5)        0.286   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X27Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X30Y209.CE     net (fanout=8)        0.447   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X30Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.418ns logic, 0.733ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.879 - 0.948)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y213.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X27Y210.F2     net (fanout=7)        0.478   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X27Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X30Y209.CE     net (fanout=8)        0.447   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X30Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.433ns logic, 0.925ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.879 - 0.937)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y211.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X27Y210.F1     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X27Y210.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X30Y209.CE     net (fanout=8)        0.447   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X30Y209.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.433ns logic, 0.937ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X37Y214.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X37Y214.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X33Y218.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55622433 paths analyzed, 4909 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.794ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (SLICE_X39Y175.G1), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.059ns (Levels of Logic = 6)
  Clock Path Skew:      -4.414ns (0.153 - 4.567)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y161.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<27>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_26
    SLICE_X35Y168.G2     net (fanout=29)       0.941   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<26>
    SLICE_X35Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X35Y163.G1     net (fanout=5)        0.840   N265
    SLICE_X35Y163.Y      Tilo                  0.165   N1023
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X37Y163.G1     net (fanout=69)       1.141   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X37Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X35Y160.G1     net (fanout=10)       0.809   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X35Y160.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X39Y164.G3     net (fanout=4)        0.759   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X39Y164.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X39Y175.G1     net (fanout=4)        0.891   u1_plasma_top/data_write<28>
    SLICE_X39Y175.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.059ns (1.678ns logic, 5.381ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.036ns (Levels of Logic = 7)
  Clock Path Skew:      -4.413ns (0.153 - 4.566)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y162.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.G1     net (fanout=1)        0.745   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.F4     net (fanout=68)       0.532   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X37Y163.G3     net (fanout=69)       0.844   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X37Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X35Y160.G1     net (fanout=10)       0.809   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X35Y160.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X39Y164.G3     net (fanout=4)        0.759   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X39Y164.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X39Y175.G1     net (fanout=4)        0.891   u1_plasma_top/data_write<28>
    SLICE_X39Y175.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.036ns (1.843ns logic, 5.193ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.012ns (Levels of Logic = 7)
  Clock Path Skew:      -4.413ns (0.153 - 4.566)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y162.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.G1     net (fanout=1)        0.745   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y163.G3     net (fanout=68)       0.211   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y163.Y      Tilo                  0.165   N1023
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X37Y163.G1     net (fanout=69)       1.141   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X37Y163.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0_1
    SLICE_X35Y160.G1     net (fanout=10)       0.809   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<1>1_SW0
    SLICE_X35Y160.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<12>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<12>1
    SLICE_X39Y164.G3     net (fanout=4)        0.759   u1_plasma_top/u1_plasma/u1_cpu/reg_target<12>
    SLICE_X39Y164.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X39Y175.G1     net (fanout=4)        0.891   u1_plasma_top/data_write<28>
    SLICE_X39Y175.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (1.843ns logic, 5.169ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (SLICE_X39Y177.F1), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.967ns (Levels of Logic = 7)
  Clock Path Skew:      -4.413ns (0.153 - 4.566)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y162.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.G1     net (fanout=1)        0.745   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.G4     net (fanout=68)       0.528   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X38Y165.F2     net (fanout=69)       1.279   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2a.SLICEM_F
    SLICE_X37Y165.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
    SLICE_X37Y165.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y168.G2     net (fanout=4)        0.617   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y168.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y177.F1     net (fanout=4)        0.914   u1_plasma_top/data_write<25>
    SLICE_X39Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (1.847ns logic, 5.120ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.931ns (Levels of Logic = 7)
  Clock Path Skew:      -4.414ns (0.153 - 4.567)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y162.G4     net (fanout=1)        0.709   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.G4     net (fanout=68)       0.528   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X38Y165.F2     net (fanout=69)       1.279   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2a.SLICEM_F
    SLICE_X37Y165.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
    SLICE_X37Y165.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y168.G2     net (fanout=4)        0.617   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y168.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y177.F1     net (fanout=4)        0.914   u1_plasma_top/data_write<25>
    SLICE_X39Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (1.847ns logic, 5.084ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.861ns (Levels of Logic = 7)
  Clock Path Skew:      -4.396ns (0.153 - 4.549)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X35Y162.G2     net (fanout=18)       0.639   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.G4     net (fanout=68)       0.528   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X38Y165.F2     net (fanout=69)       1.279   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X38Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2a.SLICEM_F
    SLICE_X37Y165.G2     net (fanout=1)        0.424   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<9>
    SLICE_X37Y165.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<9>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X39Y168.G2     net (fanout=4)        0.617   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X39Y168.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<25>_f5
    SLICE_X39Y177.F1     net (fanout=4)        0.914   u1_plasma_top/data_write<25>
    SLICE_X39Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (1.847ns logic, 5.014ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (SLICE_X39Y175.F2), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.941ns (Levels of Logic = 7)
  Clock Path Skew:      -4.413ns (0.153 - 4.566)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y162.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.G1     net (fanout=1)        0.745   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.F4     net (fanout=68)       0.532   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X40Y159.F4     net (fanout=69)       1.548   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X40Y159.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[13].reg_bit2a.SLICEM_F
    SLICE_X36Y158.G3     net (fanout=1)        0.366   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
    SLICE_X36Y158.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X38Y174.G2     net (fanout=4)        0.835   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X38Y174.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X39Y175.F2     net (fanout=4)        0.465   u1_plasma_top/data_write<29>
    SLICE_X39Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.941ns (1.837ns logic, 5.104ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.905ns (Levels of Logic = 7)
  Clock Path Skew:      -4.414ns (0.153 - 4.567)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y162.G4     net (fanout=1)        0.709   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.F4     net (fanout=68)       0.532   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X40Y159.F4     net (fanout=69)       1.548   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X40Y159.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[13].reg_bit2a.SLICEM_F
    SLICE_X36Y158.G3     net (fanout=1)        0.366   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
    SLICE_X36Y158.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X38Y174.G2     net (fanout=4)        0.835   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X38Y174.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X39Y175.F2     net (fanout=4)        0.465   u1_plasma_top/data_write<29>
    SLICE_X39Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.837ns logic, 5.068ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.835ns (Levels of Logic = 7)
  Clock Path Skew:      -4.396ns (0.153 - 4.549)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y158.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X35Y162.G2     net (fanout=18)       0.639   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X35Y162.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y162.F2     net (fanout=12)       0.613   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y162.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y168.F4     net (fanout=68)       0.532   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y168.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X40Y159.F4     net (fanout=69)       1.548   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X40Y159.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[13].reg_bit2a.SLICEM_F
    SLICE_X36Y158.G3     net (fanout=1)        0.366   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<13>
    SLICE_X36Y158.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X38Y174.G2     net (fanout=4)        0.835   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X38Y174.XMUX   Tif5x                 0.477   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X39Y175.F2     net (fanout=4)        0.465   u1_plasma_top/data_write<29>
    SLICE_X39Y175.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.837ns logic, 4.998ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAMB16_X1Y25.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_29 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (1.021 - 0.977)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_29 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y202.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<29>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_29
    RAMB16_X1Y25.DIA5    net (fanout=2)        0.285   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<29>
    RAMB16_X1Y25.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.003ns logic, 0.285ns route)
                                                       (1.0% logic, 99.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAMB16_X1Y25.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_25 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (1.021 - 0.978)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_25 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y201.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<25>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_25
    RAMB16_X1Y25.DIA1    net (fanout=2)        0.285   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<25>
    RAMB16_X1Y25.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.003ns logic, 0.285ns route)
                                                       (1.0% logic, 99.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAMB16_X1Y25.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_24 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (1.021 - 0.978)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_24 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y201.YQ     Tcko                  0.283   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<25>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp_24
    RAMB16_X1Y25.DIA0    net (fanout=2)        0.329   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_temp<24>
    RAMB16_X1Y25.CLKA    Trckd_DIA   (-Th)     0.280   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1.ram_byte3
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.003ns logic, 0.329ns route)
                                                       (0.9% logic, 99.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y17.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.418ns|            0|            0|            0|     55622550|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.672ns|     11.897ns|            0|            0|          117|     55622433|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     23.794ns|          N/A|            0|            0|     55622433|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.407|         |    5.871|    2.697|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55622550 paths, 0 nets, and 15855 connections

Design statistics:
   Minimum period:  23.794ns{1}   (Maximum frequency:  42.027MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 11 14:22:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 627 MB



