[    8.901843] RTW: txpath_1ss:0x1, num:1
[    8.987846] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.673079] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.905533] RTW: start auth
[   10.911525] RTW: auth success, start assoc
[   10.919305] RTW: assoc success
[   10.919399] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.920937] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.920949] RTW: mac_id : 0
[   10.920954] RTW: wireless_mode : 0x0b
[   10.920959] RTW: mimo_type : 0
[   10.920965] RTW: static smps : N
[   10.920971] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.920977] RTW: rate_id : 3
[   10.920983] RTW: rssi : -1 (%), rssi_level : 0
[   10.920989] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.920995] RTW: disable_ra : N, disable_pt : N
[   10.921000] RTW: is_noisy : N
[   10.921005] RTW: txrx_state : 0
[   10.921012] RTW: curr_tx_rate : CCK_1M (L)
[   10.921017] RTW: curr_tx_bw : 20MHz
[   10.921023] RTW: curr_retry_ratio : 0
[   10.921029] RTW: ra_mask : 0x00000000000fffff
[   10.921029] 
[   10.921725] RTW: recv eapol packet 1/4
[   10.922885] RTW: send eapol packet 2/4
[   10.928328] RTW: recv eapol packet 3/4
[   10.928695] RTW: send eapol packet 4/4
[   10.929944] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.930238] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.576277] codec_codec_ctl: set repaly channel...
[   13.576315] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.576323] codec_codec_ctl: set sample rate...
[   13.576407] codec_codec_ctl: set device...
[   13.809156] codec_set_device: set device: speaker...
[   29.317680] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   29.321202] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   29.321222] *** PROBE: ISP device allocated successfully: 81124000 ***
[   29.321240] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   29.321246] *** PROBE: ISP device mutex and spinlock initialized ***
[   29.321254] *** PROBE: Event callback structure initialized at 0x8565a280 (offset 0xc from isp_dev) ***
[   29.321264] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   29.321271] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   29.321277] *** PROBE: Platform data: c06b7780 ***
[   29.321360] *** PROBE: Platform data validation passed ***
[   29.321702] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   29.321716] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   29.321722] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   29.321728] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   29.321734] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   29.353165] All ISP subdev platform drivers registered successfully
[   29.356558] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   29.356572] *** Registering platform device 0 from platform data ***
[   29.359141] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   29.359156] *** tx_isp_subdev_init: pdev=c06b7460, sd=8521b800, ops=c06b7a80 ***
[   29.359163] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   29.359169] *** tx_isp_subdev_init: ops=c06b7a80, ops->core=c06b7ab4 ***
[   29.359175] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   29.359182] *** tx_isp_subdev_init: Set sd->dev=c06b7470, sd->pdev=c06b7460 ***
[   29.359189] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   29.359195] tx_isp_module_init: Module initialized for isp-w01
[   29.359201] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.359207] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   29.359214] tx_isp_subdev_init: platform_get_resource returned c06b7558 for device isp-w01
[   29.359222] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   29.359231] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.359237] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   29.359245] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7460, sd=8521b800, ourISPdev=81124000 ***
[   29.359252] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81124000 ***
[   29.359258] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   29.359263] *** DEBUG: About to check device name matches ***
[   29.359269] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   29.359276] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[   29.359282] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[   29.359288] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[   29.359295] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   29.359301] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.359320] *** Platform device 0 (isp-w01) registered successfully ***
[   29.359327] *** Registering platform device 1 from platform data ***
[   29.370921] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   29.370936] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   29.370942] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   29.370948] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   29.370955] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   29.370961] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   29.370967] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   29.370972] *** VIC will operate in FULL mode with complete buffer operations ***
[   29.370977] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   29.370985] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   29.370991] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   29.370997] *** VIC PROBE: Stored vic_dev pointer 846f6000 in subdev dev_priv ***
[   29.371003] *** VIC PROBE: Set host_priv to vic_dev 846f6000 for Binary Ninja compatibility ***
[   29.371009] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   29.371017] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   29.371024] *** tx_isp_subdev_init: pdev=c06b7578, sd=846f6000, ops=c06b7a00 ***
[   29.371030] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   29.371037] *** tx_isp_subdev_init: ops=c06b7a00, ops->core=c06b7a1c ***
[   29.371043] *** tx_isp_subdev_init: ops->core->init=c0682c58 ***
[   29.371050] *** tx_isp_subdev_init: Set sd->dev=c06b7588, sd->pdev=c06b7578 ***
[   29.371057] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   29.371063] tx_isp_module_init: Module initialized for isp-w02
[   29.371069] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.371077] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   29.371083] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   29.371093] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675780, thread=c0668584, flags=0x80, name=isp-w02, dev_id=81124000) ***
[   29.371101] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675780, thread=c0668584 ***
[   29.380075] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.380087] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   29.380094] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   29.380103] tx_isp_subdev_init: platform_get_resource returned c06b7670 for device isp-w02
[   29.380111] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   29.380120] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.380126] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   29.380134] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7578, sd=846f6000, ourISPdev=81124000 ***
[   29.380141] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81124000 ***
[   29.380147] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   29.380152] *** DEBUG: About to check device name matches ***
[   29.380158] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   29.380164] *** DEBUG: Retrieved vic_dev from subdev data: 846f6000 ***
[   29.380170] *** DEBUG: About to set ourISPdev->vic_dev = 846f6000 ***
[   29.380176] *** DEBUG: ourISPdev before linking: 81124000 ***
[   29.380181] *** DEBUG: ourISPdev->vic_dev set to: 846f6000 ***
[   29.380187] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   29.380193] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   29.380199] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   29.380206] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.380211] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   29.380217] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   29.380223] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   29.380245] *** Platform device 1 (isp-w02) registered successfully ***
[   29.380251] *** Registering platform device 2 from platform data ***
[   29.381253] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   29.381268] *** tx_isp_subdev_init: pdev=c06b7388, sd=8474da00, ops=c06b88e4 ***
[   29.381275] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   29.381281] *** tx_isp_subdev_init: ops=c06b88e4, ops->core=c06b8904 ***
[   29.381287] *** tx_isp_subdev_init: ops->core->init=c068f21c ***
[   29.381294] *** tx_isp_subdev_init: Set sd->dev=c06b7398, sd->pdev=c06b7388 ***
[   29.381301] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b88e4 ***
[   29.381307] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7a80 ***
[   29.381313] tx_isp_module_init: Module initialized for isp-w00
[   29.381319] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.381327] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7388, sd=8474da00, ourISPdev=81124000 ***
[   29.381335] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81124000 ***
[   29.381340] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   29.381345] *** DEBUG: About to check device name matches ***
[   29.381353] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   29.381360] *** VIN PROBE: Set dev_priv to vin_dev 8474da00 AFTER subdev_init ***
[   29.381365] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   29.381385] *** Platform device 2 (isp-w00) registered successfully ***
[   29.381391] *** Registering platform device 3 from platform data ***
[   29.384179] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   29.384195] *** tx_isp_subdev_init: pdev=c06b7248, sd=8474dc00, ops=c06b7b34 ***
[   29.384201] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   29.384207] *** tx_isp_subdev_init: ops=c06b7b34, ops->core=c06be9bc ***
[   29.384213] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.384220] *** tx_isp_subdev_init: Set sd->dev=c06b7258, sd->pdev=c06b7248 ***
[   29.384226] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7b34 ***
[   29.384233] *** tx_isp_subdev_init: ops->sensor=c06be9b0, csi_subdev_ops=c06b7a80 ***
[   29.384239] tx_isp_module_init: Module initialized for isp-fs
[   29.384245] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.384251] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   29.384258] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   29.384264] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   29.384271] *** FS PROBE: Set dev_priv to fs_dev 8474dc00 AFTER subdev_init ***
[   29.384277] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   29.384296] *** Platform device 3 (isp-fs) registered successfully ***
[   29.384303] *** Registering platform device 4 from platform data ***
[   29.388479] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   29.388493] *** tx_isp_create_core_device: Creating ISP core device ***
[   29.388502] *** tx_isp_create_core_device: Core device created successfully: 846f6400 ***
[   29.388509] *** CORE PROBE: Set dev_priv to core_dev 846f6400 ***
[   29.388515] *** CORE PROBE: Set host_priv to core_dev 846f6400 - PREVENTS BadVA CRASH ***
[   29.388521] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   29.388529] *** tx_isp_subdev_init: pdev=c06b7110, sd=846f6400, ops=c06b7838 ***
[   29.388535] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   29.388542] *** tx_isp_subdev_init: ops=c06b7838, ops->core=c06b7864 ***
[   29.388547] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   29.388555] *** tx_isp_subdev_init: Set sd->dev=c06b7120, sd->pdev=c06b7110 ***
[   29.388561] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   29.388567] tx_isp_module_init: Module initialized for isp-m0
[   29.388573] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.388581] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   29.388587] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   29.388597] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675780, thread=c0668584, flags=0x80, name=isp-m0, dev_id=81124000) ***
[   29.388605] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675780, thread=c0668584 ***
[   29.394741] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   29.394753] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   29.394759] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   29.394768] tx_isp_subdev_init: platform_get_resource returned c06b7210 for device isp-m0
[   29.394776] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   29.394786] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   29.394792] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   29.394800] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7110, sd=846f6400, ourISPdev=81124000 ***
[   29.394807] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81124000 ***
[   29.394813] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   29.394819] *** DEBUG: About to check device name matches ***
[   29.394825] *** DEBUG: CORE device name matched! Setting up Core device ***
[   29.394831] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   29.394839] *** tx_isp_link_core_device: Linking core device 846f6400 to ISP device 81124000 ***
[   29.394845] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.394851] *** Core subdev already registered at slot 2: 846f6400 ***
[   29.394857] *** LINKED CORE device: 846f6400 ***
[   29.394862] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   29.394868] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   29.394874] *** tx_isp_core_device_init: Initializing core device: 846f6400 ***
[   29.394886] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   29.394892] *** tx_isp_core_device_init: Core device initialized successfully ***
[   29.394897] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   29.394905] *** tx_isp_link_core_device: Linking core device 846f6400 to ISP device 81124000 ***
[   29.394910] *** tx_isp_link_core_device: Core device linked successfully ***
[   29.394917] *** Core subdev already registered at slot 2: 846f6400 ***
[   29.394930] *** tx_isp_core_probe: Assigned frame_channels=846f6800 to core_dev ***
[   29.394936] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   29.394941] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   29.394947] *** tx_isp_core_probe: Calling sensor_early_init ***
[   29.394953] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   29.394958] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   29.394963] *** tx_isp_core_probe: Core device setup complete ***
[   29.394969] ***   - Core device: 846f6400 ***
[   29.394975] ***   - Channel count: 6 ***
[   29.394980] ***   - Linked to ISP device: 81124000 ***
[   29.394985] *** tx_isp_core_probe: Initializing core tuning system ***
[   29.394991] isp_core_tuning_init: Initializing tuning data structure
[   29.395005] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   29.395011] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   29.395016] *** SAFE: mode_flag properly initialized using struct member access ***
[   29.395021] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   29.395027] *** tx_isp_core_probe: Set platform driver data ***
[   29.395032] *** tx_isp_core_probe: Set global core device reference ***
[   29.395037] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   29.395043] ***   - Core device: 846f6400 ***
[   29.395048] ***   - Tuning device: 84bf6000 ***
[   29.395053] *** tx_isp_core_probe: Creating frame channel devices ***
[   29.395059] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   29.397703] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   29.409387] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   29.417977] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   29.421357] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   29.421367] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   29.421373] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   29.421379] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   29.421384] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.421393] tisp_code_create_tuning_node: Allocated dynamic major 251
[   29.430991] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   29.431003] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   29.431008] *** tx_isp_core_probe: Core probe completed successfully ***
[   29.431028] *** Platform device 4 (isp-m0) registered successfully ***
[   29.431035] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   29.431057] *** Created /proc/jz/isp directory ***
[   29.431065] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   29.431074] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   29.431081] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   29.431088] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684ca8 ***
[   29.431095] *** PROC ENTRY FIX: Using ISP device 81124000 instead of VIC device 846f6000 for isp-w02 ***
[   29.431104] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   29.431111] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   29.431119] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   29.431129] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   29.431137] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   29.431143] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   29.431149] *** Misc device registration handled via main tx-isp device ***
[   29.431154] *** Misc device registration handled via main tx-isp device ***
[   29.431159] *** Misc device registration handled via main tx-isp device ***
[   29.431165] *** Misc device registration handled via main tx-isp device ***
[   29.431170] *** Misc device registration handled via main tx-isp device ***
[   29.431175] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   29.431184] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   29.431192] *** Frame channel 1 initialized: 640x360, state=2 ***
[   29.431197] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   29.431204] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 846f6000 ***
[   29.431209] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   29.431215] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   29.431221] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.431228] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   29.431233] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   29.431239] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   29.431245] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   29.431250] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   29.431255] *** PROBE: Binary Ninja reference implementation complete ***
[   29.435305] *** tx_isp_init: Platform device and driver registered successfully ***
[   31.252052] === gc2053 SENSOR MODULE INIT ===
[   31.254539] gc2053 I2C driver registered, waiting for device creation by ISP
[   33.595155] ISP opened successfully
[   33.596382] ISP IOCTL: cmd=0x805056c1 arg=0x77ba6d60
[   33.596398] subdev_sensor_ops_ioctl: cmd=0x2000000
[   33.596403] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   33.596410] *** Creating I2C sensor device on adapter 0 ***
[   33.596418] *** Creating I2C device: gc2053 at 0x37 ***
[   33.596423] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   33.596431] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   33.596437] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   33.611387] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   33.611685] === GC2053 SENSOR PROBE START ===
[   33.611701] sensor_probe: client=85567d00, addr=0x37, adapter=84074c10 (i2c0)
[   33.611707] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   33.611712] Requesting reset GPIO 18
[   33.611721] GPIO reset sequence: HIGH -> LOW -> HIGH
[   33.841236] GPIO reset sequence completed successfully
[   33.841249] === GPIO INITIALIZATION COMPLETE ===
[   33.841259] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   33.841274] sensor_probe: data_interface=1, sensor_max_fps=30
[   33.841280] sensor_probe: MIPI 30fps
[   33.841287] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   33.841295] *** tx_isp_subdev_init: pdev=c06e1168, sd=85e03400, ops=c06e1248 ***
[   33.841301] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   33.841308] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   33.841314] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   33.841321] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   33.841328] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   33.841333] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   33.841341] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85e03400 ***
[   33.841347] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   33.841353] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   33.841359] tx_isp_module_init: Module initialized for (null)
[   33.841365] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   33.841373] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85e03400, ourISPdev=81124000 ***
[   33.841380] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[   33.841386] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   33.841391] *** DEBUG: About to check device name matches ***
[   33.841398] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   33.841405] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   33.841411] *** SENSOR subdev: 85e03400, ops: c06e1248 ***
[   33.841417] *** SENSOR ops->sensor: c06e125c ***
[   33.841422] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   33.841428] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   33.841503] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.841511] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   33.841517] sensor_probe: I2C client association complete
[   33.841526]   sd=85e03400, client=85567d00, addr=0x37, adapter=i2c0
[   33.841531] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   33.841539] sensor_read: reg=0xf0, client=85567d00, adapter=i2c0, addr=0x37
[   33.842037] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   33.842046] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   33.842052] *** SUCCESS: I2C communication working after GPIO reset! ***
[   33.842060] sensor_read: reg=0xf1, client=85567d00, adapter=i2c0, addr=0x37
[   33.842546] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   33.842553] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   33.842559] === I2C COMMUNICATION TEST COMPLETE ===
[   33.842567] Registering gc2053 with ISP framework (sd=85e03400, sensor=85e03400)
[   33.842572] gc2053 registered with ISP framework successfully
[   33.842592] *** MIPS-SAFE: I2C device created successfully at 0x85567d00 ***
[   33.842599] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   33.842606] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   33.842613] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   33.842619] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   33.842655] ISP IOCTL: cmd=0xc050561a arg=0x7fe8ab88
[   33.842662] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   33.842669] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   33.842677] ISP IOCTL: cmd=0xc050561a arg=0x7fe8ab88
[   33.842682] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   33.842688] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   33.842696] ISP IOCTL: cmd=0xc0045627 arg=0x7fe8abe0
[   33.842707] ISP IOCTL: cmd=0x800856d5 arg=0x7fe8abd8
[   33.842712] TX_ISP_GET_BUF: IOCTL handler called
[   33.842719] TX_ISP_GET_BUF: core_dev=846f6400, isp_dev=81124000
[   33.842725] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   33.842732] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.254539] gc2053 I2C driver registered, waiting for device creation by ISP
[   33.595155] ISP opened successfully
[   33.596382] ISP IOCTL: cmd=0x805056c1 arg=0x77ba6d60
[   33.596398] subdev_sensor_ops_ioctl: cmd=0x2000000
[   33.596403] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   33.596410] *** Creating I2C sensor device on adapter 0 ***
[   33.596418] *** Creating I2C device: gc2053 at 0x37 ***
[   33.596423] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   33.596431] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   33.596437] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   33.611387] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   33.611685] === GC2053 SENSOR PROBE START ===
[   33.611701] sensor_probe: client=85567d00, addr=0x37, adapter=84074c10 (i2c0)
[   33.611707] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   33.611712] Requesting reset GPIO 18
[   33.611721] GPIO reset sequence: HIGH -> LOW -> HIGH
[   33.841236] GPIO reset sequence completed successfully
[   33.841249] === GPIO INITIALIZATION COMPLETE ===
[   33.841259] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   33.841274] sensor_probe: data_interface=1, sensor_max_fps=30
[   33.841280] sensor_probe: MIPI 30fps
[   33.841287] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   33.841295] *** tx_isp_subdev_init: pdev=c06e1168, sd=85e03400, ops=c06e1248 ***
[   33.841301] *** tx_isp_subdev_init: ourISPdev=81124000 ***
[   33.841308] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   33.841314] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   33.841321] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   33.841328] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   33.841333] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   33.841341] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85e03400 ***
[   33.841347] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   33.841353] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   33.841359] tx_isp_module_init: Module initialized for (null)
[   33.841365] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   33.841373] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85e03400, ourISPdev=81124000 ***
[   33.841380] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81124000 ***
[   33.841386] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   33.841391] *** DEBUG: About to check device name matches ***
[   33.841398] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   33.841405] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   33.841411] *** SENSOR subdev: 85e03400, ops: c06e1248 ***
[   33.841417] *** SENSOR ops->sensor: c06e125c ***
[   33.841422] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   33.841428] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   33.841503] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.841511] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   33.841517] sensor_probe: I2C client association complete
[   33.841526]   sd=85e03400, client=85567d00, addr=0x37, adapter=i2c0
[   33.841531] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   33.841539] sensor_read: reg=0xf0, client=85567d00, adapter=i2c0, addr=0x37
[   33.842037] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   33.842046] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   33.842052] *** SUCCESS: I2C communication working after GPIO reset! ***
[   33.842060] sensor_read: reg=0xf1, client=85567d00, adapter=i2c0, addr=0x37
[   33.842546] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   33.842553] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   33.842559] === I2C COMMUNICATION TEST COMPLETE ===
[   33.842567] Registering gc2053 with ISP framework (sd=85e03400, sensor=85e03400)
[   33.842572] gc2053 registered with ISP framework successfully
[   33.842592] *** MIPS-SAFE: I2C device created successfully at 0x85567d00 ***
[   33.842599] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   33.842606] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   33.842613] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   33.842619] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   33.842655] ISP IOCTL: cmd=0xc050561a arg=0x7fe8ab88
[   33.842662] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   33.842669] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   33.842677] ISP IOCTL: cmd=0xc050561a arg=0x7fe8ab88
[   33.842682] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   33.842688] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   33.842696] ISP IOCTL: cmd=0xc0045627 arg=0x7fe8abe0
[   33.842707] ISP IOCTL: cmd=0x800856d5 arg=0x7fe8abd8
[   33.842712] TX_ISP_GET_BUF: IOCTL handler called
[   33.842719] TX_ISP_GET_BUF: core_dev=846f6400, isp_dev=81124000
[   33.842725] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   33.842732] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   33.923529] ISP IOCTL: cmd=0x800856d4 arg=0x7fe8abd8
[   33.923543] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   33.925568] ISP IOCTL: cmd=0x40045626 arg=0x7fe8abf0
[   33.925583] subdev_sensor_ops_ioctl: cmd=0x2000003
[   33.925589] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   33.925595] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   33.925601] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   33.925611] ISP IOCTL: cmd=0x80045612 arg=0x0
[   33.925617] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   33.925623] === ISP Subdevice Array Status ===
[   33.925631]   [0]: isp-w01 (sd=8521b800)
[   33.925638]   [1]: isp-w02 (sd=846f6000)
[   33.925645]   [2]: isp-m0 (sd=846f6400)
[   33.925651]   [3]: gc2053 (sd=85e03400)
[   33.925656]   [4]: (empty)
[   33.925662]   [5]: gc2053 (sd=85e03400)
[   33.925667]   [6]: (empty)
[   33.925673]   [7]: (empty)
[   33.925677]   [8]: (empty)
[   33.925683]   [9]: (empty)
[   33.925687]   [10]: (empty)
[   33.925693]   [11]: (empty)
[   33.925697]   [12]: (empty)
[   33.925703]   [13]: (empty)
[   33.925707]   [14]: (empty)
[   33.925713]   [15]: (empty)
[   33.925717] === End Subdevice Array ===
[   33.925722] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   33.925728] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   33.925733] *** ispcore_activate_module: Fixed for our struct layouts ***
[   33.925739] *** VIC device in state 1, proceeding with activation ***
[   33.925745] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   33.925751] *** SUBDEVICE VALIDATION SECTION ***
[   33.925755] VIC device state set to 2 (activated)
[   33.925761] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   33.925766] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   33.925771] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   33.925776] *** SUBDEVICE INITIALIZATION LOOP ***
[   33.925781] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   33.925788] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   33.925795] *** SENSOR_INIT: gc2053 enable=1 ***
[   33.925803] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   33.925810] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   33.925820] sensor_write: reg=0xfe val=0x80, client=85567d00, adapter=i2c0, addr=0x37
[   33.926145] sensor_write: reg=0xfe val=0x80 SUCCESS
[   33.926152] sensor_write_array: reg[1] 0xfe=0x80 OK
[   33.926160] sensor_write: reg=0xfe val=0x80, client=85567d00, adapter=i2c0, addr=0x37
[   33.936020] sensor_write: reg=0xfe val=0x80 SUCCESS
[   33.936033] sensor_write_array: reg[2] 0xfe=0x80 OK
[   33.936043] sensor_write: reg=0xfe val=0x80, client=85567d00, adapter=i2c0, addr=0x37
[   33.936361] sensor_write: reg=0xfe val=0x80 SUCCESS
[   33.936367] sensor_write_array: reg[3] 0xfe=0x80 OK
[   33.936376] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.936692] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.936699] sensor_write_array: reg[4] 0xfe=0x00 OK
[   33.936707] sensor_write: reg=0xf2 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.937042] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   33.937049] sensor_write_array: reg[5] 0xf2=0x00 OK
[   33.937058] sensor_write: reg=0xf3 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.937372] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   33.937379] sensor_write_array: reg[6] 0xf3=0x00 OK
[   33.937387] sensor_write: reg=0xf4 val=0x36, client=85567d00, adapter=i2c0, addr=0x37
[   33.937701] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   33.937707] sensor_write_array: reg[7] 0xf4=0x36 OK
[   33.937716] sensor_write: reg=0xf5 val=0xc0, client=85567d00, adapter=i2c0, addr=0x37
[   33.938019] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   33.938026] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   33.938035] sensor_write: reg=0xf6 val=0x44, client=85567d00, adapter=i2c0, addr=0x37
[   33.938347] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   33.938354] sensor_write_array: reg[9] 0xf6=0x44 OK
[   33.938362] sensor_write: reg=0xf7 val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.938676] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   33.938683] sensor_write_array: reg[10] 0xf7=0x01 OK
[   33.938691] sensor_write: reg=0xf8 val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   33.939005] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   33.939013] sensor_write: reg=0xf9 val=0x40, client=85567d00, adapter=i2c0, addr=0x37
[   33.941273] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   33.941289] sensor_write: reg=0xfc val=0x8e, client=85567d00, adapter=i2c0, addr=0x37
[   33.941605] sensor_write: reg=0xfc val=0x8e SUCCESS
[   33.941614] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.941931] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.941939] sensor_write: reg=0x87 val=0x18, client=85567d00, adapter=i2c0, addr=0x37
[   33.942264] sensor_write: reg=0x87 val=0x18 SUCCESS
[   33.942273] sensor_write: reg=0xee val=0x30, client=85567d00, adapter=i2c0, addr=0x37
[   33.942587] sensor_write: reg=0xee val=0x30 SUCCESS
[   33.942595] sensor_write: reg=0xd0 val=0xb7, client=85567d00, adapter=i2c0, addr=0x37
[   33.945682] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   33.945697] sensor_write: reg=0x03 val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.946104] sensor_write: reg=0x03 val=0x04 SUCCESS
[   33.946117] sensor_write: reg=0x04 val=0x60, client=85567d00, adapter=i2c0, addr=0x37
[   33.946550] sensor_write: reg=0x04 val=0x60 SUCCESS
[   33.946561] sensor_write: reg=0x05 val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.946874] sensor_write: reg=0x05 val=0x04 SUCCESS
[   33.946883] sensor_write: reg=0x06 val=0x4c, client=85567d00, adapter=i2c0, addr=0x37
[   33.947199] sensor_write: reg=0x06 val=0x4c SUCCESS
[   33.947207] sensor_write: reg=0x07 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.947521] sensor_write: reg=0x07 val=0x00 SUCCESS
[   33.947529] sensor_write: reg=0x08 val=0x11, client=85567d00, adapter=i2c0, addr=0x37
[   33.947842] sensor_write: reg=0x08 val=0x11 SUCCESS
[   33.947851] sensor_write: reg=0x09 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.951267] sensor_write: reg=0x09 val=0x00 SUCCESS
[   33.951283] sensor_write: reg=0x0a val=0x02, client=85567d00, adapter=i2c0, addr=0x37
[   33.951600] sensor_write: reg=0x0a val=0x02 SUCCESS
[   33.951609] sensor_write: reg=0x0b val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.951920] sensor_write: reg=0x0b val=0x00 SUCCESS
[   33.951929] sensor_write: reg=0x0c val=0x02, client=85567d00, adapter=i2c0, addr=0x37
[   33.952245] sensor_write: reg=0x0c val=0x02 SUCCESS
[   33.952254] sensor_write: reg=0x0d val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.952567] sensor_write: reg=0x0d val=0x04 SUCCESS
[   33.952576] sensor_write: reg=0x0e val=0x40, client=85567d00, adapter=i2c0, addr=0x37
[   33.952889] sensor_write: reg=0x0e val=0x40 SUCCESS
[   33.952897] sensor_write: reg=0x12 val=0xe2, client=85567d00, adapter=i2c0, addr=0x37
[   33.953215] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   33.953224] sensor_write: reg=0x13 val=0x16, client=85567d00, adapter=i2c0, addr=0x37
[   33.953537] sensor_write: reg=0x13 val=0x16 SUCCESS
[   33.953545] sensor_write: reg=0x19 val=0x0a, client=85567d00, adapter=i2c0, addr=0x37
[   33.953859] sensor_write: reg=0x19 val=0x0a SUCCESS
[   33.953867] sensor_write: reg=0x21 val=0x1c, client=85567d00, adapter=i2c0, addr=0x37
[   33.954180] sensor_write: reg=0x21 val=0x1c SUCCESS
[   33.954189] sensor_write: reg=0x28 val=0x0a, client=85567d00, adapter=i2c0, addr=0x37
[   33.954501] sensor_write: reg=0x28 val=0x0a SUCCESS
[   33.954510] sensor_write: reg=0x29 val=0x24, client=85567d00, adapter=i2c0, addr=0x37
[   33.954823] sensor_write: reg=0x29 val=0x24 SUCCESS
[   33.954831] sensor_write: reg=0x2b val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.955995] sensor_write: reg=0x2b val=0x04 SUCCESS
[   33.956115] sensor_write: reg=0x32 val=0xf8, client=85567d00, adapter=i2c0, addr=0x37
[   33.956438] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   33.956447] sensor_write: reg=0x37 val=0x03, client=85567d00, adapter=i2c0, addr=0x37
[   33.956758] sensor_write: reg=0x37 val=0x03 SUCCESS
[   33.956767] sensor_write: reg=0x39 val=0x15, client=85567d00, adapter=i2c0, addr=0x37
[   33.958086] sensor_write: reg=0x39 val=0x15 SUCCESS
[   33.958099] sensor_write: reg=0x43 val=0x07, client=85567d00, adapter=i2c0, addr=0x37
[   33.958415] sensor_write: reg=0x43 val=0x07 SUCCESS
[   33.958423] sensor_write: reg=0x44 val=0x40, client=85567d00, adapter=i2c0, addr=0x37
[   33.958735] sensor_write: reg=0x44 val=0x40 SUCCESS
[   33.958743] sensor_write: reg=0x46 val=0x0b, client=85567d00, adapter=i2c0, addr=0x37
[   33.959055] sensor_write: reg=0x46 val=0x0b SUCCESS
[   33.959063] sensor_write: reg=0x4b val=0x20, client=85567d00, adapter=i2c0, addr=0x37
[   33.968202] sensor_write: reg=0x4b val=0x20 SUCCESS
[   33.968217] sensor_write: reg=0x4e val=0x08, client=85567d00, adapter=i2c0, addr=0x37
[   33.968535] sensor_write: reg=0x4e val=0x08 SUCCESS
[   33.968544] sensor_write: reg=0x55 val=0x20, client=85567d00, adapter=i2c0, addr=0x37
[   33.968861] sensor_write: reg=0x55 val=0x20 SUCCESS
[   33.968870] sensor_write: reg=0x66 val=0x05, client=85567d00, adapter=i2c0, addr=0x37
[   33.969183] sensor_write: reg=0x66 val=0x05 SUCCESS
[   33.969192] sensor_write: reg=0x67 val=0x05, client=85567d00, adapter=i2c0, addr=0x37
[   33.969505] sensor_write: reg=0x67 val=0x05 SUCCESS
[   33.969513] sensor_write: reg=0x77 val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.969827] sensor_write: reg=0x77 val=0x01 SUCCESS
[   33.969835] sensor_write: reg=0x78 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.970148] sensor_write: reg=0x78 val=0x00 SUCCESS
[   33.970157] sensor_write: reg=0x7c val=0x93, client=85567d00, adapter=i2c0, addr=0x37
[   33.970469] sensor_write: reg=0x7c val=0x93 SUCCESS
[   33.970477] sensor_write_array: reg[50] 0x7c=0x93 OK
[   33.970485] sensor_write: reg=0x8c val=0x12, client=85567d00, adapter=i2c0, addr=0x37
[   33.970798] sensor_write: reg=0x8c val=0x12 SUCCESS
[   33.970807] sensor_write: reg=0x8d val=0x92, client=85567d00, adapter=i2c0, addr=0x37
[   33.971118] sensor_write: reg=0x8d val=0x92 SUCCESS
[   33.971126] sensor_write: reg=0x90 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.971463] sensor_write: reg=0x90 val=0x00 SUCCESS
[   33.971473] sensor_write: reg=0x41 val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.971787] sensor_write: reg=0x41 val=0x04 SUCCESS
[   33.971796] sensor_write: reg=0x42 val=0x9d, client=85567d00, adapter=i2c0, addr=0x37
[   33.972110] sensor_write: reg=0x42 val=0x9d SUCCESS
[   33.972118] sensor_write: reg=0x9d val=0x10, client=85567d00, adapter=i2c0, addr=0x37
[   33.972431] sensor_write: reg=0x9d val=0x10 SUCCESS
[   33.972440] sensor_write: reg=0xce val=0x7c, client=85567d00, adapter=i2c0, addr=0x37
[   33.972753] sensor_write: reg=0xce val=0x7c SUCCESS
[   33.972761] sensor_write: reg=0xd2 val=0x41, client=85567d00, adapter=i2c0, addr=0x37
[   33.973074] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   33.973083] sensor_write: reg=0xd3 val=0xdc, client=85567d00, adapter=i2c0, addr=0x37
[   33.973395] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   33.973404] sensor_write: reg=0xe6 val=0x50, client=85567d00, adapter=i2c0, addr=0x37
[   33.973717] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   33.973725] sensor_write: reg=0xb6 val=0xc0, client=85567d00, adapter=i2c0, addr=0x37
[   33.974038] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   33.974047] sensor_write: reg=0xb0 val=0x70, client=85567d00, adapter=i2c0, addr=0x37
[   33.974359] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   33.974368] sensor_write: reg=0xb1 val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.974681] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   33.974689] sensor_write: reg=0xb2 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.975002] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   33.975011] sensor_write: reg=0xb3 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.975323] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   33.975331] sensor_write: reg=0xb4 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.975645] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   33.975653] sensor_write: reg=0xb8 val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.975965] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   33.975974] sensor_write: reg=0xb9 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.979437] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   33.979453] sensor_write: reg=0x26 val=0x30, client=85567d00, adapter=i2c0, addr=0x37
[   33.979769] sensor_write: reg=0x26 val=0x30 SUCCESS
[   33.979778] sensor_write: reg=0xfe val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.980113] sensor_write: reg=0xfe val=0x01 SUCCESS
[   33.980122] sensor_write: reg=0x40 val=0x23, client=85567d00, adapter=i2c0, addr=0x37
[   33.980434] sensor_write: reg=0x40 val=0x23 SUCCESS
[   33.980443] sensor_write: reg=0x55 val=0x07, client=85567d00, adapter=i2c0, addr=0x37
[   33.980753] sensor_write: reg=0x55 val=0x07 SUCCESS
[   33.980762] sensor_write: reg=0x60 val=0x40, client=85567d00, adapter=i2c0, addr=0x37
[   33.981077] sensor_write: reg=0x60 val=0x40 SUCCESS
[   33.981085] sensor_write: reg=0xfe val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.981429] sensor_write: reg=0xfe val=0x04 SUCCESS
[   33.981438] sensor_write: reg=0x14 val=0x78, client=85567d00, adapter=i2c0, addr=0x37
[   33.987073] sensor_write: reg=0x14 val=0x78 SUCCESS
[   33.987089] sensor_write: reg=0x15 val=0x78, client=85567d00, adapter=i2c0, addr=0x37
[   33.987408] sensor_write: reg=0x15 val=0x78 SUCCESS
[   33.987417] sensor_write: reg=0x16 val=0x78, client=85567d00, adapter=i2c0, addr=0x37
[   33.987728] sensor_write: reg=0x16 val=0x78 SUCCESS
[   33.987736] sensor_write: reg=0x17 val=0x78, client=85567d00, adapter=i2c0, addr=0x37
[   33.988168] sensor_write: reg=0x17 val=0x78 SUCCESS
[   33.988179] sensor_write: reg=0xfe val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.988491] sensor_write: reg=0xfe val=0x01 SUCCESS
[   33.988500] sensor_write: reg=0x92 val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   33.988816] sensor_write: reg=0x92 val=0x00 SUCCESS
[   33.988825] sensor_write: reg=0x94 val=0x03, client=85567d00, adapter=i2c0, addr=0x37
[   33.989127] sensor_write: reg=0x94 val=0x03 SUCCESS
[   33.989137] sensor_write: reg=0x95 val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   33.989453] sensor_write: reg=0x95 val=0x04 SUCCESS
[   33.989461] sensor_write: reg=0x96 val=0x38, client=85567d00, adapter=i2c0, addr=0x37
[   33.989766] sensor_write: reg=0x96 val=0x38 SUCCESS
[   33.989779] sensor_write: reg=0x97 val=0x07, client=85567d00, adapter=i2c0, addr=0x37
[   33.990097] sensor_write: reg=0x97 val=0x07 SUCCESS
[   33.990106] sensor_write: reg=0x98 val=0x80, client=85567d00, adapter=i2c0, addr=0x37
[   33.990417] sensor_write: reg=0x98 val=0x80 SUCCESS
[   33.990425] sensor_write: reg=0xfe val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   33.999021] sensor_write: reg=0xfe val=0x01 SUCCESS
[   33.999037] sensor_write: reg=0x01 val=0x05, client=85567d00, adapter=i2c0, addr=0x37
[   33.999355] sensor_write: reg=0x01 val=0x05 SUCCESS
[   33.999365] sensor_write: reg=0x02 val=0x89, client=85567d00, adapter=i2c0, addr=0x37
[   33.999681] sensor_write: reg=0x02 val=0x89 SUCCESS
[   33.999691] sensor_write: reg=0x04 val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   34.000002] sensor_write: reg=0x04 val=0x01 SUCCESS
[   34.000011] sensor_write: reg=0x07 val=0xa6, client=85567d00, adapter=i2c0, addr=0x37
[   34.000324] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   34.000333] sensor_write: reg=0x08 val=0xa9, client=85567d00, adapter=i2c0, addr=0x37
[   34.000645] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   34.000654] sensor_write: reg=0x09 val=0xa8, client=85567d00, adapter=i2c0, addr=0x37
[   34.000967] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   34.000975] sensor_write: reg=0x0a val=0xa7, client=85567d00, adapter=i2c0, addr=0x37
[   34.001312] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   34.001321] sensor_write: reg=0x0b val=0xff, client=85567d00, adapter=i2c0, addr=0x37
[   34.001637] sensor_write: reg=0x0b val=0xff SUCCESS
[   34.001645] sensor_write: reg=0x0c val=0xff, client=85567d00, adapter=i2c0, addr=0x37
[   34.001959] sensor_write: reg=0x0c val=0xff SUCCESS
[   34.001967] sensor_write: reg=0x0f val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.002288] sensor_write: reg=0x0f val=0x00 SUCCESS
[   34.002297] sensor_write: reg=0x50 val=0x1c, client=85567d00, adapter=i2c0, addr=0x37
[   34.002610] sensor_write: reg=0x50 val=0x1c SUCCESS
[   34.002619] sensor_write: reg=0x89 val=0x03, client=85567d00, adapter=i2c0, addr=0x37
[   34.002931] sensor_write: reg=0x89 val=0x03 SUCCESS
[   34.002940] sensor_write: reg=0xfe val=0x04, client=85567d00, adapter=i2c0, addr=0x37
[   34.003253] sensor_write: reg=0xfe val=0x04 SUCCESS
[   34.003261] sensor_write: reg=0x28 val=0x86, client=85567d00, adapter=i2c0, addr=0x37
[   34.003575] sensor_write: reg=0x28 val=0x86 SUCCESS
[   34.003582] sensor_write_array: reg[100] 0x28=0x86 OK
[   34.003590] sensor_write: reg=0x29 val=0x86, client=85567d00, adapter=i2c0, addr=0x37
[   34.003903] sensor_write: reg=0x29 val=0x86 SUCCESS
[   34.003911] sensor_write: reg=0x2a val=0x86, client=85567d00, adapter=i2c0, addr=0x37
[   34.004225] sensor_write: reg=0x2a val=0x86 SUCCESS
[   34.004233] sensor_write: reg=0x2b val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.004546] sensor_write: reg=0x2b val=0x68 SUCCESS
[   34.004554] sensor_write: reg=0x2c val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.004867] sensor_write: reg=0x2c val=0x68 SUCCESS
[   34.004875] sensor_write: reg=0x2d val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.005188] sensor_write: reg=0x2d val=0x68 SUCCESS
[   34.005197] sensor_write: reg=0x2e val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.005509] sensor_write: reg=0x2e val=0x68 SUCCESS
[   34.005518] sensor_write: reg=0x2f val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.005831] sensor_write: reg=0x2f val=0x68 SUCCESS
[   34.005839] sensor_write: reg=0x30 val=0x4f, client=85567d00, adapter=i2c0, addr=0x37
[   34.006152] sensor_write: reg=0x30 val=0x4f SUCCESS
[   34.006161] sensor_write: reg=0x31 val=0x68, client=85567d00, adapter=i2c0, addr=0x37
[   34.006473] sensor_write: reg=0x31 val=0x68 SUCCESS
[   34.006481] sensor_write: reg=0x32 val=0x67, client=85567d00, adapter=i2c0, addr=0x37
[   34.006795] sensor_write: reg=0x32 val=0x67 SUCCESS
[   34.006803] sensor_write: reg=0x33 val=0x66, client=85567d00, adapter=i2c0, addr=0x37
[   34.009123] sensor_write: reg=0x33 val=0x66 SUCCESS
[   34.009137] sensor_write: reg=0x34 val=0x66, client=85567d00, adapter=i2c0, addr=0x37
[   34.009455] sensor_write: reg=0x34 val=0x66 SUCCESS
[   34.009463] sensor_write: reg=0x35 val=0x66, client=85567d00, adapter=i2c0, addr=0x37
[   34.009781] sensor_write: reg=0x35 val=0x66 SUCCESS
[   34.009791] sensor_write: reg=0x36 val=0x66, client=85567d00, adapter=i2c0, addr=0x37
[   34.010103] sensor_write: reg=0x36 val=0x66 SUCCESS
[   34.010112] sensor_write: reg=0x37 val=0x66, client=85567d00, adapter=i2c0, addr=0x37
[   34.010425] sensor_write: reg=0x37 val=0x66 SUCCESS
[   34.010434] sensor_write: reg=0x38 val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.010747] sensor_write: reg=0x38 val=0x62 SUCCESS
[   34.010756] sensor_write: reg=0x39 val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.019240] sensor_write: reg=0x39 val=0x62 SUCCESS
[   34.019256] sensor_write: reg=0x3a val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.019573] sensor_write: reg=0x3a val=0x62 SUCCESS
[   34.019583] sensor_write: reg=0x3b val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.019899] sensor_write: reg=0x3b val=0x62 SUCCESS
[   34.019909] sensor_write: reg=0x3c val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.020220] sensor_write: reg=0x3c val=0x62 SUCCESS
[   34.020229] sensor_write: reg=0x3d val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.020543] sensor_write: reg=0x3d val=0x62 SUCCESS
[   34.020551] sensor_write: reg=0x3e val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.020864] sensor_write: reg=0x3e val=0x62 SUCCESS
[   34.020873] sensor_write: reg=0x3f val=0x62, client=85567d00, adapter=i2c0, addr=0x37
[   34.021186] sensor_write: reg=0x3f val=0x62 SUCCESS
[   34.021194] sensor_write: reg=0xfe val=0x01, client=85567d00, adapter=i2c0, addr=0x37
[   34.021538] sensor_write: reg=0xfe val=0x01 SUCCESS
[   34.021547] sensor_write: reg=0x9a val=0x06, client=85567d00, adapter=i2c0, addr=0x37
[   34.021863] sensor_write: reg=0x9a val=0x06 SUCCESS
[   34.021871] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.022190] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.022199] sensor_write: reg=0x7b val=0x2a, client=85567d00, adapter=i2c0, addr=0x37
[   34.022513] sensor_write: reg=0x7b val=0x2a SUCCESS
[   34.022522] sensor_write: reg=0x23 val=0x2d, client=85567d00, adapter=i2c0, addr=0x37
[   34.022835] sensor_write: reg=0x23 val=0x2d SUCCESS
[   34.022843] sensor_write: reg=0xfe val=0x03, client=85567d00, adapter=i2c0, addr=0x37
[   34.023157] sensor_write: reg=0xfe val=0x03 SUCCESS
[   34.023165] sensor_write: reg=0x01 val=0x27, client=85567d00, adapter=i2c0, addr=0x37
[   34.023478] sensor_write: reg=0x01 val=0x27 SUCCESS
[   34.023487] sensor_write: reg=0x02 val=0x56, client=85567d00, adapter=i2c0, addr=0x37
[   34.023799] sensor_write: reg=0x02 val=0x56 SUCCESS
[   34.023808] sensor_write: reg=0x03 val=0x8e, client=85567d00, adapter=i2c0, addr=0x37
[   34.024121] sensor_write: reg=0x03 val=0x8e SUCCESS
[   34.024129] sensor_write: reg=0x12 val=0x80, client=85567d00, adapter=i2c0, addr=0x37
[   34.024442] sensor_write: reg=0x12 val=0x80 SUCCESS
[   34.024451] sensor_write: reg=0x13 val=0x07, client=85567d00, adapter=i2c0, addr=0x37
[   34.024763] sensor_write: reg=0x13 val=0x07 SUCCESS
[   34.024772] sensor_write: reg=0x15 val=0x12, client=85567d00, adapter=i2c0, addr=0x37
[   34.025085] sensor_write: reg=0x15 val=0x12 SUCCESS
[   34.025093] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.025406] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.025415] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   34.025728] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.025735] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   34.025741] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   34.025747] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   34.025755] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   34.025761] *** SENSOR_INIT: gc2053 enable=1 ***
[   34.025767] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   34.025773] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   34.025780] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   34.025787] *** vic_core_ops_init: ENTRY - sd=846f6000, enable=1 ***
[   34.025793] *** vic_core_ops_init: vic_dev=846f6000, current state check ***
[   34.025800] *** vic_core_ops_init: current_state=2, enable=1 ***
[   34.025805] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   34.025811] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   34.025817] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   34.025823] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   34.025829] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   34.025836] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   34.025841] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   34.025847] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   34.025853] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   34.025859] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.025865] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.025871] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.025879] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.025885] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.025890] *** tx_vic_enable_irq: completed successfully ***
[   34.025896] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   34.025904] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   34.025909] *** VIC device final state set to 2 (fully activated) ***
[   34.025915] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   34.025921] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   34.025927] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   34.025933] *** vic_core_ops_init: ENTRY - sd=846f6000, enable=1 ***
[   34.025939] *** vic_core_ops_init: vic_dev=846f6000, current state check ***
[   34.025945] *** vic_core_ops_init: current_state=2, enable=1 ***
[   34.025951] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   34.025956] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   34.025962] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   34.025968] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   34.025973] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   34.025981] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   34.025986] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   34.025992] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   34.025998] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   34.026003] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.026009] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.026015] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.026021] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.026027] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.026033] *** tx_vic_enable_irq: completed successfully ***
[   34.026038] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   34.026044] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   34.026050] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   34.026058] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   34.026065] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   34.026071] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   34.026078] isp_subdev_init_clks: Using platform data clock arrays: c06b7548
[   34.026085] isp_subdev_init_clks: Using platform data clock configs
[   34.026093] Platform data clock[0]: name=cgu_isp, rate=100000000
[   34.026104] Clock cgu_isp: set rate 100000000 Hz, result=0
[   34.026111] Clock cgu_isp enabled successfully
[   34.026118] Platform data clock[1]: name=isp, rate=65535
[   34.026125] Clock isp enabled successfully
[   34.051269] CPM clock gates configured
[   34.051285] isp_subdev_init_clks: Successfully initialized 2 clocks
[   34.051294] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   34.051300] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   34.051309] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   34.051315] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.051325] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.051331] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.051338] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   34.051343] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   34.131242] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   34.131256] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   34.131265] *** vic_core_ops_init: ENTRY - sd=846f6000, enable=1 ***
[   34.131271] *** vic_core_ops_init: vic_dev=846f6000, current state check ***
[   34.131278] *** vic_core_ops_init: current_state=3, enable=1 ***
[   34.131283] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   34.131289] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   34.131297] *** SENSOR_INIT: gc2053 enable=1 ***
[   34.131304] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   34.131310] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   34.131316] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   34.131321] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   34.131328] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   34.131334] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.131341] csi_video_s_stream: sd=8521b800, enable=1
[   34.131347] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   34.131353] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   34.131359] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   34.131367] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=1 ***
[   34.131373] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   34.131378] *** vic_core_s_stream: STREAM ON ***
[   34.131383] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   34.131389] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   34.131395] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.131404] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.131410] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.131417] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   34.131422] *** STREAMING: Configuring CPM registers for VIC access ***
[   34.161248] STREAMING: CPM clocks configured for VIC access
[   34.161263] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   34.161269] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   34.161276] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   34.161282] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   34.161288] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   34.161294] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   34.161302] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   34.161309] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   34.161316] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   34.161322] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   34.161328] *** VIC unlock: Commands written, checking VIC status register ***
[   34.161334] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   34.161340] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   34.161346] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   34.161351] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   34.161357] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   34.161362] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   34.161438] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   34.161446] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   34.161453] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   34.161460] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
d[   34.161468] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   34.161474] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   34.161481] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   34.161487] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   34.161493] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   34.161499] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   34.161505] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   34.161511] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   34.161517] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   34.161522] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   34.161529] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   34.161535] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   34.161540] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   34.161547] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   34.161553] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   34.161559] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   34.161564] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.161572] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   34.161578] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   34.161587] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   34.161594] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   34.161600] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   34.161607] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   34.161613] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   34.161618] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   34.161624] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   34.161630] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   34.161637] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   34.161643] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.161651] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   34.161657] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   34.161663] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   34.161669] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   34.161676] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   34.161682] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   34.161688] ispvic_frame_channel_s_stream[2441]: streamon
[   34.161695] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   34.161701] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   34.161707] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
m[   34.161712] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   34.161718] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   34.161725] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   34.161731] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   34.161738] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   34.161744] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   34.161750] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   34.161755] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   34.161761] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   34.161768] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   34.161775] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   34.161782] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   34.161790] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   34.161798] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   34.161805] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   34.161811] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   34.161817] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   34.161822] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   34.161830] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   34.161836] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   34.161842] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   34.161847] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.161854] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   34.161859] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   34.161872] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   34.161880] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   34.161944] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   34.161956] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   34.161962] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   34.161971] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   34.161978] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   34.161983] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   34.161989] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   34.161996] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.163020] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.163026] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.163032] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.163140] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.163247] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.163254] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.163260] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.163266] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.163271] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.163278] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.163285] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.163290] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.163296] *** tx_vic_enable_irq: completed successfully ***
[   34.568768] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.568780] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   34.568786] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   34.568792] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   34.568800] ispcore_slake_module: VIC device=846f6000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   34.568808] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.568818] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.568824] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.568830] ispcore_slake_module: Using sensor attributes from connected sensor
[   34.568836] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=81124000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   34.568844] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   34.568854] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   34.568859] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   34.568866] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   34.568873] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   34.568879] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   34.568884] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.568890] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.568896] tisp_event_init: Initializing ISP event system
[   34.568902] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.568908] tisp_event_set_cb: Setting callback for event 4
[   34.568915] tisp_event_set_cb: Event 4 callback set to c06858d0
[   34.568921] tisp_event_set_cb: Setting callback for event 5
[   34.568927] tisp_event_set_cb: Event 5 callback set to c0685d98
[   34.568932] tisp_event_set_cb: Setting callback for event 7
[   34.568939] tisp_event_set_cb: Event 7 callback set to c0685964
[   34.568944] tisp_event_set_cb: Setting callback for event 9
[   34.568950] tisp_event_set_cb: Event 9 callback set to c06859ec
[   34.568956] tisp_event_set_cb: Setting callback for event 8
[   34.568962] tisp_event_set_cb: Event 8 callback set to c0685ab0
[   34.568970] *** system_irq_func_set: Registered handler c067e790 at index 13 ***
[   34.591298] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591315] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   34.591322] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591329] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591336] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591343] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   34.591350] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   34.591358] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   34.591365] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   34.591372] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   34.591380] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   34.591386] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
	[   34.591393] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   34.591400] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   34.591406] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   34.591413] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   34.591420] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   34.591425] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   34.591432] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   34.591438] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   34.591445] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   34.591452] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   34.591457] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   34.591463] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591470] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   34.591476] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591484] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   34.591490] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   34.591496] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   34.591503] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591510] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591517] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591522] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591529] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.591536] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   34.591543] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.591550] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   34.591556] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   34.591562] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   34.591569] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   34.591576] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   34.591582] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   34.591589] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   34.591594] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   34.591602] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   34.591610] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591616] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   34.591622] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   34.591628] *** tisp_init: ISP control register set to enable processing pipeline ***
[   34.591634] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.591640] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   34.591647] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.591652] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   34.591659] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   34.591666] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   34.591671] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   34.591678] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.591683] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   34.591688] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   34.591695] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.591702] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   34.591710] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591716] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   34.591722] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   34.591729] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   34.591735] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   34.591741] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   34.591748] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   34.591754] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   34.591761] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   34.591767] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.591774] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   34.591781] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   34.591790] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   34.591796] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   34.591804] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   34.591810] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   34.591817] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   34.591823] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   34.591829] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   34.591834] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   34.591840] *** This should eliminate green frames by enabling proper color processing ***
[   34.591846] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   34.591853] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   34.591860] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   34.591866] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   34.591872] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   34.591879] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   34.591886] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   34.591892] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   34.591898] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   34.591904] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   34.591910] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   34.591915] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   34.591920] *** tisp_init: Standard tuning parameters loaded successfully ***
[   34.591926] *** tisp_init: Custom tuning parameters loaded successfully ***
[   34.591932] tisp_set_csc_version: Setting CSC version 0
[   34.591938] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   34.591945] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   34.591950] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   34.591957] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.591964] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.591969] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   34.591974] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.591981] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.591988] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   34.591993] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   34.591999] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   34.592006] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   34.592011] *** tisp_init: ISP processing pipeline fully enabled ***
[   34.592018] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   34.592024] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   34.592030] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   34.592036] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.592043] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.592048] tisp_init: ISP memory buffers configured
[   34.592053] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.592060] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   34.592069] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.592080] tiziano_ae_params_refresh: AE parameters refreshed
[   34.592086] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.592092] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.592097] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.592102] tiziano_ae_para_addr: AE parameter addresses configured
[   34.592109] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.592116] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.592122] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.592129] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.592136] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.592143] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.592150] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.592156] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b884814 (Binary Ninja EXACT) ***
[   34.592163] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.592170] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.592176] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.592184] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.592190] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.592196] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.592202] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.592208] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.592215] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.592222] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.592228] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.592234] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.592241] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.592248] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.592254] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.592260] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.592267] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.592273] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.592278] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.592286] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[   34.610096] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[   34.630285] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[   34.637946] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[   34.651306] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[   34.666411] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   34.161607] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   34.161613] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   34.161618] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   34.161624] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   34.161630] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   34.161637] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   34.161643] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.161651] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   34.161657] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   34.161663] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   34.161669] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   34.161676] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   34.161682] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   34.161688] ispvic_frame_channel_s_stream[2441]: streamon
[   34.161695] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   34.161701] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   34.161707] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   34.161712] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   34.161718] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   34.161725] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   34.161731] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   34.161738] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   34.161744] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   34.161750] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   34.161755] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   34.161761] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   34.161768] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   34.161775] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   34.161782] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   34.161790] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   34.161798] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   34.161805] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   34.161811] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   34.161817] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   34.161822] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   34.161830] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   34.161836] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   34.161842] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   34.161847] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.161854] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   34.161859] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   34.161872] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   34.161880] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   34.161944] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   34.161956] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   34.161962] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   34.161971] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   34.161978] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   34.161983] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   34.161989] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   34.161996] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   34.163020] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   34.163026] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   34.163032] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   34.163140] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.163247] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   34.163254] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   34.163260] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   34.163266] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   34.163271] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   34.163278] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   34.163285] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   34.163290] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   34.163296] *** tx_vic_enable_irq: completed successfully ***
[   34.568768] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   34.568780] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   34.568786] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   34.568792] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   34.568800] ispcore_slake_module: VIC device=846f6000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   34.568808] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.568818] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.568824] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.568830] ispcore_slake_module: Using sensor attributes from connected sensor
[   34.568836] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=81124000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   34.568844] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   34.568854] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   34.568859] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   34.568866] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   34.568873] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   34.568879] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   34.568884] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.568890] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.568896] tisp_event_init: Initializing ISP event system
[   34.568902] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.568908] tisp_event_set_cb: Setting callback for event 4
[   34.568915] tisp_event_set_cb: Event 4 callback set to c06858d0
[   34.568921] tisp_event_set_cb: Setting callback for event 5
[   34.568927] tisp_event_set_cb: Event 5 callback set to c0685d98
[   34.568932] tisp_event_set_cb: Setting callback for event 7
[   34.568939] tisp_event_set_cb: Event 7 callback set to c0685964
[   34.568944] tisp_event_set_cb: Setting callback for event 9
[   34.568950] tisp_event_set_cb: Event 9 callback set to c06859ec
[   34.568956] tisp_event_set_cb: Setting callback for event 8
[   34.568962] tisp_event_set_cb: Event 8 callback set to c0685ab0
[   34.568970] *** system_irq_func_set: Registered handler c067e790 at index 13 ***
[   34.591298] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591315] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   34.591322] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591329] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591336] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   34.591343] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   34.591350] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   34.591358] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   34.591365] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   34.591372] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   34.591380] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   34.591386] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   34.591393] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   34.591400] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   34.591406] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   34.591413] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   34.591420] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   34.591425] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   34.591432] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   34.591438] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   34.591445] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   34.591452] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   34.591457] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   34.591463] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591470] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   34.591476] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591484] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   34.591490] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   34.591496] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   34.591503] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591510] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591517] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   34.591522] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.591529] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.591536] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   34.591543] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   34.591550] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   34.591556] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   34.591562] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   34.591569] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   34.591576] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   34.591582] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   34.591589] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   34.591594] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   34.591602] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   34.591610] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591616] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   34.591622] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   34.591628] *** tisp_init: ISP control register set to enable processing pipeline ***
[   34.591634] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.591640] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   34.591647] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.591652] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   34.591659] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   34.591666] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   34.591671] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   34.591678] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.591683] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   34.591688] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   34.591695] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.591702] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   34.591710] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   34.591716] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   34.591722] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   34.591729] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   34.591735] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   34.591741] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   34.591748] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   34.591754] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   34.591761] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   34.591767] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.591774] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   34.591781] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   34.591790] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   34.591796] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   34.591804] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   34.591810] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   34.591817] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   34.591823] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   34.591829] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   34.591834] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   34.591840] *** This should eliminate green frames by enabling proper color processing ***
[   34.591846] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   34.591853] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   34.591860] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   34.591866] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   34.591872] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   34.591879] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   34.591886] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   34.591892] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   34.591898] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   34.591904] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   34.591910] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   34.591915] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   34.591920] *** tisp_init: Standard tuning parameters loaded successfully ***
[   34.591926] *** tisp_init: Custom tuning parameters loaded successfully ***
[   34.591932] tisp_set_csc_version: Setting CSC version 0
[   34.591938] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   34.591945] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   34.591950] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   34.591957] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.591964] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.591969] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   34.591974] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.591981] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   34.591988] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   34.591993] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   34.591999] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   34.592006] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   34.592011] *** tisp_init: ISP processing pipeline fully enabled ***
[   34.592018] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   34.592024] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   34.592030] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   34.592036] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   34.592043] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   34.592048] tisp_init: ISP memory buffers configured
[   34.592053] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.592060] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   34.592069] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.592080] tiziano_ae_params_refresh: AE parameters refreshed
[   34.592086] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.592092] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.592097] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.592102] tiziano_ae_para_addr: AE parameter addresses configured
[   34.592109] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.592116] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.592122] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.592129] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.592136] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.592143] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.592150] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.592156] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b884814 (Binary Ninja EXACT) ***
[   34.592163] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.592170] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.592176] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.592184] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.592190] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.592196] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.592202] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.592208] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.592215] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.592222] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.592228] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.592234] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.592241] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.592248] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.592254] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.592260] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.592267] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.592273] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.592278] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.592286] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[   34.610096] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[   34.630285] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[   34.637946] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[   34.651306] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[   34.666411] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[   34.702304] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
[   34.720132] *** system_irq_func_set: Registered handler c0686da0 at index 18 ***
[   34.730212] *** system_irq_func_set: Registered handler c0686df4 at index 31 ***
[   34.750416] *** system_irq_func_set: Registered handler c0686e48 at index 11 ***
[   34.760496] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.760516] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.760522] tisp_event_set_cb: Setting callback for event 1
[   34.760529] tisp_event_set_cb: Event 1 callback set to c06866a8
[   34.760535] tisp_event_set_cb: Setting callback for event 6
[   34.760542] tisp_event_set_cb: Event 6 callback set to c0685c08
[   34.760547] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   34.760553] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.760560] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.760568] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   34.760574] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   34.760579] tiziano_awb_init: AWB hardware blocks enabled
[   34.760584] tiziano_gamma_init: Initializing Gamma processing
[   34.760590] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.760650] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.760655] tiziano_gib_init: Initializing GIB processing
[   34.760660] tiziano_lsc_init: Initializing LSC processing
[   34.760666] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.760672] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.760679] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   34.760686] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   34.760691] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.760748] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.760753] tiziano_ccm_init: Using linear CCM parameters
[   34.760758] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.760765] jz_isp_ccm: EV=64, CT=9984
[   34.760772] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.760777] cm_control: saturation=128
[   34.760782] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.760789] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.760794] tiziano_ccm_init: CCM initialized successfully
[   34.760799] tiziano_dmsc_init: Initializing DMSC processing
[   34.760804] tiziano_sharpen_init: Initializing Sharpening
[   34.760810] tiziano_sharpen_init: Using linear sharpening parameters
[   34.760815] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.760822] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.760828] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.760854] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.760860] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   34.760866] tiziano_sharpen_init: Sharpening initialized successfully
[   34.760871] tiziano_sdns_init: Initializing SDNS processing
[   34.760880] tiziano_sdns_init: Using linear SDNS parameters
[   34.760885] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.760892] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.760898] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.760931] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.760938] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   34.760943] tiziano_sdns_init: SDNS processing initialized successfully
[   34.760950] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.760954] tiziano_mdns_init: Using linear MDNS parameters
[   34.760965] tiziano_mdns_init: MDNS processing initialized successfully
[   34.760970] tiziano_clm_init: Initializing CLM processing
[   34.760975] tiziano_dpc_init: Initializing DPC processing
[   34.760980] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.760986] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.760993] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.760999] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.761014] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.761020] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.761026] tiziano_hldc_init: Initializing HLDC processing
[   34.761032] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.761039] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.761045] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.761052] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.761059] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.761066] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.761072] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.761080] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.761086] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.761093] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.761100] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.761107] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.761114] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.761119] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.761125] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.761130] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.761136] tisp_adr_set_params: Writing ADR parameters to registers
[   34.761169] tisp_adr_set_params: ADR parameters written to hardware
[   34.761175] tisp_event_set_cb: Setting callback for event 18
[   34.761182] tisp_event_set_cb: Event 18 callback set to c0686da0
[   34.761187] tisp_event_set_cb: Setting callback for event 2
[   34.761194] tisp_event_set_cb: Event 2 callback set to c06858a4
[   34.761199] tiziano_adr_init: ADR processing initialized successfully
[   34.761205] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.761210] tiziano_bcsh_init: Initializing BCSH processing
[   34.761216] tiziano_ydns_init: Initializing YDNS processing
[   34.761220] tiziano_rdns_init: Initializing RDNS processing
[   34.761226] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   34.761240] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f80000 (Binary Ninja EXACT) ***
[   34.761247] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f81000 (Binary Ninja EXACT) ***
[   34.761254] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f82000 (Binary Ninja EXACT) ***
[   34.761261] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f83000 (Binary Ninja EXACT) ***
[   34.761268] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f84000 (Binary Ninja EXACT) ***
[   34.761302] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f84800 (Binary Ninja EXACT) ***
[   34.761310] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f85000 (Binary Ninja EXACT) ***
[   34.761317] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f85800 (Binary Ninja EXACT) ***
[   34.761324] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   34.761330] *** tisp_init: AE0 buffer allocated at 0x05f80000 ***
[   34.761336] *** CRITICAL FIX: data_b2f3c initialized to 0x85f80000 (prevents stack corruption) ***
[   34.761346] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1168000 (Binary Ninja EXACT) ***
[   34.761352] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1169000 (Binary Ninja EXACT) ***
[   34.761360] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x116a000 (Binary Ninja EXACT) ***
[   34.761366] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x116b000 (Binary Ninja EXACT) ***
[   34.761373] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x116c000 (Binary Ninja EXACT) ***
[   34.761380] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x116c800 (Binary Ninja EXACT) ***
[   34.761387] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x116d000 (Binary Ninja EXACT) ***
[   34.761394] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x116d800 (Binary Ninja EXACT) ***
[   34.761400] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   34.761406] *** tisp_init: AE1 buffer allocated at 0x01168000 ***
[   34.761412] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   34.761418] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.761424] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   34.761430] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.761436] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   34.761443] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   34.761451] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.761461] tiziano_ae_params_refresh: AE parameters refreshed
[   34.761467] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.761473] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.761478] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.761484] tiziano_ae_para_addr: AE parameter addresses configured
[   34.761490] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.761497] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.761504] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.761511] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.761518] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.761524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.761531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.761538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b884814 (Binary Ninja EXACT) ***
[   34.761545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.761552] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.761558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.761565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.761571] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.761577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.761584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.761590] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.761596] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.761603] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.761610] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.761616] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.761623] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.761629] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.761636] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.761642] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.761649] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.761654] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.761660] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.761668] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[   34.780712] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[   34.796101] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[   34.816883] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[   34.834730] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[   34.851320] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[   34.867291] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
[   34.881341] *** system_irq_func_set: Registered handler c0686da0 at index 18 ***
[   34.899151] *** system_irq_func_set: Registered handler c0686df4 at index 31 ***
[   34.917633] *** system_irq_func_set: Registered handler c0686e48 at index 11 ***
[   34.929629] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.929651] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.929658] tisp_event_set_cb: Setting callback for event 1
[   34.929665] tisp_event_set_cb: Event 1 callback set to c06866a8
[   34.929671] tisp_event_set_cb: Setting callback for event 6
[   34.929677] tisp_event_set_cb: Event 6 callback set to c0685c08
[   34.929683] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   34.929689] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.929696] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.929704] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   34.929711] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   34.929715] tiziano_awb_init: AWB hardware blocks enabled
[   34.929721] tiziano_gamma_init: Initializing Gamma processing
[   34.929727] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.929786] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.929791] tiziano_gib_init: Initializing GIB processing
[   34.929797] tiziano_lsc_init: Initializing LSC processing
[   34.929802] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.929809] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.929815] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   34.929822] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   34.929827] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.929887] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.929893] tiziano_ccm_init: Using linear CCM parameters
[   34.929899] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.929905] jz_isp_ccm: EV=64, CT=9984
[   34.929911] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.929917] cm_control: saturation=128
[   34.929923] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.929929] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.929934] tiziano_ccm_init: CCM initialized successfully
[   34.929939] tiziano_dmsc_init: Initializing DMSC processing
[   34.929945] tiziano_sharpen_init: Initializing Sharpening
[   34.929950] tiziano_sharpen_init: Using linear sharpening parameters
[   34.929955] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.929962] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.929968] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.930025] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.930033] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   34.930039] tiziano_sharpen_init: Sharpening initialized successfully
[   34.930044] tiziano_sdns_init: Initializing SDNS processing
[   34.930053] tiziano_sdns_init: Using linear SDNS parameters
[   34.930058] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.930065] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.930071] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.930103] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.930110] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   34.930116] tiziano_sdns_init: SDNS processing initialized successfully
[   34.930122] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.930127] tiziano_mdns_init: Using linear MDNS parameters
[   34.930137] tiziano_mdns_init: MDNS processing initialized successfully
[   34.930143] tiziano_clm_init: Initializing CLM processing
[   34.930148] tiziano_dpc_init: Initializing DPC processing
[   34.930153] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.930159] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.930166] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.930171] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.930186] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.930193] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.930198] tiziano_hldc_init: Initializing HLDC processing
[   34.930205] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.930211] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.930217] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.930224] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.930231] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.930238] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.930245] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.930252] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.930259] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.930265] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.930272] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.930279] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.930286] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.930291] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.930297] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.930303] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.930309] tisp_adr_set_params: Writing ADR parameters to registers
[   34.930341] tisp_adr_set_params: ADR parameters written to hardware
[   34.930347] tisp_event_set_cb: Setting callback for event 18
[   34.930353] tisp_event_set_cb: Event 18 callback set to c0686da0
[   34.930359] tisp_event_set_cb: Setting callback for event 2
[   34.930365] tisp_event_set_cb: Event 2 callback set to c06858a4
[   34.930371] tiziano_adr_init: ADR processing initialized successfully
[   34.930377] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.930382] tiziano_bcsh_init: Initializing BCSH processing
[   34.930387] tiziano_ydns_init: Initializing YDNS processing
[   34.930392] tiziano_rdns_init: Initializing RDNS processing
[   34.930397] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.930403] tisp_event_init: Initializing ISP event system
[   34.930410] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.930415] tisp_event_set_cb: Setting callback for event 4
[   34.930422] tisp_event_set_cb: Event 4 callback set to c06858d0
[   34.930427] tisp_event_set_cb: Setting callback for event 5
[   34.930433] tisp_event_set_cb: Event 5 callback set to c0685d98
[   34.930439] tisp_event_set_cb: Setting callback for event 7
[   34.930445] tisp_event_set_cb: Event 7 callback set to c0685964
[   34.930451] tisp_event_set_cb: Setting callback for event 9
[   34.930457] tisp_event_set_cb: Event 9 callback set to c06859ec
[   34.930463] tisp_event_set_cb: Setting callback for event 8
[   34.930469] tisp_event_set_cb: Event 8 callback set to c0685ab0
[   34.930475] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   34.930481] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.930487] tisp_param_operate_init: Initializing parameter operations
[   34.930494] tisp_netlink_init: Initializing netlink communication
[   34.930499] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   34.930529] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   34.930540] tisp_netlink_init: Netlink socket created successfully
[   34.930546] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   34.930551] tisp_code_create_tuning_node: Device already created, skipping
[   34.930558] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   34.930563] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   34.930570] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   34.930577] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   34.930585] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   34.930593] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   34.930601] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   34.930609] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   34.930617] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   34.930624] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=81124000, isp_dev->subdevs=81127274 ***
[   34.930637] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   34.930645] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   34.930650] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   34.930655] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.930662] csi_video_s_stream: sd=8521b800, enable=0
[   34.930669] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   34.930674] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   34.930682] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[   34.930689] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   34.930695] tx_isp_csi_slake_subdev: Disabled clock 1
[   34.930701] tx_isp_csi_slake_subdev: Disabled clock 0
[   34.930707] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   34.930711] ispcore_slake_module: CSI slake success
[   34.930716] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   34.930723] *** tx_isp_vic_slake_subdev: ENTRY - sd=846f6000 ***
[   34.930730] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=846f6000, current state=1 ***
[   34.930737] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   34.930742] ispcore_slake_module: VIC slake success
[   34.930747] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   34.930752] ispcore_slake_module: Managing ISP clocks
[   34.930757] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   34.930764] ispcore_slake_module: Complete, result=0<6>[   34.930771] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   34.930777] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   34.930783] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   34.930789] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   34.930798] gc2053: s_stream called with enable=1
[   34.930805] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.930811] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.930817] gc2053: About to write streaming registers for interface 1
[   34.930823] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.930833] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.931155] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.931163] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.931171] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   34.935474] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.935487] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.935494] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.935502] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.935508] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.935514] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.935521] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   34.935527] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   34.935534] gc2053: s_stream called with enable=1
[   34.935541] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.935547] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.935553] gc2053: About to write streaming registers for interface 1
[   34.935559] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.935569] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.935887] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.935894] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.935903] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   34.936221] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.936228] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.936235] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.936241] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.936247] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.936253] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.936259] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   34.936266] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   34.951363] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   34.951375] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   34.988141] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   34.988187] ISP IOCTL: cmd=0x800456d0 arg=0x7fe8abf0
[   34.988195] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.988201] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   34.988209] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.988215] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.988221] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   34.988228] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   34.988235] VIC activated: state 1 -> 2 (READY)
[   34.988241] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   34.988246] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   34.988252] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   34.988258] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   34.988264] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   34.988271] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   34.988277] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.988283] csi_video_s_stream: sd=8521b800, enable=1
[   34.988290] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   34.988298] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=1 ***
[   34.988304] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.988309] *** vic_core_s_stream: STREAM ON ***
[   34.988314] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   34.988320] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   34.988327] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.988335] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.988342] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.988349] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   34.988354] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.011373] STREAMING: CPM clocks configured for VIC access
[   35.011389] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.011395] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.011403] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.011409] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.011415] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
d[   35.011421] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.011429] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.011436] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.011461] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.011467] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.011473] *** VIC unlock: Commands written, checking VIC status register ***
[   35.011480] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.011485] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.011491] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.011497] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.011503] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.011509] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.011592] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.011600] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.011607] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.011615] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.011621] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.011629] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   35.011635] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.011641] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.011647] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.011653] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.011659] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   35.011665] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.011671] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.011677] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   35.011683] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.011689] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.011695] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.011701] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.011707] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.011713] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.011720] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.011726] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.011735] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   35.011742] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.011747] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.011755] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
m[   35.011761] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.011767] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.011773] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.011778] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.011785] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.011791] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.011799] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.011805] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.011811] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.011817] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.011824] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   35.011830] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   35.011837] ispvic_frame_channel_s_stream[2441]: streamon
[   35.011843] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.011849] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.011855] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   35.011861] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.011867] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.011874] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.011879] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.011887] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.011893] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.011899] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.011904] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.011910] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.011917] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.011924] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.011932] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.011939] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.011947] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.011955] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.011961] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.011966] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.011972] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.011979] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.011985] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   35.011991] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.011997] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.012003] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.012009] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.012021] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   35.012030] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   35.012094] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   35.012105] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.012112] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.012121] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.012127] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.012133] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   35.012139] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   35.012146] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   35.013154] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   35.013160] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   35.013165] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   35.013273] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013381] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013388] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   35.013393] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.013399] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.013405] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.013411] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.013418] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.013424] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.013429] *** tx_vic_enable_irq: completed successfully ***
[   35.419944] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   35.419959] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   35.419965] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   35.419976] gc2053: s_stream called with enable=1
[   35.419983] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.419989] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.419995] gc2053: About to write streaming registers for interface 1
[   35.420001] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.420011] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.420330] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.420337] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.420346] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.429455] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.429468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.429475] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.429482] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.429489] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.429495] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.429502] gc2053: s_stream called with enable=1
[   35.429509] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.429515] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.429521] gc2053: About to write streaming registers for interface 1
[   35.429527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.429537] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.429855] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.429862] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.429871] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.432231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.432243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.432249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.432256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.432262] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.432268] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# dmesg 
[   34.760986] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.760993] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.760999] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.761014] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.761020] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.761026] tiziano_hldc_init: Initializing HLDC processing
[   34.761032] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.761039] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.761045] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.761052] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.761059] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.761066] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.761072] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.761080] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.761086] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.761093] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.761100] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.761107] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.761114] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.761119] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.761125] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.761130] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.761136] tisp_adr_set_params: Writing ADR parameters to registers
[   34.761169] tisp_adr_set_params: ADR parameters written to hardware
[   34.761175] tisp_event_set_cb: Setting callback for event 18
[   34.761182] tisp_event_set_cb: Event 18 callback set to c0686da0
[   34.761187] tisp_event_set_cb: Setting callback for event 2
[   34.761194] tisp_event_set_cb: Event 2 callback set to c06858a4
[   34.761199] tiziano_adr_init: ADR processing initialized successfully
[   34.761205] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.761210] tiziano_bcsh_init: Initializing BCSH processing
[   34.761216] tiziano_ydns_init: Initializing YDNS processing
[   34.761220] tiziano_rdns_init: Initializing RDNS processing
[   34.761226] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   34.761240] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f80000 (Binary Ninja EXACT) ***
[   34.761247] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f81000 (Binary Ninja EXACT) ***
[   34.761254] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f82000 (Binary Ninja EXACT) ***
[   34.761261] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f83000 (Binary Ninja EXACT) ***
[   34.761268] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f84000 (Binary Ninja EXACT) ***
[   34.761302] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f84800 (Binary Ninja EXACT) ***
[   34.761310] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f85000 (Binary Ninja EXACT) ***
[   34.761317] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f85800 (Binary Ninja EXACT) ***
[   34.761324] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   34.761330] *** tisp_init: AE0 buffer allocated at 0x05f80000 ***
[   34.761336] *** CRITICAL FIX: data_b2f3c initialized to 0x85f80000 (prevents stack corruption) ***
[   34.761346] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1168000 (Binary Ninja EXACT) ***
[   34.761352] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1169000 (Binary Ninja EXACT) ***
[   34.761360] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x116a000 (Binary Ninja EXACT) ***
[   34.761366] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x116b000 (Binary Ninja EXACT) ***
[   34.761373] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x116c000 (Binary Ninja EXACT) ***
[   34.761380] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x116c800 (Binary Ninja EXACT) ***
[   34.761387] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x116d000 (Binary Ninja EXACT) ***
[   34.761394] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x116d800 (Binary Ninja EXACT) ***
[   34.761400] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   34.761406] *** tisp_init: AE1 buffer allocated at 0x01168000 ***
[   34.761412] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   34.761418] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   34.761424] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   34.761430] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   34.761436] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   34.761443] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   34.761451] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.761461] tiziano_ae_params_refresh: AE parameters refreshed
[   34.761467] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.761473] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.761478] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.761484] tiziano_ae_para_addr: AE parameter addresses configured
[   34.761490] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.761497] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   34.761504] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   34.761511] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   34.761518] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   34.761524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   34.761531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   34.761538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b884814 (Binary Ninja EXACT) ***
[   34.761545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   34.761552] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   34.761558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   34.761565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   34.761571] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.761577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.761584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   34.761590] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   34.761596] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   34.761603] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   34.761610] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   34.761616] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   34.761623] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   34.761629] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   34.761636] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   34.761642] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   34.761649] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   34.761654] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.761660] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   34.761668] *** system_irq_func_set: Registered handler c0686aa8 at index 10 ***
[   34.780712] *** system_irq_func_set: Registered handler c0686b9c at index 27 ***
[   34.796101] *** system_irq_func_set: Registered handler c0686aa8 at index 26 ***
[   34.816883] *** system_irq_func_set: Registered handler c0686c84 at index 29 ***
[   34.834730] *** system_irq_func_set: Registered handler c0686c10 at index 28 ***
[   34.851320] *** system_irq_func_set: Registered handler c0686cf8 at index 30 ***
[   34.867291] *** system_irq_func_set: Registered handler c0686d4c at index 20 ***
[   34.881341] *** system_irq_func_set: Registered handler c0686da0 at index 18 ***
[   34.899151] *** system_irq_func_set: Registered handler c0686df4 at index 31 ***
[   34.917633] *** system_irq_func_set: Registered handler c0686e48 at index 11 ***
[   34.929629] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.929651] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.929658] tisp_event_set_cb: Setting callback for event 1
[   34.929665] tisp_event_set_cb: Event 1 callback set to c06866a8
[   34.929671] tisp_event_set_cb: Setting callback for event 6
[   34.929677] tisp_event_set_cb: Event 6 callback set to c0685c08
[   34.929683] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   34.929689] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.929696] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.929704] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   34.929711] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   34.929715] tiziano_awb_init: AWB hardware blocks enabled
[   34.929721] tiziano_gamma_init: Initializing Gamma processing
[   34.929727] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.929786] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.929791] tiziano_gib_init: Initializing GIB processing
[   34.929797] tiziano_lsc_init: Initializing LSC processing
[   34.929802] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.929809] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.929815] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   34.929822] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   34.929827] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.929887] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.929893] tiziano_ccm_init: Using linear CCM parameters
[   34.929899] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.929905] jz_isp_ccm: EV=64, CT=9984
[   34.929911] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.929917] cm_control: saturation=128
[   34.929923] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.929929] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.929934] tiziano_ccm_init: CCM initialized successfully
[   34.929939] tiziano_dmsc_init: Initializing DMSC processing
[   34.929945] tiziano_sharpen_init: Initializing Sharpening
[   34.929950] tiziano_sharpen_init: Using linear sharpening parameters
[   34.929955] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.929962] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.929968] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.930025] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.930033] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   34.930039] tiziano_sharpen_init: Sharpening initialized successfully
[   34.930044] tiziano_sdns_init: Initializing SDNS processing
[   34.930053] tiziano_sdns_init: Using linear SDNS parameters
[   34.930058] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.930065] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.930071] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.930103] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.930110] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   34.930116] tiziano_sdns_init: SDNS processing initialized successfully
[   34.930122] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.930127] tiziano_mdns_init: Using linear MDNS parameters
[   34.930137] tiziano_mdns_init: MDNS processing initialized successfully
[   34.930143] tiziano_clm_init: Initializing CLM processing
[   34.930148] tiziano_dpc_init: Initializing DPC processing
[   34.930153] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.930159] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.930166] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.930171] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.930186] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.930193] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   34.930198] tiziano_hldc_init: Initializing HLDC processing
[   34.930205] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   34.930211] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.930217] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.930224] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   34.930231] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   34.930238] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   34.930245] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   34.930252] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   34.930259] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   34.930265] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   34.930272] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   34.930279] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   34.930286] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   34.930291] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.930297] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.930303] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.930309] tisp_adr_set_params: Writing ADR parameters to registers
[   34.930341] tisp_adr_set_params: ADR parameters written to hardware
[   34.930347] tisp_event_set_cb: Setting callback for event 18
[   34.930353] tisp_event_set_cb: Event 18 callback set to c0686da0
[   34.930359] tisp_event_set_cb: Setting callback for event 2
[   34.930365] tisp_event_set_cb: Event 2 callback set to c06858a4
[   34.930371] tiziano_adr_init: ADR processing initialized successfully
[   34.930377] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.930382] tiziano_bcsh_init: Initializing BCSH processing
[   34.930387] tiziano_ydns_init: Initializing YDNS processing
[   34.930392] tiziano_rdns_init: Initializing RDNS processing
[   34.930397] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.930403] tisp_event_init: Initializing ISP event system
[   34.930410] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.930415] tisp_event_set_cb: Setting callback for event 4
[   34.930422] tisp_event_set_cb: Event 4 callback set to c06858d0
[   34.930427] tisp_event_set_cb: Setting callback for event 5
[   34.930433] tisp_event_set_cb: Event 5 callback set to c0685d98
[   34.930439] tisp_event_set_cb: Setting callback for event 7
[   34.930445] tisp_event_set_cb: Event 7 callback set to c0685964
[   34.930451] tisp_event_set_cb: Setting callback for event 9
[   34.930457] tisp_event_set_cb: Event 9 callback set to c06859ec
[   34.930463] tisp_event_set_cb: Setting callback for event 8
[   34.930469] tisp_event_set_cb: Event 8 callback set to c0685ab0
[   34.930475] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   34.930481] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.930487] tisp_param_operate_init: Initializing parameter operations
[   34.930494] tisp_netlink_init: Initializing netlink communication
[   34.930499] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   34.930529] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   34.930540] tisp_netlink_init: Netlink socket created successfully
[   34.930546] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   34.930551] tisp_code_create_tuning_node: Device already created, skipping
[   34.930558] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   34.930563] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   34.930570] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   34.930577] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   34.930585] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   34.930593] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   34.930601] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   34.930609] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   34.930617] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   34.930624] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=81124000, isp_dev->subdevs=81127274 ***
[   34.930637] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   34.930645] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   34.930650] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   34.930655] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.930662] csi_video_s_stream: sd=8521b800, enable=0
[   34.930669] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   34.930674] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   34.930682] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=0
[   34.930689] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   34.930695] tx_isp_csi_slake_subdev: Disabled clock 1
[   34.930701] tx_isp_csi_slake_subdev: Disabled clock 0
[   34.930707] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   34.930711] ispcore_slake_module: CSI slake success
[   34.930716] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   34.930723] *** tx_isp_vic_slake_subdev: ENTRY - sd=846f6000 ***
[   34.930730] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=846f6000, current state=1 ***
[   34.930737] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   34.930742] ispcore_slake_module: VIC slake success
[   34.930747] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   34.930752] ispcore_slake_module: Managing ISP clocks
[   34.930757] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   34.930764] ispcore_slake_module: Complete, result=0<6>[   34.930771] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   34.930777] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   34.930783] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   34.930789] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   34.930798] gc2053: s_stream called with enable=1
[   34.930805] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.930811] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.930817] gc2053: About to write streaming registers for interface 1
[   34.930823] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.930833] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.931155] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.931163] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.931171] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   34.935474] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.935487] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.935494] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.935502] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.935508] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.935514] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.935521] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   34.935527] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   34.935534] gc2053: s_stream called with enable=1
[   34.935541] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   34.935547] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.935553] gc2053: About to write streaming registers for interface 1
[   34.935559] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.935569] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   34.935887] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.935894] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.935903] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   34.936221] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.936228] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.936235] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.936241] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.936247] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.936253] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.936259] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   34.936266] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   34.951363] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   34.951375] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   34.988141] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   34.988187] ISP IOCTL: cmd=0x800456d0 arg=0x7fe8abf0
[   34.988195] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.988201] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   34.988209] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.988215] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.988221] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   34.988228] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   34.988235] VIC activated: state 1 -> 2 (READY)
[   34.988241] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   34.988246] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   34.988252] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   34.988258] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   34.988264] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   34.988271] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   34.988277] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   34.988283] csi_video_s_stream: sd=8521b800, enable=1
[   34.988290] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   34.988298] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=1 ***
[   34.988304] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.988309] *** vic_core_s_stream: STREAM ON ***
[   34.988314] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   34.988320] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   34.988327] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.988335] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   34.988342] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   34.988349] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   34.988354] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.011373] STREAMING: CPM clocks configured for VIC access
[   35.011389] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.011395] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.011403] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.011409] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.011415] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.011421] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.011429] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.011436] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.011461] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.011467] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.011473] *** VIC unlock: Commands written, checking VIC status register ***
[   35.011480] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.011485] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.011491] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.011497] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.011503] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.011509] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.011592] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.011600] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.011607] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.011615] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.011621] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.011629] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   35.011635] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.011641] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.011647] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.011653] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.011659] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   35.011665] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.011671] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.011677] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   35.011683] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.011689] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.011695] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.011701] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.011707] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.011713] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.011720] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.011726] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.011735] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   35.011742] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.011747] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.011755] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   35.011761] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.011767] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.011773] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.011778] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.011785] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.011791] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.011799] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.011805] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.011811] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.011817] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.011824] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   35.011830] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   35.011837] ispvic_frame_channel_s_stream[2441]: streamon
[   35.011843] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.011849] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.011855] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   35.011861] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.011867] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.011874] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.011879] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.011887] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.011893] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.011899] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.011904] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.011910] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.011917] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.011924] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.011932] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.011939] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.011947] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.011955] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.011961] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.011966] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.011972] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.011979] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.011985] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   35.011991] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.011997] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.012003] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.012009] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.012021] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   35.012030] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   35.012094] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   35.012105] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.012112] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.012121] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.012127] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.012133] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   35.012139] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   35.012146] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   35.013154] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   35.013160] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   35.013165] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   35.013273] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013381] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013388] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   35.013393] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.013399] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.013405] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.013411] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.013418] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.013424] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.013429] *** tx_vic_enable_irq: completed successfully ***
[   35.419944] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   35.419959] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   35.419965] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   35.419976] gc2053: s_stream called with enable=1
[   35.419983] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.419989] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.419995] gc2053: About to write streaming registers for interface 1
[   35.420001] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.420011] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.420330] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.420337] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.420346] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.429455] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.429468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.429475] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.429482] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.429489] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.429495] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.429502] gc2053: s_stream called with enable=1
[   35.429509] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.429515] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.429521] gc2053: About to write streaming registers for interface 1
[   35.429527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.429537] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.429855] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.429862] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.429871] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.432231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.432243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.432249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.432256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.432262] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.432268] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.650273] ISP M0 device open called from pid 2388
[   35.650308] *** REFERENCE DRIVER IMPLEMENTATION ***
[   35.650315] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   35.650321] tisp_par_ioctl global variable set: 811a0000
[   35.650376] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   35.650383] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   35.650389] isp_core_tuning_init: Initializing tuning data structure
[   35.650408] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   35.650414] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.650420] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.650426] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   35.650432] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   35.650438] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   35.650444] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.650452] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.650458] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.650463] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.650468] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.650492] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.650499] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   35.650505] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   35.650513] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.650519] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   35.650526] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   35.650895] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.650908] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.650915] Set control: cmd=0x980901 value=128
[   35.650981] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.650989] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.650995] Set control: cmd=0x98091b value=128
[   35.651055] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651063] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.651069] Set control: cmd=0x980902 value=128
[   35.651075] tisp_bcsh_saturation: saturation=128
[   35.651080] tiziano_bcsh_update: Updating BCSH parameters
[   35.651088]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.651093] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.651154] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651162] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.651168] Set control: cmd=0x980900 value=128
[   35.651244] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651252] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.651258] Set control: cmd=0x980901 value=128
[   35.651316] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651324] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.651330] Set control: cmd=0x98091b value=128
[   35.652652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.652666] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.652672] Set control: cmd=0x980902 value=128
[   35.652679] tisp_bcsh_saturation: saturation=128
[   35.652684] tiziano_bcsh_update: Updating BCSH parameters
[   35.652692]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
d[INFO:WS.cpp]: Server started on port 8089
[   35.652697] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.652863] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.652873] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.652879] Set control: cmd=0x980900 value=128
[   35.653016] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653026] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653032] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653170] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653180] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653185] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653308] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.653318] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   35.653324] Set control: cmd=0x980914 value=0
[   35.653440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.653450] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   35.653456] Set control: cmd=0x980915 value=0
[   35.653570] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653578] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653584] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653718] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   35.653730] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   35.653736] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   35.653744] csi_video_s_stream: sd=8521b800, enable=0
[   35.653750] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   35.653758] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=0 ***
[   35.653764] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   35.653770] *** vic_core_s_stream: STREAM OFF ***
[   35.653779] gc2053: s_stream called with enable=0
[   35.653786] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.653792] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.653798] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.653807] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.654131] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.654138] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.654147] sensor_write: reg=0x3e val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.658284] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.658296] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.658302] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.658310] gc2053: Sensor hardware streaming stopped
[   35.658317] gc2053: s_stream called with enable=0
[   35.658324] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.658330] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.658336] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.658346] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.658665] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.658672] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.658681] sensor_write: reg=0x3e val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.659107] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.659116] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.659122] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.659128] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.659133] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.659257] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.659268] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.659275] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.659281] gc2053: Sensor hardware streaming stopped
[   35.659292] ISP IOCTL: cmd=0x800456d1 arg=0x7fe8abf0
[   35.659300] tx_isp_video_link_destroy: Destroying links for config 0
[   35.659307] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   35.659315] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.659322] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   35.659329] Set control: cmd=0x8000164 value=1
[   35.659337] ISP IOCTL: cmd=0x800456d0 arg=0x7fe8abf0
[   35.659342] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.659348] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   35.659354] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   35.659361] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.659367] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.659373] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.659380] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.659387] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.659393] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.659398] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   35.659405] csi_video_s_stream: sd=8521b800, enable=1
[   35.659412] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   35.659419] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=1 ***
[   35.659425] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   35.659430] *** vic_core_s_stream: STREAM ON ***
[   35.659436] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.659442] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.659448] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.659456] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   35.659463] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   35.659469] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.659474] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.681412] STREAMING: CPM clocks configured for VIC access
[   35.681426] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.681432] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.681439] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.681445] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.681450] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.681456] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.681465] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.681472] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.681479] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.681484] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.681490] *** VIC unlock: Commands written, checking VIC status register ***
[   35.681497] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.681502] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.681508] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.681514] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.681520] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.681525] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.681598] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.681607] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.681614] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.681621] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.681627] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.681634] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   35.681640] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.681646] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.681652] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.681658] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.681664] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   35.681670] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.681676] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.681682] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   35.681688] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.681694] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.681700] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.681706] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.681712] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.681718] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.681725] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.681731] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.681740] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   35.681746] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.681752] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.681760] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   35.681766] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.681772] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.681777] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.681783] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.681789] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.681795] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.681803] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.681810] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.681816] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.681822] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.681828] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   35.681834] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   35.681840] ispvic_frame_channel_s_stream[2441]: streamon
[   35.681847] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.681853] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.681859] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   35.681864] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.681870] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.681877] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.681882] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.681890] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.681896] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.681902] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.681907] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.681913] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.681919] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.681927] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.681934] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.681942] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.681950] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.681958] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.681964] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.681969] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.681975] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.681982] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.681988] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   35.681994] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.681999] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.682006] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.682011] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.682024] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   35.682032] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   35.682096] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   35.682108] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.682114] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.682124] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.682130] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.682135] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   35.682141] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   35.682148] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   35.683156] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
m[   35.683162] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   35.683168] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   35.683275] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.683383] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.683390] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   35.683396] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.683401] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.683407] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.683413] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.683420] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.683426] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.683432] *** tx_vic_enable_irq: completed successfully ***
[   36.088119] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   36.088134] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   36.088140] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   36.088151] gc2053: s_stream called with enable=1
[   36.088158] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   36.088164] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.088170] gc2053: About to write streaming registers for interface 1
[   36.088176] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.088186] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   36.088506] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.088514] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.088522] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   36.096164] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.096177] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.096184] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.096191] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.096197] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.096204] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.096210] gc2053: s_stream called with enable=1
[   36.096218] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   36.096223] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.096338] gc2053: About to write streaming registers for interface 1
[   36.096346] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.096356] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   36.096674] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.096682] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.096690] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   36.097006] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.097014] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.097020] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.097026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.097032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.097038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.101697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.101710] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   36.101716] Set control: cmd=0x980918 value=2
[   36.101986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.101998] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102004] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102183] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102312] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102322] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102327] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102511] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102522] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102527] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102723] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102734] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102740] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102874] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102889] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103021] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103031] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103036] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103162] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103170] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103176] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103385] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103395] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103400] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103540] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.011641] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.011647] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.011653] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.011659] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   35.011665] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.011671] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.011677] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   35.011683] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.011689] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.011695] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.011701] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.011707] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.011713] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.011720] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.011726] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.011735] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   35.011742] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.011747] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.011755] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   35.011761] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.011767] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.011773] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.011778] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.011785] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.011791] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.011799] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.011805] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.011811] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.011817] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.011824] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   35.011830] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   35.011837] ispvic_frame_channel_s_stream[2441]: streamon
[   35.011843] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.011849] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.011855] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   35.011861] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.011867] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.011874] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.011879] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.011887] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.011893] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.011899] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.011904] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.011910] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.011917] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.011924] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.011932] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.011939] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.011947] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.011955] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.011961] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.011966] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.011972] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.011979] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.011985] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   35.011991] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.011997] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.012003] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.012009] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.012021] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   35.012030] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   35.012094] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   35.012105] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.012112] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.012121] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.012127] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.012133] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   35.012139] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   35.012146] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   35.013154] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   35.013160] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   35.013165] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   35.013273] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013381] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.013388] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   35.013393] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.013399] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.013405] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.013411] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.013418] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.013424] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.013429] *** tx_vic_enable_irq: completed successfully ***
[   35.419944] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   35.419959] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   35.419965] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   35.419976] gc2053: s_stream called with enable=1
[   35.419983] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.419989] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.419995] gc2053: About to write streaming registers for interface 1
[   35.420001] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.420011] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.420330] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.420337] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.420346] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.429455] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.429468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.429475] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.429482] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.429489] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.429495] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.429502] gc2053: s_stream called with enable=1
[   35.429509] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.429515] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   35.429521] gc2053: About to write streaming registers for interface 1
[   35.429527] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   35.429537] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.429855] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.429862] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.429871] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   35.432231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   35.432243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   35.432249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.432256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   35.432262] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   35.432268] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   35.650273] ISP M0 device open called from pid 2388
[   35.650308] *** REFERENCE DRIVER IMPLEMENTATION ***
[   35.650315] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   35.650321] tisp_par_ioctl global variable set: 811a0000
[   35.650376] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   35.650383] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   35.650389] isp_core_tuning_init: Initializing tuning data structure
[   35.650408] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   35.650414] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   35.650420] *** SAFE: mode_flag properly initialized using struct member access ***
[   35.650426] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   35.650432] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   35.650438] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   35.650444] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.650452] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.650458] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.650463] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.650468] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.650492] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.650499] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   35.650505] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   35.650513] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   35.650519] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   35.650526] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   35.650895] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.650908] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.650915] Set control: cmd=0x980901 value=128
[   35.650981] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.650989] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.650995] Set control: cmd=0x98091b value=128
[   35.651055] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651063] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.651069] Set control: cmd=0x980902 value=128
[   35.651075] tisp_bcsh_saturation: saturation=128
[   35.651080] tiziano_bcsh_update: Updating BCSH parameters
[   35.651088]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.651093] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.651154] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651162] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.651168] Set control: cmd=0x980900 value=128
[   35.651244] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651252] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   35.651258] Set control: cmd=0x980901 value=128
[   35.651316] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.651324] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   35.651330] Set control: cmd=0x98091b value=128
[   35.652652] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.652666] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   35.652672] Set control: cmd=0x980902 value=128
[   35.652679] tisp_bcsh_saturation: saturation=128
[   35.652684] tiziano_bcsh_update: Updating BCSH parameters
[   35.652692]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   35.652697] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   35.652863] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.652873] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   35.652879] Set control: cmd=0x980900 value=128
[   35.653016] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653026] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653032] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653170] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653180] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653185] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653308] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.653318] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   35.653324] Set control: cmd=0x980914 value=0
[   35.653440] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.653450] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   35.653456] Set control: cmd=0x980915 value=0
[   35.653570] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.653578] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   35.653584] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   35.653718] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   35.653730] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   35.653736] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   35.653744] csi_video_s_stream: sd=8521b800, enable=0
[   35.653750] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   35.653758] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=0 ***
[   35.653764] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   35.653770] *** vic_core_s_stream: STREAM OFF ***
[   35.653779] gc2053: s_stream called with enable=0
[   35.653786] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.653792] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.653798] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.653807] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.654131] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.654138] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.654147] sensor_write: reg=0x3e val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.658284] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.658296] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.658302] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.658310] gc2053: Sensor hardware streaming stopped
[   35.658317] gc2053: s_stream called with enable=0
[   35.658324] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   35.658330] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   35.658336] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   35.658346] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.658665] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.658672] sensor_write_array: reg[1] 0xfe=0x00 OK
[   35.658681] sensor_write: reg=0x3e val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   35.659107] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.659116] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.659122] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.659128] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.659133] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.659257] sensor_write: reg=0x3e val=0x00 SUCCESS
[   35.659268] sensor_write_array: reg[2] 0x3e=0x00 OK
[   35.659275] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   35.659281] gc2053: Sensor hardware streaming stopped
[   35.659292] ISP IOCTL: cmd=0x800456d1 arg=0x7fe8abf0
[   35.659300] tx_isp_video_link_destroy: Destroying links for config 0
[   35.659307] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   35.659315] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   35.659322] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   35.659329] Set control: cmd=0x8000164 value=1
[   35.659337] ISP IOCTL: cmd=0x800456d0 arg=0x7fe8abf0
[   35.659342] TX_ISP_VIDEO_LINK_SETUP: config=0
[   35.659348] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   35.659354] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   35.659361] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   35.659367] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   35.659373] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   35.659380] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   35.659387] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   35.659393] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   35.659398] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   35.659405] csi_video_s_stream: sd=8521b800, enable=1
[   35.659412] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   35.659419] *** vic_core_s_stream: BINARY NINJA EXACT - sd=846f6000, enable=1 ***
[   35.659425] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   35.659430] *** vic_core_s_stream: STREAM ON ***
[   35.659436] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   35.659442] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   35.659448] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.659456] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   35.659463] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   35.659469] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   35.659474] *** STREAMING: Configuring CPM registers for VIC access ***
[   35.681412] STREAMING: CPM clocks configured for VIC access
[   35.681426] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   35.681432] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   35.681439] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   35.681445] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   35.681450] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   35.681456] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   35.681465] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   35.681472] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   35.681479] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   35.681484] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   35.681490] *** VIC unlock: Commands written, checking VIC status register ***
[   35.681497] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   35.681502] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   35.681508] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   35.681514] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   35.681520] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   35.681525] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   35.681598] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.681607] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   35.681614] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   35.681621] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   35.681627] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   35.681634] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   35.681640] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   35.681646] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   35.681652] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   35.681658] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   35.681664] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   35.681670] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   35.681676] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   35.681682] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   35.681688] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   35.681694] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   35.681700] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   35.681706] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   35.681712] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   35.681718] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.681725] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   35.681731] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   35.681740] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   35.681746] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   35.681752] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   35.681760] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   35.681766] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   35.681772] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   35.681777] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   35.681783] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   35.681789] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   35.681795] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.681803] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.681810] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   35.681816] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   35.681822] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.681828] ispvic_frame_channel_s_stream: arg1=846f6000, arg2=1
[   35.681834] ispvic_frame_channel_s_stream: s0 (vic_dev) = 846f6000
[   35.681840] ispvic_frame_channel_s_stream[2441]: streamon
[   35.681847] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.681853] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.681859] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   35.681864] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.681870] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.681877] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   35.681882] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.681890] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.681896] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.681902] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.681907] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.681913] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   35.681919] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.681927] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   35.681934] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   35.681942] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   35.681950] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   35.681958] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   35.681964] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   35.681969] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.681975] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.681982] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.681988] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   35.681994] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   35.681999] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.682006] ispvic_frame_channel_qbuf: arg1=846f6000, arg2=  (null)
[   35.682011] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   35.682024] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   35.682032] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   35.682096] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   35.682108] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   35.682114] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   35.682124] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   35.682130] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   35.682135] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   35.682141] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   35.682148] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   35.683156] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   35.683162] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   35.683168] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   35.683275] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.683383] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   35.683390] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   35.683396] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   35.683401] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.683407] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.683413] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.683420] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.683426] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.683432] *** tx_vic_enable_irq: completed successfully ***
[   36.088119] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   36.088134] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   36.088140] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   36.088151] gc2053: s_stream called with enable=1
[   36.088158] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   36.088164] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.088170] gc2053: About to write streaming registers for interface 1
[   36.088176] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.088186] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   36.088506] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.088514] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.088522] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   36.096164] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.096177] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.096184] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.096191] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.096197] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.096204] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.096210] gc2053: s_stream called with enable=1
[   36.096218] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   36.096223] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.096338] gc2053: About to write streaming registers for interface 1
[   36.096346] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.096356] sensor_write: reg=0xfe val=0x00, client=85567d00, adapter=i2c0, addr=0x37
[   36.096674] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.096682] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.096690] sensor_write: reg=0x3e val=0x91, client=85567d00, adapter=i2c0, addr=0x37
[   36.097006] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.097014] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.097020] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.097026] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.097032] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.097038] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.101697] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.101710] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   36.101716] Set control: cmd=0x980918 value=2
[   36.101986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.101998] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102004] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102183] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102312] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102322] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102327] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102511] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102522] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102527] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102723] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102734] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102740] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.102874] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.102884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.102889] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103021] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103031] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103036] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103162] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103170] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103176] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103385] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103395] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103400] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.103530] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.103540] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.103545] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.528601] *** FRAME CHANNEL OPEN: minor=54 ***
[   36.528613] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   36.528619] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   36.528626] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   36.528631] *** SAFE: Frame channel device stored in file->private_data ***
[   36.528637] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   36.528645] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   36.528664] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   36.528671] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   36.528679] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   36.529271] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   36.529282] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   36.529289] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   36.529295] Channel 0: Request 4 buffers, type=1 memory=2
[   36.529301] Channel 0: USERPTR mode - client will provide buffers
[   36.529307] Channel 0: USERPTR mode - 4 user buffers expected
[   36.529317] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85ffaf00 ***
[   36.529325] *** Channel 0: VIC active_buffer_count set to 4 ***
[   36.529330] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   36.529337] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   36.529361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.529369] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.529375] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.529381] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   36.529389] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   36.529396] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   36.529403] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.529410] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   36.529416] *** Channel 0: QBUF - Queue buffer index=0 ***
[   36.529422] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   36.529430] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   36.529436] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   36.529443] *** Channel 0: QBUF EVENT - No VIC callback ***
[   36.529450] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   36.529458] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   36.529466] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   36.529473] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaf00, vbm_buffer_count=1 ***
[   36.529480] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   36.529487] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   36.529494] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   36.529504] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.529511] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.529517] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.529523] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   36.529530] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   36.529537] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   36.529544] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.529551] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   36.529557] *** Channel 0: QBUF - Queue buffer index=1 ***
[   36.529563] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   36.529570] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   36.529576] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   36.529582] *** Channel 0: QBUF EVENT - No VIC callback ***
[   36.529589] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   36.529597] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   36.529604] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   36.529611] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaf00, vbm_buffer_count=2 ***
[   36.529618] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   36.529625] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   36.529631] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   36.529639] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.529646] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.529652] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.529658] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   36.529665] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   36.529673] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   36.529679] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.529687] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   36.529693] *** Channel 0: QBUF - Queue buffer index=2 ***
[   36.529699] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   36.529705] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   36.529711] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   36.529717] *** Channel 0: QBUF EVENT - No VIC callback ***
[   36.529724] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   36.529732] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   36.529739] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   36.529747] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaf00, vbm_buffer_count=3 ***
[   36.529753] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   36.529760] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   36.529766] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   36.529775] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.529781] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.529787] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.529793] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   36.529800] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   36.529807] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   36.529815] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.529821] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   36.529828] *** Channel 0: QBUF - Queue buffer index=3 ***
[   36.529833] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   36.529841] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   36.529847] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   36.529853] *** Channel 0: QBUF EVENT - No VIC callback ***
[   36.529859] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   36.529867] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   36.529875] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   36.529882] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaf00, vbm_buffer_count=4 ***
[   36.529889] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   36.529895] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   36.529901] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   36.529991] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   36.530000] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   36.530007] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   36.530014] Channel 0: STREAMON - Enqueuing buffers in driver
[   36.530020] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   36.535714] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.535727] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.535734] *** Channel 0: Frame completion wait ***
[   36.535739] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.535746] *** Channel 0: Frame wait returned 10 ***
[   36.535752] *** Channel 0: Frame was ready, consuming it ***
[   36.535854] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   36.535863] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   36.535869] *** Channel 0: DQBUF - dequeue buffer request ***
[   36.535875] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.535885] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   36.535892] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   36.535899] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   36.535915] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.535923] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.535929] *** Channel 0: Frame completion wait ***
[   36.535934] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.599632] *** FRAME CHANNEL OPEN: minor=53 ***
[   36.599644] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   36.599651] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   36.599657] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   36.599663] *** SAFE: Frame channel device stored in file->private_data ***
[   36.599669] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   36.599677] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   36.599694] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   36.599701] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   36.599710] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   36.600556] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   36.600567] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   36.600573] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   36.600580] Channel 1: Request 2 buffers, type=1 memory=2
[   36.600586] Channel 1: USERPTR mode - client will provide buffers
[   36.600592] Channel 1: USERPTR mode - 2 user buffers expected
[   36.600602] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85ffaa80 ***
[   36.600609] *** Channel 1: VIC active_buffer_count set to 2 ***
[   36.600615] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   36.600621] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   36.600635] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.600643] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.600649] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.600655] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   36.600663] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   36.600670] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   36.600677] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.600684] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   36.600690] *** Channel 1: QBUF - Queue buffer index=0 ***
[   36.600696] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   36.600704] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   36.600711] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   36.600719] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   36.600727] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   36.600734] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=1 ***
[   36.600741] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   36.600747] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   36.600755] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   36.600765] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.600771] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.600777] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.600783] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   36.600791] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   36.600798] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   36.600805] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.600811] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   36.600818] *** Channel 1: QBUF - Queue buffer index=1 ***
[   36.600824] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   36.600831] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   36.600837] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   36.600845] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   36.600853] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   36.600861] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=2 ***
[   36.600867] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   36.600874] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   36.600880] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   36.600972] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   36.600982] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   36.600989] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   36.600995] Channel 1: STREAMON - Enqueuing buffers in driver
[   36.601001] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   36.606347] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.606361] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.606367] *** Channel 1: Frame completion wait ***
[   36.606373] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.606380] *** Channel 1: Frame wait returned 10 ***
[   36.606385] *** Channel 1: Frame was ready, consuming it ***
[   36.606452] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   36.606459] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   36.606466] *** Channel 1: DQBUF - dequeue buffer request ***
[   36.606472] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.606482] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   36.606489] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   36.606495] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   36.606511] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.606517] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.606523] *** Channel 1: Frame completion wait ***
[   36.606529] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.631510] *** Channel 0: Frame wait returned 0 ***
[   36.631522] *** Channel 0: Frame wait timeout/error, generating frame ***
[   36.631544] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.631552] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.631558] *** Channel 0: Frame completion wait ***
[   36.631564] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.631570] *** Channel 0: Frame wait returned 10 ***
[   36.631575] *** Channel 0: Frame was ready, consuming it ***
[   36.631583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.631590] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.631595] *** Channel 0: Frame completion wait ***
[   36.631601] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.659477] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.659489] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.659496] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.659501] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.659507] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.701505] *** Channel 1: Frame wait returned 0 ***
[   36.701517] *** Channel 1: Frame wait timeout/error, generating frame ***
[   36.701540] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.701547] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.701554] *** Channel 1: Frame completion wait ***
[   36.701559] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.701565] *** Channel 1: Frame wait returned 10 ***
[   36.701571] *** Channel 1: Frame was ready, consuming it ***
[   36.701579] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.701585] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.701591] *** Channel 1: Frame completion wait ***
[   36.701597] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.731493] *** Channel 0: DQBUF wait returned 0 ***
[   36.731505] *** Channel 0: DQBUF timeout, generating frame ***
[   36.731513] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   36.731552] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.731560] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.731567] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.731572] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.731577] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.731696] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   36.731706] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   36.731713] *** Channel 0: DQBUF - dequeue buffer request ***
[   36.731719] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.731728] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   36.731735] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   36.731741] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   36.731760] *** Channel 0: Frame wait returned 0 ***
[   36.731767] *** Channel 0: Frame wait timeout/error, generating frame ***
[   36.731779] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.731786] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.731792] *** Channel 0: Frame completion wait ***
[   36.731798] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.731804] *** Channel 0: Frame wait returned 10 ***
[   36.731809] *** Channel 0: Frame was ready, consuming it ***
[   36.731817] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.731823] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.731829] *** Channel 0: Frame completion wait ***
[   36.731835] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.740524] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.740537] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.740543] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.740550] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   36.740557] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   36.740565] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   36.740572] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.740579] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   36.740585] *** Channel 0: QBUF - Queue buffer index=0 ***
[   36.740591] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   36.740599] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   36.740605] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   36.740612] *** Channel 0: QBUF EVENT - No VIC callback ***
[   36.740619] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   36.740627] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   36.740635] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   36.740643] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaf00, vbm_buffer_count=4 ***
[   36.740649] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   36.740656] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   36.740667] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   36.740731] *** Channel 0: Frame wait returned 10 ***
[   36.740738] *** Channel 0: Frame was ready, consuming it ***
[   36.740751] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.740757] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.740764] *** Channel 0: Frame completion wait ***
[   36.740769] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.801509] *** Channel 1: DQBUF wait returned 0 ***
[   36.801520] *** Channel 1: DQBUF timeout, generating frame ***
[   36.801529] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   36.801636] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   36.801645] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   36.801651] *** Channel 1: DQBUF - dequeue buffer request ***
[   36.801657] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.801667] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85e03400 (name=gc2053) ***
[   36.801673] *** tx_isp_get_sensor: Found real sensor: 85e03400 ***
[   36.801680] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   36.801695] *** Channel 1: Frame wait returned 0 ***
[   36.801702] *** Channel 1: Frame wait timeout/error, generating frame ***
[   36.801713] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.801721] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.801727] *** Channel 1: Frame completion wait ***
[   36.801733] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.801739] *** Channel 1: Frame wait returned 10 ***
[   36.801744] *** Channel 1: Frame was ready, consuming it ***
[   36.801752] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.801759] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.801764] *** Channel 1: Frame completion wait ***
[   36.801770] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.803381] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   36.803395] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   36.803401] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   36.803407] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   36.803415] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   36.803422] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   36.803429] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   36.803436] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   36.803443] *** Channel 1: QBUF - Queue buffer index=0 ***
[   36.803448] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   36.803456] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   36.803463] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   36.803471] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   36.803479] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   36.803487] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85ffaa80, vbm_buffer_count=2 ***
[   36.803494] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   36.803501] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   36.803513] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   36.803577] *** Channel 1: Frame wait returned 10 ***
[   36.803585] *** Channel 1: Frame was ready, consuming it ***
[   36.803597] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.803603] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.803610] *** Channel 1: Frame completion wait ***
[   36.803615] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   36.831567] *** Channel 0: Frame wait returned 0 ***
[   36.831593] *** Channel 0: Frame wait timeout/error, generating frame ***
[   36.831617] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.831624] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.831631] *** Channel 0: Frame completion wait ***
[   36.831636] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   36.831643] *** Channel 0: Frame wait returned 10 ***
[   36.831648] *** Channel 0: Frame was ready, consuming it ***
[   36.831656] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   36.831663] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   36.831668] *** Channel 0: Frame completion wait ***
[   36.831674] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   7 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   4 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   5 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp     100.000MHz  enable   1 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz disable   0 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz  enable   1 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   44 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
