<stg><name>run_PE</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %ki = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %p_read_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %output_reg = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %output_temp_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_temp_0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:4 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %output_buf5, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:5 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_14, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:8 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_12, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:9 %tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %p_read_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %store_ln55 = store i2 0, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln55 = br void %VITIS_LOOP_57_2.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_2.i:0 %ki_3 = load i2 %ki

]]></Node>
<StgValue><ssdm name="ki_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:1 %shl_ln61 = shl i2 %ki_3, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln61"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:2 %icmp_ln55 = icmp_eq  i2 %ki_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_57_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:4 %add_ln55 = add i2 %ki_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_57_2.i:5 %br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_57_2.split.i, void %VITIS_LOOP_68_4.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_2.split.i:0 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_57_2.split.i:1 %br_ln57 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:0 %ki_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:1 %store_ln65 = store i2 0, i2 %ki_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:2 %br_ln65 = br void %VITIS_LOOP_68_4.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i:0 %ci = phi i2 %add_ln57, void %for.inc.split.i, i2 0, void %VITIS_LOOP_57_2.split.i

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="2">
<![CDATA[
for.inc.i:1 %zext_ln59 = zext i2 %ci

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:2 %add_ln59 = add i3 %tmp, i3 %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i:3 %zext_ln59_1 = zext i3 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_buf1_addr = getelementptr i8 %input_buf1, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="input_buf1_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:5 %input_buf_12_addr = getelementptr i8 %input_buf_12, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="input_buf_12_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:6 %weight_buf3_addr = getelementptr i8 %weight_buf3, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="weight_buf3_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %weight_buf_14_addr = getelementptr i8 %weight_buf_14, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="weight_buf_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:8 %add_ln61 = add i2 %shl_ln61, i2 %ci

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i:9 %zext_ln61 = zext i2 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:10 %output_reg_addr = getelementptr i16 %output_reg, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="output_reg_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:11 %icmp_ln57 = icmp_eq  i2 %ci, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:12 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:13 %add_ln57 = add i2 %ci, i2 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:14 %br_ln57 = br i1 %icmp_ln57, void %for.inc.split.i, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:1 %input_buf1_load = load i3 %input_buf1_addr

]]></Node>
<StgValue><ssdm name="input_buf1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:2 %input_buf_12_load = load i3 %input_buf_12_addr

]]></Node>
<StgValue><ssdm name="input_buf_12_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:5 %weight_buf3_load = load i3 %weight_buf3_addr

]]></Node>
<StgValue><ssdm name="weight_buf3_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:6 %weight_buf_14_load = load i3 %weight_buf_14_addr

]]></Node>
<StgValue><ssdm name="weight_buf_14_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.i:0 %store_ln55 = store i2 %add_ln55, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:1 %br_ln55 = br void %VITIS_LOOP_57_2.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:1 %input_buf1_load = load i3 %input_buf1_addr

]]></Node>
<StgValue><ssdm name="input_buf1_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:2 %input_buf_12_load = load i3 %input_buf_12_addr

]]></Node>
<StgValue><ssdm name="input_buf_12_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="2">
<![CDATA[
for.inc.split.i:3 %data = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %input_buf1_load, i8 %input_buf_12_load, i2 %ki_3

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split.i:4 %sext_ln32 = sext i8 %data

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:5 %weight_buf3_load = load i3 %weight_buf3_addr

]]></Node>
<StgValue><ssdm name="weight_buf3_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:6 %weight_buf_14_load = load i3 %weight_buf_14_addr

]]></Node>
<StgValue><ssdm name="weight_buf_14_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="2">
<![CDATA[
for.inc.split.i:7 %weight = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %weight_buf3_load, i8 %weight_buf_14_load, i2 %ki_3

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split.i:8 %sext_ln33 = sext i8 %weight

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split.i:9 %mul_ln61 = mul i16 %sext_ln33, i16 %sext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
for.inc.split.i:10 %store_ln61 = store i16 %mul_ln61, i2 %output_reg_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:11 %br_ln57 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i:0 %ki_4 = load i2 %ki_1

]]></Node>
<StgValue><ssdm name="ki_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:1 %zext_ln65 = zext i2 %ki_4

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:2 %shl_ln77 = shl i2 %ki_4, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln77"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:3 %zext_ln77 = zext i2 %shl_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_4.i:4 %output_buf5_addr = getelementptr i32 %output_buf5, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="output_buf5_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:5 %icmp_ln65 = icmp_eq  i2 %ki_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_68_4.i:6 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:7 %add_ln65 = add i2 %ki_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i:8 %br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_68_4.split.i, void %run_PE.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_4.split.i:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_68_4.split.i:1 %br_ln68 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
run_PE.exit:0 %ret_ln125 = ret

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc37.i:0 %ci_1 = phi i2 %add_ln68, void %for.inc37.split.i, i2 0, void %VITIS_LOOP_68_4.split.i

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
for.inc37.i:1 %sum = phi i17 %sum_1, void %for.inc37.split.i, i17 0, void %VITIS_LOOP_68_4.split.i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:2 %add_ln70 = add i2 %shl_ln77, i2 %ci_1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="2">
<![CDATA[
for.inc37.i:3 %zext_ln70 = zext i2 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:4 %output_reg_addr_1 = getelementptr i16 %output_reg, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="output_reg_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:5 %icmp_ln68 = icmp_eq  i2 %ci_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.i:6 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:7 %add_ln68 = add i2 %ci_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i:8 %br_ln68 = br i1 %icmp_ln68, void %for.inc37.split.i, void %for.inc53.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="2">
<![CDATA[
for.inc37.split.i:1 %output_reg_load = load i2 %output_reg_addr_1

]]></Node>
<StgValue><ssdm name="output_reg_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.i:1 %output_temp_0_addr = getelementptr i32 %output_temp_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="output_temp_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1">
<![CDATA[
for.inc53.i:2 %temp = load i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.i:6 %store_ln65 = store i2 %add_ln65, i2 %ki_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.split.i:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="2">
<![CDATA[
for.inc37.split.i:1 %output_reg_load = load i2 %output_reg_addr_1

]]></Node>
<StgValue><ssdm name="output_reg_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="16">
<![CDATA[
for.inc37.split.i:2 %output_reg_load_cast1_i = sext i16 %output_reg_load

]]></Node>
<StgValue><ssdm name="output_reg_load_cast1_i"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc37.split.i:3 %sum_1 = add i17 %output_reg_load_cast1_i, i17 %sum

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc37.split.i:4 %br_ln68 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="17">
<![CDATA[
for.inc53.i:0 %sext_ln68 = sext i17 %sum

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1">
<![CDATA[
for.inc53.i:2 %temp = load i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.i:3 %add_ln75 = add i32 %temp, i32 %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc53.i:4 %store_ln75 = store i32 %add_ln75, i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.inc53.i:5 %store_ln77 = store i32 %add_ln75, i2 %output_buf5_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.i:7 %br_ln65 = br void %VITIS_LOOP_68_4.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
