// Seed: 483482205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wor id_1;
  parameter id_5 = -1;
  assign module_1.id_2 = 0;
  assign id_1 = -1;
  logic id_6;
  logic id_7;
  ;
endmodule
program module_1 #(
    parameter id_19 = 32'd4,
    parameter id_8  = 32'd71
) (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input uwire id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    input wire id_7,
    input supply0 _id_8[1 : 1 'b0],
    input uwire id_9[-1 : -1 'd0],
    input wor id_10[~  1 'b0 : -1],
    output tri id_11,
    input tri id_12,
    output tri0 id_13
);
  wire ["" : 1] id_15, id_16, id_17, id_18, _id_19;
  wire id_20;
  logic id_21 = ~id_12;
  wire [id_19 : id_8] id_22;
  module_0 modCall_1 (
      id_21,
      id_15,
      id_21,
      id_17
  );
endprogram
