FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * psr.h: This file holds the macros for masking off various parts of
 *        the processor status register on the Sparc. This is valid
 *        for Version 8. On the V9 this is renamed to the PSTATE
 *        register and its members are accessed as fields like
 *        PSTATE.PRIV for the current CPU privilege level.
 *
 * Copyright (C) 1994 David S. Miller (davem@caip.rutgers.edu)
 */
#ifndef __LINUX_SPARC_PSR_H
#define __LINUX_SPARC_PSR_H

#include <uapi/asm/psr.h>


#ifndef __ASSEMBLY__
/* Get the %psr register. */
static inline unsigned int get_psr(void)
{
	unsigned int psr;
	__asm__ __volatile__(
		"rd	%%psr, %0\n\t"
		"nop\n\t"
		"nop\n\t"
		"nop\n\t"
	: "=r" (psr)
	: /* no inputs */
/* bench 20383.2.0 91afa1699ee0 */
/* bench 20383.2.1 907d9eecda5d */
/* bench 20383.2.2 cded29615650 */
/* bench 20383.2.3 97d48018bfcf */
/* bench 20383.2.4 5118830e6502 */
/* bench 20383.2.5 25d384d2724d */
/* bench 20383.2.6 3831342f151e */
/* bench 20383.2.7 8d7a1724ea1f */
/* bench 20383.2.8 81d0236baa84 */
	: "memory");

	return psr;
}

static inline void put_psr(unsigned int new_psr)
{
	__asm__ __volatile__(
		"wr	%0, 0x0, %%psr\n\t"
		"nop\n\t"
		"nop\n\t"
		"nop\n\t"
	: /* no outputs */
	: "r" (new_psr)
	: "memory", "cc");
}

/* Get the %fsr register.  Be careful, make sure the floating point
 * enable bit is set in the %psr when you execute this or you will
 * incur a trap.
 */

extern unsigned int fsr_storage;

static inline unsigned int get_fsr(void)
{
	unsigned int fsr = 0;

	__asm__ __volatile__(
		"st	%%fsr, %1\n\t"
		"ld	%1, %0\n\t"
	: "=r" (fsr)
/* bench 17474.1.0 570ad4e4d075 */
/* bench 17474.1.1 85af7ab4310b */
/* bench 17474.1.2 8002461b54af */
/* bench 17474.1.3 0da595ade441 */
/* bench 17474.1.4 a60a35cc9d5d */
/* bench 17474.1.5 337d5cc1ad7f */
/* bench 17474.1.6 76818d5c8f9c */
	return fsr;
}

#endif /* !(__ASSEMBLY__) */

/* bench 17583.2.0 0f825658038d */
/* bench 17583.2.1 336f7c2e6d66 */
/* bench 17583.2.2 4ca494939054 */
/* bench 17583.2.3 9012fb1fa960 */
/* bench 17583.2.4 5165b479fee1 */
/* bench 17583.2.5 7bfd09a9b17d */
/* bench 17583.2.6 4faf1d6148d1 */
/* bench 17583.2.7 b488f658073a */
/* bench 17583.2.8 ea0add2d5cf0 */
/* bench 17583.2.9 41fc88d19dd1 */
/* bench 17583.2.10 fcf848062af0 */
/* bench 17583.2.11 981079f8db1f */
/* bench 17583.2.12 43c2ef179726 */
