

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:47:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_36 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       11|       11|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem23 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul21 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_1_2 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_1_3 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_1_4 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_5 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_6 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_1_7 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_8 = alloca i32 1"   --->   Operation 16 'alloca' 'arg1_r_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_9 = alloca i32 1"   --->   Operation 17 'alloca' 'arg1_r_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_10 = alloca i32 1"   --->   Operation 18 'alloca' 'arg1_r_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_1_11 = alloca i32 1"   --->   Operation 19 'alloca' 'arg1_r_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17"   --->   Operation 20 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i62 %sext_ln17_read"   --->   Operation 21 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul21"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem23"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phi_urem23_load = load i4 %phi_urem23" [d3.cpp:17]   --->   Operation 27 'load' 'phi_urem23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [d3.cpp:17]   --->   Operation 28 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i_5, i4 10" [d3.cpp:17]   --->   Operation 29 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %i_5, i4 1" [d3.cpp:17]   --->   Operation 30 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %VITIS_LOOP_23_1.exitStub" [d3.cpp:17]   --->   Operation 31 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul21_load = load i8 %phi_mul21" [d3.cpp:17]   --->   Operation 32 'load' 'phi_mul21_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%add_ln17_1 = add i8 %phi_mul21_load, i8 22" [d3.cpp:17]   --->   Operation 33 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i4 %phi_urem23_load" [d3.cpp:17]   --->   Operation 34 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul21_load, i32 6, i32 7" [d3.cpp:19]   --->   Operation 35 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln17, void %arrayidx2.case.2, i2 0, void %arrayidx2.case.0, i2 1, void %arrayidx2.case.1" [d3.cpp:19]   --->   Operation 36 'switch' 'switch_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.73>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch55, i2 0, void %arrayidx2.case.1.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.1.arrayidx2.exit_crit_edge7, i2 2, void %branch54" [d3.cpp:19]   --->   Operation 37 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1)> <Delay = 0.73>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch27, i2 0, void %arrayidx2.case.0.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.0.arrayidx2.exit_crit_edge8, i2 2, void %branch26" [d3.cpp:19]   --->   Operation 38 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0)> <Delay = 0.73>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln19 = switch i2 %trunc_ln1, void %branch83, i2 0, void %arrayidx2.case.2.arrayidx2.exit_crit_edge, i2 1, void %arrayidx2.case.2.arrayidx2.exit_crit_edge6, i2 2, void %branch82" [d3.cpp:19]   --->   Operation 39 'switch' 'switch_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln17_2 = add i4 %phi_urem23_load, i4 1" [d3.cpp:17]   --->   Operation 40 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln17_1 = icmp_ult  i4 %add_ln17_2, i4 3" [d3.cpp:17]   --->   Operation 41 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln17 = select i1 %icmp_ln17_1, i4 %add_ln17_2, i4 0" [d3.cpp:17]   --->   Operation 42 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %add_ln17, i4 %i" [d3.cpp:17]   --->   Operation 43 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln17 = store i8 %add_ln17_1, i8 %phi_mul21" [d3.cpp:17]   --->   Operation 44 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln17 = store i4 %select_ln17, i4 %phi_urem23" [d3.cpp:17]   --->   Operation 45 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [d3.cpp:17]   --->   Operation 46 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%arg1_r_1_7_load = load i32 %arg1_r_1_7"   --->   Operation 47 'load' 'arg1_r_1_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%arg1_r_1_11_load = load i32 %arg1_r_1_11"   --->   Operation 48 'load' 'arg1_r_1_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i32 %arg1_r_1_7_load"   --->   Operation 49 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_1_11_load"   --->   Operation 50 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17_cast" [d3.cpp:17]   --->   Operation 52 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:17]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d3.cpp:17]   --->   Operation 55 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (7.30ns)   --->   "%arg1_r_1_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [d3.cpp:19]   --->   Operation 56 'read' 'arg1_r_1_13' <Predicate = (!icmp_ln17)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_6" [d3.cpp:19]   --->   Operation 57 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 58 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_5" [d3.cpp:19]   --->   Operation 59 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_4" [d3.cpp:19]   --->   Operation 61 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_7" [d3.cpp:19]   --->   Operation 63 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 64 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_2" [d3.cpp:19]   --->   Operation 65 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 66 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_1" [d3.cpp:19]   --->   Operation 67 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 68 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1" [d3.cpp:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_3" [d3.cpp:19]   --->   Operation 71 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 72 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 == 0 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_10" [d3.cpp:19]   --->   Operation 73 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 74 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_9" [d3.cpp:19]   --->   Operation 75 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_8" [d3.cpp:19]   --->   Operation 77 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 78 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln19 = store i32 %arg1_r_1_13, i32 %arg1_r_1_11" [d3.cpp:19]   --->   Operation 79 'store' 'store_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [d3.cpp:19]   --->   Operation 80 'br' 'br_ln19' <Predicate = (!icmp_ln17 & trunc_ln17 != 0 & trunc_ln17 != 1 & trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_1_load = load i32 %arg1_r_1"   --->   Operation 81 'load' 'arg1_r_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_1_1_load = load i32 %arg1_r_1_1"   --->   Operation 82 'load' 'arg1_r_1_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_1_2_load = load i32 %arg1_r_1_2"   --->   Operation 83 'load' 'arg1_r_1_2_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_1_3_load = load i32 %arg1_r_1_3"   --->   Operation 84 'load' 'arg1_r_1_3_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_1_4_load = load i32 %arg1_r_1_4"   --->   Operation 85 'load' 'arg1_r_1_4_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_1_5_load = load i32 %arg1_r_1_5"   --->   Operation 86 'load' 'arg1_r_1_5_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_1_6_load = load i32 %arg1_r_1_6"   --->   Operation 87 'load' 'arg1_r_1_6_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_1_8_load = load i32 %arg1_r_1_8"   --->   Operation 88 'load' 'arg1_r_1_8_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_1_9_load = load i32 %arg1_r_1_9"   --->   Operation 89 'load' 'arg1_r_1_9_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_1_10_load = load i32 %arg1_r_1_10"   --->   Operation 90 'load' 'arg1_r_1_10_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %arg1_r_2_3_0283_out, i31 %empty_32"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_2_0282_out, i32 %arg1_r_1_10_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_1_0281_out, i32 %arg1_r_1_9_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_0_0280_out, i32 %arg1_r_1_8_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %arg1_r_1_3_0279_out, i31 %empty"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_2_0278_out, i32 %arg1_r_1_6_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_1_0277_out, i32 %arg1_r_1_5_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_0_0276_out, i32 %arg1_r_1_4_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_0275_out, i32 %arg1_r_1_3_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_226_0274_out, i32 %arg1_r_1_2_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_125_0273_out, i32 %arg1_r_1_1_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_0_0272_out, i32 %arg1_r_1_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_3_0283_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_2_0282_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_1_0281_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_2_0_0280_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_3_0279_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_2_0278_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_1_0277_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_1_0_0276_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_3_0275_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_226_0274_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_125_0273_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg1_r_0_0272_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem23             (alloca           ) [ 010]
phi_mul21              (alloca           ) [ 010]
i                      (alloca           ) [ 010]
arg1_r_1               (alloca           ) [ 011]
arg1_r_1_1             (alloca           ) [ 011]
arg1_r_1_2             (alloca           ) [ 011]
arg1_r_1_3             (alloca           ) [ 011]
arg1_r_1_4             (alloca           ) [ 011]
arg1_r_1_5             (alloca           ) [ 011]
arg1_r_1_6             (alloca           ) [ 011]
arg1_r_1_7             (alloca           ) [ 011]
arg1_r_1_8             (alloca           ) [ 011]
arg1_r_1_9             (alloca           ) [ 011]
arg1_r_1_10            (alloca           ) [ 011]
arg1_r_1_11            (alloca           ) [ 011]
sext_ln17_read         (read             ) [ 000]
sext_ln17_cast         (sext             ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
phi_urem23_load        (load             ) [ 000]
i_5                    (load             ) [ 000]
icmp_ln17              (icmp             ) [ 011]
add_ln17               (add              ) [ 000]
br_ln17                (br               ) [ 000]
phi_mul21_load         (load             ) [ 000]
add_ln17_1             (add              ) [ 000]
trunc_ln17             (trunc            ) [ 011]
trunc_ln1              (partselect       ) [ 011]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
switch_ln19            (switch           ) [ 000]
add_ln17_2             (add              ) [ 000]
icmp_ln17_1            (icmp             ) [ 000]
select_ln17            (select           ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
store_ln17             (store            ) [ 000]
br_ln17                (br               ) [ 000]
arg1_r_1_7_load        (load             ) [ 000]
arg1_r_1_11_load       (load             ) [ 000]
empty                  (trunc            ) [ 000]
empty_32               (trunc            ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
speclooptripcount_ln17 (speclooptripcount) [ 000]
specloopname_ln17      (specloopname     ) [ 000]
arg1_r_1_13            (read             ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
store_ln19             (store            ) [ 000]
br_ln19                (br               ) [ 000]
arg1_r_1_load          (load             ) [ 000]
arg1_r_1_1_load        (load             ) [ 000]
arg1_r_1_2_load        (load             ) [ 000]
arg1_r_1_3_load        (load             ) [ 000]
arg1_r_1_4_load        (load             ) [ 000]
arg1_r_1_5_load        (load             ) [ 000]
arg1_r_1_6_load        (load             ) [ 000]
arg1_r_1_8_load        (load             ) [ 000]
arg1_r_1_9_load        (load             ) [ 000]
arg1_r_1_10_load       (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_3_0283_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_3_0283_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_2_2_0282_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_0282_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_2_1_0281_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0281_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_2_0_0280_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0280_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_1_3_0279_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_3_0279_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_1_2_0278_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_0278_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_1_0277_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0277_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_1_0_0276_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0276_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_3_0275_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_0275_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_226_0274_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_226_0274_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_125_0273_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_125_0273_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg1_r_0_0272_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0272_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="phi_urem23_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem23/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="phi_mul21_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul21/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_1_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_1_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_1_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_1_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_1_5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_1_6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_1_7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_1_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_1_9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_9/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_1_10_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_10/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_1_11_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_11/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln17_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="62" slack="0"/>
<pin id="156" dir="0" index="1" bw="62" slack="0"/>
<pin id="157" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_1_13_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_13/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="31" slack="0"/>
<pin id="168" dir="0" index="2" bw="31" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln0_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="write_ln0_write_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="31" slack="0"/>
<pin id="196" dir="0" index="2" bw="31" slack="0"/>
<pin id="197" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln0_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln0_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln0_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln0_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln0_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln0_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln17_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="62" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="phi_urem23_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem23_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_5_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln17_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln17_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="phi_mul21_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul21_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln17_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln17_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="0" index="3" bw="4" slack="0"/>
<pin id="304" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln17_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln17_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln17_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln17_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln17_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln17_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="arg1_r_1_7_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_7_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="arg1_r_1_11_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_11_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="empty_32_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mem_addr_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="62" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln19_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln19_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln19_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln19_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln19_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln19_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln19_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln19_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln19_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln19_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln19_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln19_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="arg1_r_1_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_load/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="arg1_r_1_1_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_1_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="arg1_r_1_2_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_2_load/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="arg1_r_1_3_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_3_load/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="arg1_r_1_4_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_4_load/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="arg1_r_1_5_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_5_load/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="arg1_r_1_6_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_6_load/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="arg1_r_1_8_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_8_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="arg1_r_1_9_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_9_load/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="arg1_r_1_10_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_10_load/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="phi_urem23_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem23 "/>
</bind>
</comp>

<comp id="473" class="1005" name="phi_mul21_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul21 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="487" class="1005" name="arg1_r_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="arg1_r_1_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="arg1_r_1_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="arg1_r_1_3_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="arg1_r_1_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_4 "/>
</bind>
</comp>

<comp id="517" class="1005" name="arg1_r_1_5_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_5 "/>
</bind>
</comp>

<comp id="523" class="1005" name="arg1_r_1_6_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_6 "/>
</bind>
</comp>

<comp id="529" class="1005" name="arg1_r_1_7_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="arg1_r_1_8_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_8 "/>
</bind>
</comp>

<comp id="541" class="1005" name="arg1_r_1_9_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_9 "/>
</bind>
</comp>

<comp id="547" class="1005" name="arg1_r_1_10_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_10 "/>
</bind>
</comp>

<comp id="553" class="1005" name="arg1_r_1_11_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_11 "/>
</bind>
</comp>

<comp id="559" class="1005" name="sext_ln17_cast_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_cast "/>
</bind>
</comp>

<comp id="564" class="1005" name="icmp_ln17_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln17_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="1"/>
<pin id="570" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="572" class="1005" name="trunc_ln1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="2" slack="1"/>
<pin id="574" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="88" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="92" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="92" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="92" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="92" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="92" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="92" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="154" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="271" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="268" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="313"><net_src comp="268" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="280" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="289" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="321" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="360" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="370"><net_src comp="160" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="160" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="160" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="160" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="160" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="160" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="160" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="160" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="160" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="160" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="160" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="160" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="437"><net_src comp="434" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="441"><net_src comp="438" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="469"><net_src comp="94" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="476"><net_src comp="98" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="483"><net_src comp="102" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="490"><net_src comp="106" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="496"><net_src comp="110" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="502"><net_src comp="114" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="508"><net_src comp="118" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="514"><net_src comp="122" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="520"><net_src comp="126" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="526"><net_src comp="130" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="532"><net_src comp="134" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="538"><net_src comp="138" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="544"><net_src comp="142" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="550"><net_src comp="146" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="556"><net_src comp="150" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="562"><net_src comp="249" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="567"><net_src comp="274" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="295" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="299" pin="4"/><net_sink comp="572" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arg1_r_2_3_0283_out | {2 }
	Port: arg1_r_2_2_0282_out | {2 }
	Port: arg1_r_2_1_0281_out | {2 }
	Port: arg1_r_2_0_0280_out | {2 }
	Port: arg1_r_1_3_0279_out | {2 }
	Port: arg1_r_1_2_0278_out | {2 }
	Port: arg1_r_1_1_0277_out | {2 }
	Port: arg1_r_1_0_0276_out | {2 }
	Port: arg1_r_3_0275_out | {2 }
	Port: arg1_r_226_0274_out | {2 }
	Port: arg1_r_125_0273_out | {2 }
	Port: arg1_r_0_0272_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : mem | {2 }
	Port: fiat_25519_carry_square_Pipeline_ARRAY_1_READ : sext_ln17 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem23_load : 1
		i_5 : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		phi_mul21_load : 1
		add_ln17_1 : 2
		trunc_ln17 : 2
		trunc_ln1 : 2
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		switch_ln19 : 3
		add_ln17_2 : 2
		icmp_ln17_1 : 3
		select_ln17 : 4
		store_ln17 : 3
		store_ln17 : 3
		store_ln17 : 5
	State 2
		empty : 1
		empty_32 : 1
		arg1_r_1_13 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		store_ln19 : 1
		write_ln0 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln17_fu_280      |    0    |    12   |
|    add   |      add_ln17_1_fu_289     |    0    |    15   |
|          |      add_ln17_2_fu_309     |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln17_fu_274      |    0    |    12   |
|          |     icmp_ln17_1_fu_315     |    0    |    12   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln17_fu_321     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln17_read_read_fu_154 |    0    |    0    |
|          |   arg1_r_1_13_read_fu_160  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_165   |    0    |    0    |
|          |   write_ln0_write_fu_172   |    0    |    0    |
|          |   write_ln0_write_fu_179   |    0    |    0    |
|          |   write_ln0_write_fu_186   |    0    |    0    |
|          |   write_ln0_write_fu_193   |    0    |    0    |
|   write  |   write_ln0_write_fu_200   |    0    |    0    |
|          |   write_ln0_write_fu_207   |    0    |    0    |
|          |   write_ln0_write_fu_214   |    0    |    0    |
|          |   write_ln0_write_fu_221   |    0    |    0    |
|          |   write_ln0_write_fu_228   |    0    |    0    |
|          |   write_ln0_write_fu_235   |    0    |    0    |
|          |   write_ln0_write_fu_242   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln17_cast_fu_249   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln17_fu_295     |    0    |    0    |
|   trunc  |        empty_fu_350        |    0    |    0    |
|          |       empty_32_fu_355      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln1_fu_299      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    67   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  arg1_r_1_10_reg_547 |   32   |
|  arg1_r_1_11_reg_553 |   32   |
|  arg1_r_1_1_reg_493  |   32   |
|  arg1_r_1_2_reg_499  |   32   |
|  arg1_r_1_3_reg_505  |   32   |
|  arg1_r_1_4_reg_511  |   32   |
|  arg1_r_1_5_reg_517  |   32   |
|  arg1_r_1_6_reg_523  |   32   |
|  arg1_r_1_7_reg_529  |   32   |
|  arg1_r_1_8_reg_535  |   32   |
|  arg1_r_1_9_reg_541  |   32   |
|   arg1_r_1_reg_487   |   32   |
|       i_reg_480      |    4   |
|   icmp_ln17_reg_564  |    1   |
|   phi_mul21_reg_473  |    8   |
|  phi_urem23_reg_466  |    4   |
|sext_ln17_cast_reg_559|   64   |
|  trunc_ln17_reg_568  |    2   |
|   trunc_ln1_reg_572  |    2   |
+----------------------+--------+
|         Total        |   469  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   469  |    -   |
+-----------+--------+--------+
|   Total   |   469  |   67   |
+-----------+--------+--------+
