-------------------------------------------------------------------------------
Library IEEE;
use IEEE.std_logic_1164.all;
-------------------------------------------------------------------------------
entity circuito_prueba is
port(
		CLK : in std_logic;
		hex0,hex1,hex2,hex3,hex4,hex5,hex6);