Startpoint: _20588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _20588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    0.0329    0.2749    0.2749 ^ _20588_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.0017                                 cntlr.core.CPU_Xreg_value_a5[17][0] (net)
                    0.0329    0.0000    0.2749 ^ _21686_/D (sky130_fd_sc_hd__dfxtp_1)
                                        0.2749   data arrival time

                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ _21686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.0346   -0.0346   library hold time
                                       -0.0346   data required time
-------------------------------------------------------------------------------------
                                       -0.0346   data required time
                                       -0.2749   data arrival time
-------------------------------------------------------------------------------------
                                        0.3096   slack (MET)


Startpoint: _21814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _21814_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    2.5754    2.0649    2.0649 ^ _21814_/Q (sky130_fd_sc_hd__dfxtp_1)
   113    0.2794                                 cntlr.core.CPU_reset_a3 (net)
                    2.5754    0.0000    2.0649 ^ _16633_/A (sky130_fd_sc_hd__clkinv_1)
                    8.0446   10.0287   12.0936 v _16633_/Y (sky130_fd_sc_hd__clkinv_1)
   913    1.4816                                 _2052_ (net)
                    8.0446    0.0000   12.0936 v _18710_/B (sky130_fd_sc_hd__nand3_1)
                    0.9528    1.5816   13.6752 ^ _18710_/Y (sky130_fd_sc_hd__nand3_1)
     1    0.0017                                 _1000_ (net)
                    0.9528    0.0000   13.6752 ^ _21110_/D (sky130_fd_sc_hd__dfxtp_1)
                                       13.6752   data arrival time

                    0.0000   14.5000   14.5000   clock clk (rise edge)
                              0.0000   14.5000   clock network delay (ideal)
                              0.0000   14.5000   clock reconvergence pessimism
                                       14.5000 ^ _21110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.2023   14.2977   library setup time
                                       14.2977   data required time
-------------------------------------------------------------------------------------
                                       14.2977   data required time
                                      -13.6752   data arrival time
-------------------------------------------------------------------------------------
                                        0.6225   slack (MET)


