
NomiController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006510  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08006698  08006698  00007698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068a8  080068a8  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  080068a8  080068a8  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068a8  080068a8  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068a8  080068a8  000078a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068ac  080068ac  000078ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080068b0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001780  2000000c  080068bc  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000178c  080068bc  0000878c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df85  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d83  00000000  00000000  00015fc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c70  00000000  00000000  00017d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009cb  00000000  00000000  000189b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b92d  00000000  00000000  00019383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010680  00000000  00000000  00034cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5c75  00000000  00000000  00045330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eafa5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003808  00000000  00000000  000eafe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ee7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006680 	.word	0x08006680

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006680 	.word	0x08006680

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <Set_LED>:
	uint8_t LED_Data[MAX_LED][4];
	uint8_t LED_Mod[MAX_LED][4];  // for brightness


	void Set_LED (int LEDnum, int Red, int Green, int Blue)
		{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
 8000bb0:	603b      	str	r3, [r7, #0]
			LED_Data[LEDnum][0] = LEDnum;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	b2d9      	uxtb	r1, r3
 8000bb6:	4a11      	ldr	r2, [pc, #68]	@ (8000bfc <Set_LED+0x58>)
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
			LED_Data[LEDnum][1] = Green;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	b2d9      	uxtb	r1, r3
 8000bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000bfc <Set_LED+0x58>)
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	4413      	add	r3, r2
 8000bca:	460a      	mov	r2, r1
 8000bcc:	705a      	strb	r2, [r3, #1]
			LED_Data[LEDnum][2] = Red;
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	b2d9      	uxtb	r1, r3
 8000bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bfc <Set_LED+0x58>)
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	4413      	add	r3, r2
 8000bda:	460a      	mov	r2, r1
 8000bdc:	709a      	strb	r2, [r3, #2]
			LED_Data[LEDnum][3] = Blue;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	b2d9      	uxtb	r1, r3
 8000be2:	4a06      	ldr	r2, [pc, #24]	@ (8000bfc <Set_LED+0x58>)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	009b      	lsls	r3, r3, #2
 8000be8:	4413      	add	r3, r2
 8000bea:	460a      	mov	r2, r1
 8000bec:	70da      	strb	r2, [r3, #3]
		}
 8000bee:	bf00      	nop
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	20001468 	.word	0x20001468

08000c00 <Set_Brightness>:

		#define PI 3.14159265

		void Set_Brightness (int brightness)  // 0-45
		{
 8000c00:	b5b0      	push	{r4, r5, r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
		#if USE_BRIGHTNESS

			if (brightness > 45) brightness = 45;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2b2d      	cmp	r3, #45	@ 0x2d
 8000c0c:	dd01      	ble.n	8000c12 <Set_Brightness+0x12>
 8000c0e:	232d      	movs	r3, #45	@ 0x2d
 8000c10:	607b      	str	r3, [r7, #4]
			for (int i=0; i<MAX_LED; i++)
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	e060      	b.n	8000cda <Set_Brightness+0xda>
			{
				LED_Mod[i][0] = LED_Data[i][0];
 8000c18:	4a37      	ldr	r2, [pc, #220]	@ (8000cf8 <Set_Brightness+0xf8>)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8000c20:	4a36      	ldr	r2, [pc, #216]	@ (8000cfc <Set_Brightness+0xfc>)
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
				for (int j=1; j<4; j++)
 8000c28:	2301      	movs	r3, #1
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	e04f      	b.n	8000cce <Set_Brightness+0xce>
				{
					float angle = 90-brightness;  // in degrees
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8000c34:	ee07 3a90 	vmov	s15, r3
 8000c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c3c:	edc7 7a03 	vstr	s15, [r7, #12]
					angle = angle*PI / 180;  // in rad
 8000c40:	68f8      	ldr	r0, [r7, #12]
 8000c42:	f7ff fc25 	bl	8000490 <__aeabi_f2d>
 8000c46:	a32a      	add	r3, pc, #168	@ (adr r3, 8000cf0 <Set_Brightness+0xf0>)
 8000c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c4c:	f7ff fc78 	bl	8000540 <__aeabi_dmul>
 8000c50:	4602      	mov	r2, r0
 8000c52:	460b      	mov	r3, r1
 8000c54:	4610      	mov	r0, r2
 8000c56:	4619      	mov	r1, r3
 8000c58:	f04f 0200 	mov.w	r2, #0
 8000c5c:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <Set_Brightness+0x100>)
 8000c5e:	f7ff fd99 	bl	8000794 <__aeabi_ddiv>
 8000c62:	4602      	mov	r2, r0
 8000c64:	460b      	mov	r3, r1
 8000c66:	4610      	mov	r0, r2
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f7ff ff4b 	bl	8000b04 <__aeabi_d2f>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	60fb      	str	r3, [r7, #12]
					LED_Mod[i][j] = (LED_Data[i][j])/(tan(angle));
 8000c72:	4a21      	ldr	r2, [pc, #132]	@ (8000cf8 <Set_Brightness+0xf8>)
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	441a      	add	r2, r3
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff fbf3 	bl	800046c <__aeabi_i2d>
 8000c86:	4604      	mov	r4, r0
 8000c88:	460d      	mov	r5, r1
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff fc00 	bl	8000490 <__aeabi_f2d>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	ec43 2b10 	vmov	d0, r2, r3
 8000c98:	f004 fc62 	bl	8005560 <tan>
 8000c9c:	ec53 2b10 	vmov	r2, r3, d0
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	4629      	mov	r1, r5
 8000ca4:	f7ff fd76 	bl	8000794 <__aeabi_ddiv>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	460b      	mov	r3, r1
 8000cac:	4610      	mov	r0, r2
 8000cae:	4619      	mov	r1, r3
 8000cb0:	f7ff ff08 	bl	8000ac4 <__aeabi_d2uiz>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	b2d9      	uxtb	r1, r3
 8000cb8:	4a10      	ldr	r2, [pc, #64]	@ (8000cfc <Set_Brightness+0xfc>)
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	441a      	add	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	460a      	mov	r2, r1
 8000cc6:	701a      	strb	r2, [r3, #0]
				for (int j=1; j<4; j++)
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	613b      	str	r3, [r7, #16]
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	2b03      	cmp	r3, #3
 8000cd2:	ddac      	ble.n	8000c2e <Set_Brightness+0x2e>
			for (int i=0; i<MAX_LED; i++)
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	2b63      	cmp	r3, #99	@ 0x63
 8000cde:	dd9b      	ble.n	8000c18 <Set_Brightness+0x18>
				}
			}

		#endif

		}
 8000ce0:	bf00      	nop
 8000ce2:	bf00      	nop
 8000ce4:	3718      	adds	r7, #24
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8000cea:	bf00      	nop
 8000cec:	f3af 8000 	nop.w
 8000cf0:	53c8d4f1 	.word	0x53c8d4f1
 8000cf4:	400921fb 	.word	0x400921fb
 8000cf8:	20001468 	.word	0x20001468
 8000cfc:	200015f8 	.word	0x200015f8
 8000d00:	40668000 	.word	0x40668000

08000d04 <WS2812_Send>:

		void WS2812_Send (void)
		{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
			uint32_t indx=0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
			uint32_t color;


			for (int i= 0; i<MAX_LED; i++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	e036      	b.n	8000d82 <WS2812_Send+0x7e>
			{
		#if USE_BRIGHTNESS
				color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 8000d14:	4a2e      	ldr	r2, [pc, #184]	@ (8000dd0 <WS2812_Send+0xcc>)
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	4413      	add	r3, r2
 8000d1c:	785b      	ldrb	r3, [r3, #1]
 8000d1e:	041a      	lsls	r2, r3, #16
 8000d20:	492b      	ldr	r1, [pc, #172]	@ (8000dd0 <WS2812_Send+0xcc>)
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	440b      	add	r3, r1
 8000d28:	789b      	ldrb	r3, [r3, #2]
 8000d2a:	021b      	lsls	r3, r3, #8
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	4928      	ldr	r1, [pc, #160]	@ (8000dd0 <WS2812_Send+0xcc>)
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	440b      	add	r3, r1
 8000d36:	78db      	ldrb	r3, [r3, #3]
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	607b      	str	r3, [r7, #4]
		#else
				color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
		#endif

				for (int i=23; i>=0; i--)
 8000d3c:	2317      	movs	r3, #23
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	e019      	b.n	8000d76 <WS2812_Send+0x72>
				{
					if (color&(1<<i))
 8000d42:	2201      	movs	r2, #1
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d005      	beq.n	8000d60 <WS2812_Send+0x5c>
					{
						pwmData[indx] = 60;  // 2/3 of 90
 8000d54:	4a1f      	ldr	r2, [pc, #124]	@ (8000dd4 <WS2812_Send+0xd0>)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	213c      	movs	r1, #60	@ 0x3c
 8000d5a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d5e:	e004      	b.n	8000d6a <WS2812_Send+0x66>
					}

					else pwmData[indx] = 30;  // 1/3 of 90
 8000d60:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <WS2812_Send+0xd0>)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	211e      	movs	r1, #30
 8000d66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

					indx++;
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	617b      	str	r3, [r7, #20]
				for (int i=23; i>=0; i--)
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	dae2      	bge.n	8000d42 <WS2812_Send+0x3e>
			for (int i= 0; i<MAX_LED; i++)
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	613b      	str	r3, [r7, #16]
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	2b63      	cmp	r3, #99	@ 0x63
 8000d86:	ddc5      	ble.n	8000d14 <WS2812_Send+0x10>
				}

			}

			for (int i=0; i<50; i++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	e00a      	b.n	8000da4 <WS2812_Send+0xa0>
			{
				pwmData[indx] = 0;
 8000d8e:	4a11      	ldr	r2, [pc, #68]	@ (8000dd4 <WS2812_Send+0xd0>)
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	2100      	movs	r1, #0
 8000d94:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				indx++;
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	617b      	str	r3, [r7, #20]
			for (int i=0; i<50; i++)
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	3301      	adds	r3, #1
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	2b31      	cmp	r3, #49	@ 0x31
 8000da8:	ddf1      	ble.n	8000d8e <WS2812_Send+0x8a>
			}

			HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <WS2812_Send+0xd0>)
 8000db0:	2100      	movs	r1, #0
 8000db2:	4809      	ldr	r0, [pc, #36]	@ (8000dd8 <WS2812_Send+0xd4>)
 8000db4:	f002 fdaa 	bl	800390c <HAL_TIM_PWM_Start_DMA>
			while (!datasentflag){};
 8000db8:	bf00      	nop
 8000dba:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <WS2812_Send+0xd8>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d0fb      	beq.n	8000dba <WS2812_Send+0xb6>
			datasentflag = 0;
 8000dc2:	4b06      	ldr	r3, [pc, #24]	@ (8000ddc <WS2812_Send+0xd8>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
		}
 8000dc8:	bf00      	nop
 8000dca:	3718      	adds	r7, #24
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	200015f8 	.word	0x200015f8
 8000dd4:	20000140 	.word	0x20000140
 8000dd8:	20000028 	.word	0x20000028
 8000ddc:	20001464 	.word	0x20001464

08000de0 <HAL_TIM_PWM_PulseFinishedCallback>:

		void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
		{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
			HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8000de8:	2100      	movs	r1, #0
 8000dea:	4805      	ldr	r0, [pc, #20]	@ (8000e00 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000dec:	f002 ff8c 	bl	8003d08 <HAL_TIM_PWM_Stop_DMA>
			datasentflag=1;
 8000df0:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	601a      	str	r2, [r3, #0]
		}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000028 	.word	0x20000028
 8000e04:	20001464 	.word	0x20001464

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e0e:	f000 fbc5 	bl	800159c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e12:	f000 f894 	bl	8000f3e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e16:	f000 f9e7 	bl	80011e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e1a:	f000 f9c7 	bl	80011ac <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e1e:	f000 f995 	bl	800114c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000e22:	f000 f8e7 	bl	8000ff4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */


  for (int i = 0; i<100; i++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	e062      	b.n	8000ef2 <main+0xea>
  {
	  if(i<10)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	2b09      	cmp	r3, #9
 8000e30:	dc06      	bgt.n	8000e40 <main+0x38>
		  Set_LED(i, 255, 0, 0);
 8000e32:	2300      	movs	r3, #0
 8000e34:	2200      	movs	r2, #0
 8000e36:	21ff      	movs	r1, #255	@ 0xff
 8000e38:	68f8      	ldr	r0, [r7, #12]
 8000e3a:	f7ff feb3 	bl	8000ba4 <Set_LED>
 8000e3e:	e055      	b.n	8000eec <main+0xe4>
	  else if(i<20)
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2b13      	cmp	r3, #19
 8000e44:	dc06      	bgt.n	8000e54 <main+0x4c>
		  Set_LED(i, 255, 140, 0);
 8000e46:	2300      	movs	r3, #0
 8000e48:	228c      	movs	r2, #140	@ 0x8c
 8000e4a:	21ff      	movs	r1, #255	@ 0xff
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f7ff fea9 	bl	8000ba4 <Set_LED>
 8000e52:	e04b      	b.n	8000eec <main+0xe4>
	  else if(i<30)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b1d      	cmp	r3, #29
 8000e58:	dc06      	bgt.n	8000e68 <main+0x60>
		  Set_LED(i, 255, 255, 0);
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	22ff      	movs	r2, #255	@ 0xff
 8000e5e:	21ff      	movs	r1, #255	@ 0xff
 8000e60:	68f8      	ldr	r0, [r7, #12]
 8000e62:	f7ff fe9f 	bl	8000ba4 <Set_LED>
 8000e66:	e041      	b.n	8000eec <main+0xe4>
	  else if(i<40)
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	2b27      	cmp	r3, #39	@ 0x27
 8000e6c:	dc06      	bgt.n	8000e7c <main+0x74>
		  Set_LED(i, 0, 255, 0);
 8000e6e:	2300      	movs	r3, #0
 8000e70:	22ff      	movs	r2, #255	@ 0xff
 8000e72:	2100      	movs	r1, #0
 8000e74:	68f8      	ldr	r0, [r7, #12]
 8000e76:	f7ff fe95 	bl	8000ba4 <Set_LED>
 8000e7a:	e037      	b.n	8000eec <main+0xe4>
	  else if(i<50)
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2b31      	cmp	r3, #49	@ 0x31
 8000e80:	dc06      	bgt.n	8000e90 <main+0x88>
		  Set_LED(i, 0, 0, 255);
 8000e82:	23ff      	movs	r3, #255	@ 0xff
 8000e84:	2200      	movs	r2, #0
 8000e86:	2100      	movs	r1, #0
 8000e88:	68f8      	ldr	r0, [r7, #12]
 8000e8a:	f7ff fe8b 	bl	8000ba4 <Set_LED>
 8000e8e:	e02d      	b.n	8000eec <main+0xe4>
	  else if(i<60)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e94:	dc06      	bgt.n	8000ea4 <main+0x9c>
		  Set_LED(i, 170, 0, 255);
 8000e96:	23ff      	movs	r3, #255	@ 0xff
 8000e98:	2200      	movs	r2, #0
 8000e9a:	21aa      	movs	r1, #170	@ 0xaa
 8000e9c:	68f8      	ldr	r0, [r7, #12]
 8000e9e:	f7ff fe81 	bl	8000ba4 <Set_LED>
 8000ea2:	e023      	b.n	8000eec <main+0xe4>
	  else if(i<70)
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2b45      	cmp	r3, #69	@ 0x45
 8000ea8:	dc06      	bgt.n	8000eb8 <main+0xb0>
		  Set_LED(i, 0, 0, 255);
 8000eaa:	23ff      	movs	r3, #255	@ 0xff
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	68f8      	ldr	r0, [r7, #12]
 8000eb2:	f7ff fe77 	bl	8000ba4 <Set_LED>
 8000eb6:	e019      	b.n	8000eec <main+0xe4>
	  else if(i<80)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2b4f      	cmp	r3, #79	@ 0x4f
 8000ebc:	dc06      	bgt.n	8000ecc <main+0xc4>
		  Set_LED(i, 0, 255, 0);
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	22ff      	movs	r2, #255	@ 0xff
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	68f8      	ldr	r0, [r7, #12]
 8000ec6:	f7ff fe6d 	bl	8000ba4 <Set_LED>
 8000eca:	e00f      	b.n	8000eec <main+0xe4>
	  else if(i<90)
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2b59      	cmp	r3, #89	@ 0x59
 8000ed0:	dc06      	bgt.n	8000ee0 <main+0xd8>
		  Set_LED(i, 255, 255, 0);
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	22ff      	movs	r2, #255	@ 0xff
 8000ed6:	21ff      	movs	r1, #255	@ 0xff
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff fe63 	bl	8000ba4 <Set_LED>
 8000ede:	e005      	b.n	8000eec <main+0xe4>
	  else
		  Set_LED(i, 255, 140, 0);
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	228c      	movs	r2, #140	@ 0x8c
 8000ee4:	21ff      	movs	r1, #255	@ 0xff
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f7ff fe5c 	bl	8000ba4 <Set_LED>
  for (int i = 0; i<100; i++)
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b63      	cmp	r3, #99	@ 0x63
 8000ef6:	dd99      	ble.n	8000e2c <main+0x24>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for (int i=0; i<46; i++)
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	e00a      	b.n	8000f14 <main+0x10c>
	  	  {
	  		  Set_Brightness(i);
 8000efe:	68b8      	ldr	r0, [r7, #8]
 8000f00:	f7ff fe7e 	bl	8000c00 <Set_Brightness>
	  		  WS2812_Send();
 8000f04:	f7ff fefe 	bl	8000d04 <WS2812_Send>
	  		  HAL_Delay (50);
 8000f08:	2032      	movs	r0, #50	@ 0x32
 8000f0a:	f000 fbad 	bl	8001668 <HAL_Delay>
	  for (int i=0; i<46; i++)
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	3301      	adds	r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	2b2d      	cmp	r3, #45	@ 0x2d
 8000f18:	ddf1      	ble.n	8000efe <main+0xf6>
	  	  }

	  for (int i=45; i>=0; i--)
 8000f1a:	232d      	movs	r3, #45	@ 0x2d
 8000f1c:	607b      	str	r3, [r7, #4]
 8000f1e:	e00a      	b.n	8000f36 <main+0x12e>
	  {
		  Set_Brightness(i);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff fe6d 	bl	8000c00 <Set_Brightness>
		  WS2812_Send();
 8000f26:	f7ff feed 	bl	8000d04 <WS2812_Send>
		  HAL_Delay (50);
 8000f2a:	2032      	movs	r0, #50	@ 0x32
 8000f2c:	f000 fb9c 	bl	8001668 <HAL_Delay>
	  for (int i=45; i>=0; i--)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3b01      	subs	r3, #1
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	daf1      	bge.n	8000f20 <main+0x118>
	  for (int i=0; i<46; i++)
 8000f3c:	e7dc      	b.n	8000ef8 <main+0xf0>

08000f3e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b09c      	sub	sp, #112	@ 0x70
 8000f42:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f44:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f48:	2228      	movs	r2, #40	@ 0x28
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f004 fad8 	bl	8005502 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f62:	463b      	mov	r3, r7
 8000f64:	2234      	movs	r2, #52	@ 0x34
 8000f66:	2100      	movs	r1, #0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f004 faca 	bl	8005502 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f72:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f80:	2302      	movs	r3, #2
 8000f82:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f88:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f8a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fffb 	bl	8001f90 <HAL_RCC_OscConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000fa0:	f000 f998 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f002 f823 	bl	800300c <HAL_RCC_ClockConfig>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000fcc:	f000 f982 	bl	80012d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f002 fa4b 	bl	8003478 <HAL_RCCEx_PeriphCLKConfig>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000fe8:	f000 f974 	bl	80012d4 <Error_Handler>
  }
}
 8000fec:	bf00      	nop
 8000fee:	3770      	adds	r7, #112	@ 0x70
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b09a      	sub	sp, #104	@ 0x68
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ffa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001008:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001014:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
 8001024:	615a      	str	r2, [r3, #20]
 8001026:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	222c      	movs	r2, #44	@ 0x2c
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f004 fa67 	bl	8005502 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001034:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001036:	4a44      	ldr	r2, [pc, #272]	@ (8001148 <MX_TIM1_Init+0x154>)
 8001038:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800103a:	4b42      	ldr	r3, [pc, #264]	@ (8001144 <MX_TIM1_Init+0x150>)
 800103c:	2200      	movs	r2, #0
 800103e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001040:	4b40      	ldr	r3, [pc, #256]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 72-1;
 8001046:	4b3f      	ldr	r3, [pc, #252]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001048:	2247      	movs	r2, #71	@ 0x47
 800104a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800104c:	4b3d      	ldr	r3, [pc, #244]	@ (8001144 <MX_TIM1_Init+0x150>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001052:	4b3c      	ldr	r3, [pc, #240]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001054:	2200      	movs	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001058:	4b3a      	ldr	r3, [pc, #232]	@ (8001144 <MX_TIM1_Init+0x150>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800105e:	4839      	ldr	r0, [pc, #228]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001060:	f002 fb9c 	bl	800379c <HAL_TIM_Base_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800106a:	f000 f933 	bl	80012d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001072:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001074:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001078:	4619      	mov	r1, r3
 800107a:	4832      	ldr	r0, [pc, #200]	@ (8001144 <MX_TIM1_Init+0x150>)
 800107c:	f003 f848 	bl	8004110 <HAL_TIM_ConfigClockSource>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001086:	f000 f925 	bl	80012d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800108a:	482e      	ldr	r0, [pc, #184]	@ (8001144 <MX_TIM1_Init+0x150>)
 800108c:	f002 fbdd 	bl	800384a <HAL_TIM_PWM_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001096:	f000 f91d 	bl	80012d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109a:	2300      	movs	r3, #0
 800109c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a2:	2300      	movs	r3, #0
 80010a4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010a6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010aa:	4619      	mov	r1, r3
 80010ac:	4825      	ldr	r0, [pc, #148]	@ (8001144 <MX_TIM1_Init+0x150>)
 80010ae:	f003 fdb1 	bl	8004c14 <HAL_TIMEx_MasterConfigSynchronization>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80010b8:	f000 f90c 	bl	80012d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010bc:	2360      	movs	r3, #96	@ 0x60
 80010be:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010c4:	2300      	movs	r3, #0
 80010c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010c8:	2300      	movs	r3, #0
 80010ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010d0:	2300      	movs	r3, #0
 80010d2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010d4:	2300      	movs	r3, #0
 80010d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010dc:	2200      	movs	r2, #0
 80010de:	4619      	mov	r1, r3
 80010e0:	4818      	ldr	r0, [pc, #96]	@ (8001144 <MX_TIM1_Init+0x150>)
 80010e2:	f002 ff01 	bl	8003ee8 <HAL_TIM_PWM_ConfigChannel>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80010ec:	f000 f8f2 	bl	80012d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001104:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001108:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001112:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800111c:	2300      	movs	r3, #0
 800111e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	4619      	mov	r1, r3
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001126:	f003 fddb 	bl	8004ce0 <HAL_TIMEx_ConfigBreakDeadTime>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001130:	f000 f8d0 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <MX_TIM1_Init+0x150>)
 8001136:	f000 f941 	bl	80013bc <HAL_TIM_MspPostInit>

}
 800113a:	bf00      	nop
 800113c:	3768      	adds	r7, #104	@ 0x68
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000028 	.word	0x20000028
 8001148:	40012c00 	.word	0x40012c00

0800114c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001150:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001152:	4a15      	ldr	r2, [pc, #84]	@ (80011a8 <MX_USART2_UART_Init+0x5c>)
 8001154:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001158:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800115c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800116a:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001170:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001172:	220c      	movs	r2, #12
 8001174:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001176:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800117c:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 800117e:	2200      	movs	r2, #0
 8001180:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001182:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001184:	2200      	movs	r2, #0
 8001186:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 800118a:	2200      	movs	r2, #0
 800118c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800118e:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <MX_USART2_UART_Init+0x58>)
 8001190:	f003 fe1e 	bl	8004dd0 <HAL_UART_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800119a:	f000 f89b 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	200000b8 	.word	0x200000b8
 80011a8:	40004400 	.word	0x40004400

080011ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011b2:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <MX_DMA_Init+0x38>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <MX_DMA_Init+0x38>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	6153      	str	r3, [r2, #20]
 80011be:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <MX_DMA_Init+0x38>)
 80011c0:	695b      	ldr	r3, [r3, #20]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	200c      	movs	r0, #12
 80011d0:	f000 fb49 	bl	8001866 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011d4:	200c      	movs	r0, #12
 80011d6:	f000 fb62 	bl	800189e <HAL_NVIC_EnableIRQ>

}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08a      	sub	sp, #40	@ 0x28
 80011ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
 80011fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	4b32      	ldr	r3, [pc, #200]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a31      	ldr	r2, [pc, #196]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001204:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001208:	6153      	str	r3, [r2, #20]
 800120a:	4b2f      	ldr	r3, [pc, #188]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001216:	4b2c      	ldr	r3, [pc, #176]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	4a2b      	ldr	r2, [pc, #172]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 800121c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001220:	6153      	str	r3, [r2, #20]
 8001222:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	4a25      	ldr	r2, [pc, #148]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001238:	6153      	str	r3, [r2, #20]
 800123a:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001246:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	4a1f      	ldr	r2, [pc, #124]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 800124c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001250:	6153      	str	r3, [r2, #20]
 8001252:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <MX_GPIO_Init+0xe0>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001264:	4819      	ldr	r0, [pc, #100]	@ (80012cc <MX_GPIO_Init+0xe4>)
 8001266:	f000 fe7b 	bl	8001f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800126a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001270:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001274:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	4813      	ldr	r0, [pc, #76]	@ (80012d0 <MX_GPIO_Init+0xe8>)
 8001282:	f000 fcfb 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : DATA_Pin */
  GPIO_InitStruct.Pin = DATA_Pin;
 8001286:	2310      	movs	r3, #16
 8001288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800128a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800128e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DATA_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <MX_GPIO_Init+0xe8>)
 800129c:	f000 fcee 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	4804      	ldr	r0, [pc, #16]	@ (80012cc <MX_GPIO_Init+0xe4>)
 80012ba:	f000 fcdf 	bl	8001c7c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012be:	bf00      	nop
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	48000400 	.word	0x48000400
 80012d0:	48000800 	.word	0x48000800

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <Error_Handler+0x8>

080012e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <HAL_MspInit+0x44>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001324 <HAL_MspInit+0x44>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <HAL_MspInit+0x44>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fe:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <HAL_MspInit+0x44>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <HAL_MspInit+0x44>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <HAL_MspInit+0x44>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001316:	2007      	movs	r0, #7
 8001318:	f000 fa9a 	bl	8001850 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40021000 	.word	0x40021000

08001328 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <HAL_TIM_Base_MspInit+0x84>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d133      	bne.n	80013a2 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800133a:	4b1d      	ldr	r3, [pc, #116]	@ (80013b0 <HAL_TIM_Base_MspInit+0x88>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	4a1c      	ldr	r2, [pc, #112]	@ (80013b0 <HAL_TIM_Base_MspInit+0x88>)
 8001340:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001344:	6193      	str	r3, [r2, #24]
 8001346:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <HAL_TIM_Base_MspInit+0x88>)
 8001348:	699b      	ldr	r3, [r3, #24]
 800134a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001352:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001354:	4a18      	ldr	r2, [pc, #96]	@ (80013b8 <HAL_TIM_Base_MspInit+0x90>)
 8001356:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001358:	4b16      	ldr	r3, [pc, #88]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 800135a:	2210      	movs	r2, #16
 800135c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001364:	4b13      	ldr	r3, [pc, #76]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001366:	2280      	movs	r2, #128	@ 0x80
 8001368:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800136a:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 800136c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001370:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001374:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001378:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800137a:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001380:	4b0c      	ldr	r3, [pc, #48]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001382:	2200      	movs	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001386:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 8001388:	f000 faa3 	bl	80018d2 <HAL_DMA_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001392:	f7ff ff9f 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a06      	ldr	r2, [pc, #24]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 800139a:	625a      	str	r2, [r3, #36]	@ 0x24
 800139c:	4a05      	ldr	r2, [pc, #20]	@ (80013b4 <HAL_TIM_Base_MspInit+0x8c>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40012c00 	.word	0x40012c00
 80013b0:	40021000 	.word	0x40021000
 80013b4:	20000074 	.word	0x20000074
 80013b8:	4002001c 	.word	0x4002001c

080013bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b088      	sub	sp, #32
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <HAL_TIM_MspPostInit+0x64>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d11b      	bne.n	8001416 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <HAL_TIM_MspPostInit+0x68>)
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	4a10      	ldr	r2, [pc, #64]	@ (8001424 <HAL_TIM_MspPostInit+0x68>)
 80013e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013e8:	6153      	str	r3, [r2, #20]
 80013ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <HAL_TIM_MspPostInit+0x68>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013f6:	2301      	movs	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001406:	2302      	movs	r3, #2
 8001408:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	4619      	mov	r1, r3
 8001410:	4805      	ldr	r0, [pc, #20]	@ (8001428 <HAL_TIM_MspPostInit+0x6c>)
 8001412:	f000 fc33 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001416:	bf00      	nop
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40012c00 	.word	0x40012c00
 8001424:	40021000 	.word	0x40021000
 8001428:	48000800 	.word	0x48000800

0800142c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	@ 0x28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a17      	ldr	r2, [pc, #92]	@ (80014a8 <HAL_UART_MspInit+0x7c>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d128      	bne.n	80014a0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144e:	4b17      	ldr	r3, [pc, #92]	@ (80014ac <HAL_UART_MspInit+0x80>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a16      	ldr	r2, [pc, #88]	@ (80014ac <HAL_UART_MspInit+0x80>)
 8001454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001458:	61d3      	str	r3, [r2, #28]
 800145a:	4b14      	ldr	r3, [pc, #80]	@ (80014ac <HAL_UART_MspInit+0x80>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <HAL_UART_MspInit+0x80>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	4a10      	ldr	r2, [pc, #64]	@ (80014ac <HAL_UART_MspInit+0x80>)
 800146c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001470:	6153      	str	r3, [r2, #20]
 8001472:	4b0e      	ldr	r3, [pc, #56]	@ (80014ac <HAL_UART_MspInit+0x80>)
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800147e:	230c      	movs	r3, #12
 8001480:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800148e:	2307      	movs	r3, #7
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001492:	f107 0314 	add.w	r3, r7, #20
 8001496:	4619      	mov	r1, r3
 8001498:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800149c:	f000 fbee 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	@ 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40004400 	.word	0x40004400
 80014ac:	40021000 	.word	0x40021000

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <NMI_Handler+0x4>

080014b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <MemManage_Handler+0x4>

080014c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001506:	f000 f88f 	bl	8001628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <DMA1_Channel2_IRQHandler+0x10>)
 8001516:	f000 fac0 	bl	8001a9a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000074 	.word	0x20000074

08001524 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <SystemInit+0x20>)
 800152a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800152e:	4a05      	ldr	r2, [pc, #20]	@ (8001544 <SystemInit+0x20>)
 8001530:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001534:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001538:	bf00      	nop
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001548:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001580 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800154c:	f7ff ffea 	bl	8001524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001550:	480c      	ldr	r0, [pc, #48]	@ (8001584 <LoopForever+0x6>)
  ldr r1, =_edata
 8001552:	490d      	ldr	r1, [pc, #52]	@ (8001588 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001554:	4a0d      	ldr	r2, [pc, #52]	@ (800158c <LoopForever+0xe>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001558:	e002      	b.n	8001560 <LoopCopyDataInit>

0800155a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800155c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800155e:	3304      	adds	r3, #4

08001560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001564:	d3f9      	bcc.n	800155a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001566:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001568:	4c0a      	ldr	r4, [pc, #40]	@ (8001594 <LoopForever+0x16>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800156c:	e001      	b.n	8001572 <LoopFillZerobss>

0800156e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800156e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001570:	3204      	adds	r2, #4

08001572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001574:	d3fb      	bcc.n	800156e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001576:	f003 ffcd 	bl	8005514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800157a:	f7ff fc45 	bl	8000e08 <main>

0800157e <LoopForever>:

LoopForever:
    b LoopForever
 800157e:	e7fe      	b.n	800157e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001580:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001584:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001588:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800158c:	080068b0 	.word	0x080068b0
  ldr r2, =_sbss
 8001590:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001594:	2000178c 	.word	0x2000178c

08001598 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001598:	e7fe      	b.n	8001598 <ADC1_IRQHandler>
	...

0800159c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <HAL_Init+0x28>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <HAL_Init+0x28>)
 80015a6:	f043 0310 	orr.w	r3, r3, #16
 80015aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ac:	2003      	movs	r0, #3
 80015ae:	f000 f94f 	bl	8001850 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015b2:	2000      	movs	r0, #0
 80015b4:	f000 f808 	bl	80015c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015b8:	f7ff fe92 	bl	80012e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40022000 	.word	0x40022000

080015c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015d0:	4b12      	ldr	r3, [pc, #72]	@ (800161c <HAL_InitTick+0x54>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b12      	ldr	r3, [pc, #72]	@ (8001620 <HAL_InitTick+0x58>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	4619      	mov	r1, r3
 80015da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015de:	fbb3 f3f1 	udiv	r3, r3, r1
 80015e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e6:	4618      	mov	r0, r3
 80015e8:	f000 f967 	bl	80018ba <HAL_SYSTICK_Config>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e00e      	b.n	8001614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b0f      	cmp	r3, #15
 80015fa:	d80a      	bhi.n	8001612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015fc:	2200      	movs	r2, #0
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	f04f 30ff 	mov.w	r0, #4294967295
 8001604:	f000 f92f 	bl	8001866 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001608:	4a06      	ldr	r2, [pc, #24]	@ (8001624 <HAL_InitTick+0x5c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800160e:	2300      	movs	r3, #0
 8001610:	e000      	b.n	8001614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
}
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000000 	.word	0x20000000
 8001620:	20000008 	.word	0x20000008
 8001624:	20000004 	.word	0x20000004

08001628 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800162c:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_IncTick+0x20>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	461a      	mov	r2, r3
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <HAL_IncTick+0x24>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4413      	add	r3, r2
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <HAL_IncTick+0x24>)
 800163a:	6013      	str	r3, [r2, #0]
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	20000008 	.word	0x20000008
 800164c:	20001788 	.word	0x20001788

08001650 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return uwTick;  
 8001654:	4b03      	ldr	r3, [pc, #12]	@ (8001664 <HAL_GetTick+0x14>)
 8001656:	681b      	ldr	r3, [r3, #0]
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	20001788 	.word	0x20001788

08001668 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001670:	f7ff ffee 	bl	8001650 <HAL_GetTick>
 8001674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001680:	d005      	beq.n	800168e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001682:	4b0a      	ldr	r3, [pc, #40]	@ (80016ac <HAL_Delay+0x44>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	461a      	mov	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4413      	add	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800168e:	bf00      	nop
 8001690:	f7ff ffde 	bl	8001650 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	429a      	cmp	r2, r3
 800169e:	d8f7      	bhi.n	8001690 <HAL_Delay+0x28>
  {
  }
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000008 	.word	0x20000008

080016b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c0:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <__NVIC_SetPriorityGrouping+0x44>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016cc:	4013      	ands	r3, r2
 80016ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016e2:	4a04      	ldr	r2, [pc, #16]	@ (80016f4 <__NVIC_SetPriorityGrouping+0x44>)
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	60d3      	str	r3, [r2, #12]
}
 80016e8:	bf00      	nop
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016fc:	4b04      	ldr	r3, [pc, #16]	@ (8001710 <__NVIC_GetPriorityGrouping+0x18>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	0a1b      	lsrs	r3, r3, #8
 8001702:	f003 0307 	and.w	r3, r3, #7
}
 8001706:	4618      	mov	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	2b00      	cmp	r3, #0
 8001724:	db0b      	blt.n	800173e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	f003 021f 	and.w	r2, r3, #31
 800172c:	4907      	ldr	r1, [pc, #28]	@ (800174c <__NVIC_EnableIRQ+0x38>)
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	095b      	lsrs	r3, r3, #5
 8001734:	2001      	movs	r0, #1
 8001736:	fa00 f202 	lsl.w	r2, r0, r2
 800173a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000e100 	.word	0xe000e100

08001750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	6039      	str	r1, [r7, #0]
 800175a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001760:	2b00      	cmp	r3, #0
 8001762:	db0a      	blt.n	800177a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	b2da      	uxtb	r2, r3
 8001768:	490c      	ldr	r1, [pc, #48]	@ (800179c <__NVIC_SetPriority+0x4c>)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	0112      	lsls	r2, r2, #4
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	440b      	add	r3, r1
 8001774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001778:	e00a      	b.n	8001790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	b2da      	uxtb	r2, r3
 800177e:	4908      	ldr	r1, [pc, #32]	@ (80017a0 <__NVIC_SetPriority+0x50>)
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	3b04      	subs	r3, #4
 8001788:	0112      	lsls	r2, r2, #4
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	440b      	add	r3, r1
 800178e:	761a      	strb	r2, [r3, #24]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000e100 	.word	0xe000e100
 80017a0:	e000ed00 	.word	0xe000ed00

080017a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b089      	sub	sp, #36	@ 0x24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f1c3 0307 	rsb	r3, r3, #7
 80017be:	2b04      	cmp	r3, #4
 80017c0:	bf28      	it	cs
 80017c2:	2304      	movcs	r3, #4
 80017c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	3304      	adds	r3, #4
 80017ca:	2b06      	cmp	r3, #6
 80017cc:	d902      	bls.n	80017d4 <NVIC_EncodePriority+0x30>
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3b03      	subs	r3, #3
 80017d2:	e000      	b.n	80017d6 <NVIC_EncodePriority+0x32>
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d8:	f04f 32ff 	mov.w	r2, #4294967295
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43da      	mvns	r2, r3
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	401a      	ands	r2, r3
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ec:	f04f 31ff 	mov.w	r1, #4294967295
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	fa01 f303 	lsl.w	r3, r1, r3
 80017f6:	43d9      	mvns	r1, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	4313      	orrs	r3, r2
         );
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3724      	adds	r7, #36	@ 0x24
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3b01      	subs	r3, #1
 8001818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800181c:	d301      	bcc.n	8001822 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800181e:	2301      	movs	r3, #1
 8001820:	e00f      	b.n	8001842 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001822:	4a0a      	ldr	r2, [pc, #40]	@ (800184c <SysTick_Config+0x40>)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3b01      	subs	r3, #1
 8001828:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182a:	210f      	movs	r1, #15
 800182c:	f04f 30ff 	mov.w	r0, #4294967295
 8001830:	f7ff ff8e 	bl	8001750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001834:	4b05      	ldr	r3, [pc, #20]	@ (800184c <SysTick_Config+0x40>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183a:	4b04      	ldr	r3, [pc, #16]	@ (800184c <SysTick_Config+0x40>)
 800183c:	2207      	movs	r2, #7
 800183e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	e000e010 	.word	0xe000e010

08001850 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f7ff ff29 	bl	80016b0 <__NVIC_SetPriorityGrouping>
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}

08001866 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	b086      	sub	sp, #24
 800186a:	af00      	add	r7, sp, #0
 800186c:	4603      	mov	r3, r0
 800186e:	60b9      	str	r1, [r7, #8]
 8001870:	607a      	str	r2, [r7, #4]
 8001872:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001878:	f7ff ff3e 	bl	80016f8 <__NVIC_GetPriorityGrouping>
 800187c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	68b9      	ldr	r1, [r7, #8]
 8001882:	6978      	ldr	r0, [r7, #20]
 8001884:	f7ff ff8e 	bl	80017a4 <NVIC_EncodePriority>
 8001888:	4602      	mov	r2, r0
 800188a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ff5d 	bl	8001750 <__NVIC_SetPriority>
}
 8001896:	bf00      	nop
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff31 	bl	8001714 <__NVIC_EnableIRQ>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff ffa2 	bl	800180c <SysTick_Config>
 80018c8:	4603      	mov	r3, r0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e037      	b.n	8001958 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2202      	movs	r2, #2
 80018ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80018fe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001902:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800190c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800192c:	68fa      	ldr	r2, [r7, #12]
 800192e:	4313      	orrs	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f000 f97e 	bl	8001c3c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2201      	movs	r2, #1
 800194a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}  
 8001958:	4618      	mov	r0, r3
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d101      	bne.n	8001980 <HAL_DMA_Start_IT+0x20>
 800197c:	2302      	movs	r3, #2
 800197e:	e04a      	b.n	8001a16 <HAL_DMA_Start_IT+0xb6>
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800198e:	2b01      	cmp	r3, #1
 8001990:	d13a      	bne.n	8001a08 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2202      	movs	r2, #2
 8001996:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	639a      	str	r2, [r3, #56]	@ 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f022 0201 	bic.w	r2, r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 f912 	bl	8001be0 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d008      	beq.n	80019d6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f042 020e 	orr.w	r2, r2, #14
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	e00f      	b.n	80019f6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f042 020a 	orr.w	r2, r2, #10
 80019e4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 0204 	bic.w	r2, r2, #4
 80019f4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f042 0201 	orr.w	r2, r2, #1
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	e005      	b.n	8001a14 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001a10:	2302      	movs	r3, #2
 8001a12:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001a14:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a26:	2300      	movs	r3, #0
 8001a28:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d005      	beq.n	8001a40 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2204      	movs	r2, #4
 8001a38:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
 8001a3e:	e027      	b.n	8001a90 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f022 020e 	bic.w	r2, r2, #14
 8001a4e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0201 	bic.w	r2, r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a68:	2101      	movs	r1, #1
 8001a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6e:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d003      	beq.n	8001a90 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	4798      	blx	r3
    } 
  }
  return status;
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b084      	sub	sp, #16
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d024      	beq.n	8001b0c <HAL_DMA_IRQHandler+0x72>
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d01f      	beq.n	8001b0c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0320 	and.w	r3, r3, #32
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d107      	bne.n	8001aea <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0204 	bic.w	r2, r2, #4
 8001ae8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af2:	2104      	movs	r1, #4
 8001af4:	fa01 f202 	lsl.w	r2, r1, r2
 8001af8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d06a      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001b0a:	e065      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b10:	2202      	movs	r2, #2
 8001b12:	409a      	lsls	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_IRQHandler+0xdc>
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0320 	and.w	r3, r3, #32
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d10b      	bne.n	8001b4c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 020a 	bic.w	r2, r2, #10
 8001b42:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b54:	2102      	movs	r1, #2
 8001b56:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d035      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001b74:	e030      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	2208      	movs	r2, #8
 8001b7c:	409a      	lsls	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d028      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d023      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f022 020e 	bic.w	r2, r2, #14
 8001b9e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba8:	2101      	movs	r1, #1
 8001baa:	fa01 f202 	lsl.w	r2, r1, r2
 8001bae:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d004      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	4798      	blx	r3
    }
  }
}  
 8001bd6:	e7ff      	b.n	8001bd8 <HAL_DMA_IRQHandler+0x13e>
 8001bd8:	bf00      	nop
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfc:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b10      	cmp	r3, #16
 8001c0c:	d108      	bne.n	8001c20 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c1e:	e007      	b.n	8001c30 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68ba      	ldr	r2, [r7, #8]
 8001c26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	60da      	str	r2, [r3, #12]
}
 8001c30:	bf00      	nop
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <DMA_CalcBaseAndBitshift+0x34>)
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <DMA_CalcBaseAndBitshift+0x38>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	091b      	lsrs	r3, r3, #4
 8001c56:	009a      	lsls	r2, r3, #2
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a06      	ldr	r2, [pc, #24]	@ (8001c78 <DMA_CalcBaseAndBitshift+0x3c>)
 8001c60:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	bffdfff8 	.word	0xbffdfff8
 8001c74:	cccccccd 	.word	0xcccccccd
 8001c78:	40020000 	.word	0x40020000

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e14e      	b.n	8001f2a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 8140 	beq.w	8001f24 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d005      	beq.n	8001cbc <HAL_GPIO_Init+0x40>
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d130      	bne.n	8001d1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 0201 	and.w	r2, r3, #1
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d017      	beq.n	8001d5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	2203      	movs	r2, #3
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d123      	bne.n	8001dae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	220f      	movs	r2, #15
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	43db      	mvns	r3, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	08da      	lsrs	r2, r3, #3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3208      	adds	r2, #8
 8001da8:	6939      	ldr	r1, [r7, #16]
 8001daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0203 	and.w	r2, r3, #3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 809a 	beq.w	8001f24 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df0:	4b55      	ldr	r3, [pc, #340]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a54      	ldr	r2, [pc, #336]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b52      	ldr	r3, [pc, #328]	@ (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e08:	4a50      	ldr	r2, [pc, #320]	@ (8001f4c <HAL_GPIO_Init+0x2d0>)
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	089b      	lsrs	r3, r3, #2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	220f      	movs	r2, #15
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e32:	d013      	beq.n	8001e5c <HAL_GPIO_Init+0x1e0>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a46      	ldr	r2, [pc, #280]	@ (8001f50 <HAL_GPIO_Init+0x2d4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d00d      	beq.n	8001e58 <HAL_GPIO_Init+0x1dc>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a45      	ldr	r2, [pc, #276]	@ (8001f54 <HAL_GPIO_Init+0x2d8>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d007      	beq.n	8001e54 <HAL_GPIO_Init+0x1d8>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a44      	ldr	r2, [pc, #272]	@ (8001f58 <HAL_GPIO_Init+0x2dc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d101      	bne.n	8001e50 <HAL_GPIO_Init+0x1d4>
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e006      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e50:	2305      	movs	r3, #5
 8001e52:	e004      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e002      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_GPIO_Init+0x1e2>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	f002 0203 	and.w	r2, r2, #3
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	4093      	lsls	r3, r2
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e6e:	4937      	ldr	r1, [pc, #220]	@ (8001f4c <HAL_GPIO_Init+0x2d0>)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7c:	4b37      	ldr	r3, [pc, #220]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ea0:	4a2e      	ldr	r2, [pc, #184]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001eca:	4a24      	ldr	r2, [pc, #144]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ed0:	4b22      	ldr	r3, [pc, #136]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4013      	ands	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ef4:	4a19      	ldr	r2, [pc, #100]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001efa:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f1e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f5c <HAL_GPIO_Init+0x2e0>)
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3301      	adds	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f47f aea9 	bne.w	8001c8c <HAL_GPIO_Init+0x10>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	bf00      	nop
 8001f3e:	371c      	adds	r7, #28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48000800 	.word	0x48000800
 8001f58:	48000c00 	.word	0x48000c00
 8001f5c:	40010400 	.word	0x40010400

08001f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	807b      	strh	r3, [r7, #2]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f70:	787b      	ldrb	r3, [r7, #1]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f76:	887a      	ldrh	r2, [r7, #2]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f7c:	e002      	b.n	8001f84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f7e:	887a      	ldrh	r2, [r7, #2]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fa0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d102      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	f001 b823 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 817d 	beq.w	80022c6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fcc:	4bbc      	ldr	r3, [pc, #752]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d00c      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fd8:	4bb9      	ldr	r3, [pc, #740]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 030c 	and.w	r3, r3, #12
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d15c      	bne.n	800209e <HAL_RCC_OscConfig+0x10e>
 8001fe4:	4bb6      	ldr	r3, [pc, #728]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff0:	d155      	bne.n	800209e <HAL_RCC_OscConfig+0x10e>
 8001ff2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ff6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001ffe:	fa93 f3a3 	rbit	r3, r3
 8002002:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002006:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800200a:	fab3 f383 	clz	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	095b      	lsrs	r3, r3, #5
 8002012:	b2db      	uxtb	r3, r3
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b01      	cmp	r3, #1
 800201c:	d102      	bne.n	8002024 <HAL_RCC_OscConfig+0x94>
 800201e:	4ba8      	ldr	r3, [pc, #672]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	e015      	b.n	8002050 <HAL_RCC_OscConfig+0xc0>
 8002024:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002028:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002030:	fa93 f3a3 	rbit	r3, r3
 8002034:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002038:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800203c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002040:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002044:	fa93 f3a3 	rbit	r3, r3
 8002048:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800204c:	4b9c      	ldr	r3, [pc, #624]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002054:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002058:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800205c:	fa92 f2a2 	rbit	r2, r2
 8002060:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002064:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002068:	fab2 f282 	clz	r2, r2
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	f042 0220 	orr.w	r2, r2, #32
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	f002 021f 	and.w	r2, r2, #31
 8002078:	2101      	movs	r1, #1
 800207a:	fa01 f202 	lsl.w	r2, r1, r2
 800207e:	4013      	ands	r3, r2
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 811f 	beq.w	80022c4 <HAL_RCC_OscConfig+0x334>
 8002086:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800208a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	f040 8116 	bne.w	80022c4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	f000 bfaf 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800209e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020ae:	d106      	bne.n	80020be <HAL_RCC_OscConfig+0x12e>
 80020b0:	4b83      	ldr	r3, [pc, #524]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a82      	ldr	r2, [pc, #520]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	e036      	b.n	800212c <HAL_RCC_OscConfig+0x19c>
 80020be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x158>
 80020ce:	4b7c      	ldr	r3, [pc, #496]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a7b      	ldr	r2, [pc, #492]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b79      	ldr	r3, [pc, #484]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a78      	ldr	r2, [pc, #480]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e021      	b.n	800212c <HAL_RCC_OscConfig+0x19c>
 80020e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x184>
 80020fa:	4b71      	ldr	r3, [pc, #452]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a70      	ldr	r2, [pc, #448]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002100:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4b6e      	ldr	r3, [pc, #440]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a6d      	ldr	r2, [pc, #436]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 800210c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0x19c>
 8002114:	4b6a      	ldr	r3, [pc, #424]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a69      	ldr	r2, [pc, #420]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 800211a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	4b67      	ldr	r3, [pc, #412]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a66      	ldr	r2, [pc, #408]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002126:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800212a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800212c:	4b64      	ldr	r3, [pc, #400]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 800212e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002130:	f023 020f 	bic.w	r2, r3, #15
 8002134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002138:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	495f      	ldr	r1, [pc, #380]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002142:	4313      	orrs	r3, r2
 8002144:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002146:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800214a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d059      	beq.n	800220a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002156:	f7ff fa7b 	bl	8001650 <HAL_GetTick>
 800215a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215e:	e00a      	b.n	8002176 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002160:	f7ff fa76 	bl	8001650 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b64      	cmp	r3, #100	@ 0x64
 800216e:	d902      	bls.n	8002176 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	f000 bf43 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002176:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800217a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002182:	fa93 f3a3 	rbit	r3, r3
 8002186:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800218a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218e:	fab3 f383 	clz	r3, r3
 8002192:	b2db      	uxtb	r3, r3
 8002194:	095b      	lsrs	r3, r3, #5
 8002196:	b2db      	uxtb	r3, r3
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	b2db      	uxtb	r3, r3
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d102      	bne.n	80021a8 <HAL_RCC_OscConfig+0x218>
 80021a2:	4b47      	ldr	r3, [pc, #284]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	e015      	b.n	80021d4 <HAL_RCC_OscConfig+0x244>
 80021a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021ac:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80021b4:	fa93 f3a3 	rbit	r3, r3
 80021b8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80021bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021c0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80021c4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80021c8:	fa93 f3a3 	rbit	r3, r3
 80021cc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80021d0:	4b3b      	ldr	r3, [pc, #236]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 80021d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021d8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80021dc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80021e0:	fa92 f2a2 	rbit	r2, r2
 80021e4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80021e8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80021ec:	fab2 f282 	clz	r2, r2
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	f042 0220 	orr.w	r2, r2, #32
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	f002 021f 	and.w	r2, r2, #31
 80021fc:	2101      	movs	r1, #1
 80021fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0ab      	beq.n	8002160 <HAL_RCC_OscConfig+0x1d0>
 8002208:	e05d      	b.n	80022c6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220a:	f7ff fa21 	bl	8001650 <HAL_GetTick>
 800220e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002212:	e00a      	b.n	800222a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002214:	f7ff fa1c 	bl	8001650 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	2b64      	cmp	r3, #100	@ 0x64
 8002222:	d902      	bls.n	800222a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	f000 bee9 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 800222a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800222e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002232:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002236:	fa93 f3a3 	rbit	r3, r3
 800223a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800223e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002242:	fab3 f383 	clz	r3, r3
 8002246:	b2db      	uxtb	r3, r3
 8002248:	095b      	lsrs	r3, r3, #5
 800224a:	b2db      	uxtb	r3, r3
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d102      	bne.n	800225c <HAL_RCC_OscConfig+0x2cc>
 8002256:	4b1a      	ldr	r3, [pc, #104]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	e015      	b.n	8002288 <HAL_RCC_OscConfig+0x2f8>
 800225c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002260:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002264:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002268:	fa93 f3a3 	rbit	r3, r3
 800226c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002270:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002274:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002278:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002284:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <HAL_RCC_OscConfig+0x330>)
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800228c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002290:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002294:	fa92 f2a2 	rbit	r2, r2
 8002298:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800229c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80022a0:	fab2 f282 	clz	r2, r2
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	f042 0220 	orr.w	r2, r2, #32
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	f002 021f 	and.w	r2, r2, #31
 80022b0:	2101      	movs	r1, #1
 80022b2:	fa01 f202 	lsl.w	r2, r1, r2
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1ab      	bne.n	8002214 <HAL_RCC_OscConfig+0x284>
 80022bc:	e003      	b.n	80022c6 <HAL_RCC_OscConfig+0x336>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 817d 	beq.w	80025d6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022dc:	4ba6      	ldr	r3, [pc, #664]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 030c 	and.w	r3, r3, #12
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00b      	beq.n	8002300 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022e8:	4ba3      	ldr	r3, [pc, #652]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 030c 	and.w	r3, r3, #12
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d172      	bne.n	80023da <HAL_RCC_OscConfig+0x44a>
 80022f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d16c      	bne.n	80023da <HAL_RCC_OscConfig+0x44a>
 8002300:	2302      	movs	r3, #2
 8002302:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002306:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002312:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002316:	fab3 f383 	clz	r3, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	095b      	lsrs	r3, r3, #5
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b01      	cmp	r3, #1
 8002328:	d102      	bne.n	8002330 <HAL_RCC_OscConfig+0x3a0>
 800232a:	4b93      	ldr	r3, [pc, #588]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	e013      	b.n	8002358 <HAL_RCC_OscConfig+0x3c8>
 8002330:	2302      	movs	r3, #2
 8002332:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002336:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800233a:	fa93 f3a3 	rbit	r3, r3
 800233e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002342:	2302      	movs	r3, #2
 8002344:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002348:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002354:	4b88      	ldr	r3, [pc, #544]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 8002356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002358:	2202      	movs	r2, #2
 800235a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800235e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002362:	fa92 f2a2 	rbit	r2, r2
 8002366:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800236a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800236e:	fab2 f282 	clz	r2, r2
 8002372:	b2d2      	uxtb	r2, r2
 8002374:	f042 0220 	orr.w	r2, r2, #32
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	f002 021f 	and.w	r2, r2, #31
 800237e:	2101      	movs	r1, #1
 8002380:	fa01 f202 	lsl.w	r2, r1, r2
 8002384:	4013      	ands	r3, r2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_RCC_OscConfig+0x410>
 800238a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d002      	beq.n	80023a0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	f000 be2e 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a0:	4b75      	ldr	r3, [pc, #468]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	21f8      	movs	r1, #248	@ 0xf8
 80023b6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ba:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80023be:	fa91 f1a1 	rbit	r1, r1
 80023c2:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80023c6:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80023ca:	fab1 f181 	clz	r1, r1
 80023ce:	b2c9      	uxtb	r1, r1
 80023d0:	408b      	lsls	r3, r1
 80023d2:	4969      	ldr	r1, [pc, #420]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d8:	e0fd      	b.n	80025d6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f000 8088 	beq.w	80024fc <HAL_RCC_OscConfig+0x56c>
 80023ec:	2301      	movs	r3, #1
 80023ee:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80023f6:	fa93 f3a3 	rbit	r3, r3
 80023fa:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80023fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002402:	fab3 f383 	clz	r3, r3
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800240c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	461a      	mov	r2, r3
 8002414:	2301      	movs	r3, #1
 8002416:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7ff f91a 	bl	8001650 <HAL_GetTick>
 800241c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002420:	e00a      	b.n	8002438 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002422:	f7ff f915 	bl	8001650 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b02      	cmp	r3, #2
 8002430:	d902      	bls.n	8002438 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	f000 bde2 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002438:	2302      	movs	r3, #2
 800243a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002442:	fa93 f3a3 	rbit	r3, r3
 8002446:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800244a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	095b      	lsrs	r3, r3, #5
 8002456:	b2db      	uxtb	r3, r3
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b01      	cmp	r3, #1
 8002460:	d102      	bne.n	8002468 <HAL_RCC_OscConfig+0x4d8>
 8002462:	4b45      	ldr	r3, [pc, #276]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	e013      	b.n	8002490 <HAL_RCC_OscConfig+0x500>
 8002468:	2302      	movs	r3, #2
 800246a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002472:	fa93 f3a3 	rbit	r3, r3
 8002476:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800247a:	2302      	movs	r3, #2
 800247c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002480:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002484:	fa93 f3a3 	rbit	r3, r3
 8002488:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800248c:	4b3a      	ldr	r3, [pc, #232]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 800248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002490:	2202      	movs	r2, #2
 8002492:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002496:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800249a:	fa92 f2a2 	rbit	r2, r2
 800249e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80024a2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80024a6:	fab2 f282 	clz	r2, r2
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	f042 0220 	orr.w	r2, r2, #32
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	f002 021f 	and.w	r2, r2, #31
 80024b6:	2101      	movs	r1, #1
 80024b8:	fa01 f202 	lsl.w	r2, r1, r2
 80024bc:	4013      	ands	r3, r2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0af      	beq.n	8002422 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	21f8      	movs	r1, #248	@ 0xf8
 80024d8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80024e0:	fa91 f1a1 	rbit	r1, r1
 80024e4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80024e8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80024ec:	fab1 f181 	clz	r1, r1
 80024f0:	b2c9      	uxtb	r1, r1
 80024f2:	408b      	lsls	r3, r1
 80024f4:	4920      	ldr	r1, [pc, #128]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]
 80024fa:	e06c      	b.n	80025d6 <HAL_RCC_OscConfig+0x646>
 80024fc:	2301      	movs	r3, #1
 80024fe:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002506:	fa93 f3a3 	rbit	r3, r3
 800250a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800250e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	b2db      	uxtb	r3, r3
 8002518:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800251c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	461a      	mov	r2, r3
 8002524:	2300      	movs	r3, #0
 8002526:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002528:	f7ff f892 	bl	8001650 <HAL_GetTick>
 800252c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002530:	e00a      	b.n	8002548 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002532:	f7ff f88d 	bl	8001650 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b02      	cmp	r3, #2
 8002540:	d902      	bls.n	8002548 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	f000 bd5a 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002548:	2302      	movs	r3, #2
 800254a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002552:	fa93 f3a3 	rbit	r3, r3
 8002556:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800255a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255e:	fab3 f383 	clz	r3, r3
 8002562:	b2db      	uxtb	r3, r3
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	b2db      	uxtb	r3, r3
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b01      	cmp	r3, #1
 8002570:	d104      	bne.n	800257c <HAL_RCC_OscConfig+0x5ec>
 8002572:	4b01      	ldr	r3, [pc, #4]	@ (8002578 <HAL_RCC_OscConfig+0x5e8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	e015      	b.n	80025a4 <HAL_RCC_OscConfig+0x614>
 8002578:	40021000 	.word	0x40021000
 800257c:	2302      	movs	r3, #2
 800257e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800258e:	2302      	movs	r3, #2
 8002590:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002594:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002598:	fa93 f3a3 	rbit	r3, r3
 800259c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80025a0:	4bc8      	ldr	r3, [pc, #800]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 80025a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a4:	2202      	movs	r2, #2
 80025a6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80025aa:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80025ae:	fa92 f2a2 	rbit	r2, r2
 80025b2:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80025b6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80025ba:	fab2 f282 	clz	r2, r2
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	f042 0220 	orr.w	r2, r2, #32
 80025c4:	b2d2      	uxtb	r2, r2
 80025c6:	f002 021f 	and.w	r2, r2, #31
 80025ca:	2101      	movs	r1, #1
 80025cc:	fa01 f202 	lsl.w	r2, r1, r2
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1ad      	bne.n	8002532 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 8110 	beq.w	800280c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d079      	beq.n	80026f0 <HAL_RCC_OscConfig+0x760>
 80025fc:	2301      	movs	r3, #1
 80025fe:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002602:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800260e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	4bab      	ldr	r3, [pc, #684]	@ (80028c8 <HAL_RCC_OscConfig+0x938>)
 800261c:	4413      	add	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	461a      	mov	r2, r3
 8002622:	2301      	movs	r3, #1
 8002624:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002626:	f7ff f813 	bl	8001650 <HAL_GetTick>
 800262a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262e:	e00a      	b.n	8002646 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002630:	f7ff f80e 	bl	8001650 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d902      	bls.n	8002646 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	f000 bcdb 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002646:	2302      	movs	r3, #2
 8002648:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002650:	fa93 f3a3 	rbit	r3, r3
 8002654:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002658:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002660:	2202      	movs	r2, #2
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002668:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	fa93 f2a3 	rbit	r2, r3
 8002672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002676:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002684:	2202      	movs	r2, #2
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	fa93 f2a3 	rbit	r2, r3
 8002696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800269e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a0:	4b88      	ldr	r3, [pc, #544]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 80026a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80026ac:	2102      	movs	r1, #2
 80026ae:	6019      	str	r1, [r3, #0]
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	fa93 f1a3 	rbit	r1, r3
 80026be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026c6:	6019      	str	r1, [r3, #0]
  return result;
 80026c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026cc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	f003 031f 	and.w	r3, r3, #31
 80026e2:	2101      	movs	r1, #1
 80026e4:	fa01 f303 	lsl.w	r3, r1, r3
 80026e8:	4013      	ands	r3, r2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0a0      	beq.n	8002630 <HAL_RCC_OscConfig+0x6a0>
 80026ee:	e08d      	b.n	800280c <HAL_RCC_OscConfig+0x87c>
 80026f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026f8:	2201      	movs	r2, #1
 80026fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002700:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	fa93 f2a3 	rbit	r2, r3
 800270a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002712:	601a      	str	r2, [r3, #0]
  return result;
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800271c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800271e:	fab3 f383 	clz	r3, r3
 8002722:	b2db      	uxtb	r3, r3
 8002724:	461a      	mov	r2, r3
 8002726:	4b68      	ldr	r3, [pc, #416]	@ (80028c8 <HAL_RCC_OscConfig+0x938>)
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	461a      	mov	r2, r3
 800272e:	2300      	movs	r3, #0
 8002730:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002732:	f7fe ff8d 	bl	8001650 <HAL_GetTick>
 8002736:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273a:	e00a      	b.n	8002752 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800273c:	f7fe ff88 	bl	8001650 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d902      	bls.n	8002752 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	f000 bc55 	b.w	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002756:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800275a:	2202      	movs	r2, #2
 800275c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002762:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	fa93 f2a3 	rbit	r2, r3
 800276c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002770:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800277e:	2202      	movs	r2, #2
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002786:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	fa93 f2a3 	rbit	r2, r3
 8002790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002794:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80027a2:	2202      	movs	r2, #2
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027aa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	fa93 f2a3 	rbit	r2, r3
 80027b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027bc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027be:	4b41      	ldr	r3, [pc, #260]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 80027c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027ca:	2102      	movs	r1, #2
 80027cc:	6019      	str	r1, [r3, #0]
 80027ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	fa93 f1a3 	rbit	r1, r3
 80027dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027e4:	6019      	str	r1, [r3, #0]
  return result;
 80027e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ea:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	fab3 f383 	clz	r3, r3
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f003 031f 	and.w	r3, r3, #31
 8002800:	2101      	movs	r1, #1
 8002802:	fa01 f303 	lsl.w	r3, r1, r3
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d197      	bne.n	800273c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800280c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 81a1 	beq.w	8002b64 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002828:	4b26      	ldr	r3, [pc, #152]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d116      	bne.n	8002862 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002834:	4b23      	ldr	r3, [pc, #140]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	4a22      	ldr	r2, [pc, #136]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 800283a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800283e:	61d3      	str	r3, [r2, #28]
 8002840:	4b20      	ldr	r3, [pc, #128]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800284c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002856:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800285a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800285c:	2301      	movs	r3, #1
 800285e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002862:	4b1a      	ldr	r3, [pc, #104]	@ (80028cc <HAL_RCC_OscConfig+0x93c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800286a:	2b00      	cmp	r3, #0
 800286c:	d11a      	bne.n	80028a4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800286e:	4b17      	ldr	r3, [pc, #92]	@ (80028cc <HAL_RCC_OscConfig+0x93c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a16      	ldr	r2, [pc, #88]	@ (80028cc <HAL_RCC_OscConfig+0x93c>)
 8002874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002878:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800287a:	f7fe fee9 	bl	8001650 <HAL_GetTick>
 800287e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002882:	e009      	b.n	8002898 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002884:	f7fe fee4 	bl	8001650 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	2b64      	cmp	r3, #100	@ 0x64
 8002892:	d901      	bls.n	8002898 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e3b1      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <HAL_RCC_OscConfig+0x93c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0ef      	beq.n	8002884 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d10d      	bne.n	80028d0 <HAL_RCC_OscConfig+0x940>
 80028b4:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	4a02      	ldr	r2, [pc, #8]	@ (80028c4 <HAL_RCC_OscConfig+0x934>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6213      	str	r3, [r2, #32]
 80028c0:	e03c      	b.n	800293c <HAL_RCC_OscConfig+0x9ac>
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	10908120 	.word	0x10908120
 80028cc:	40007000 	.word	0x40007000
 80028d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10c      	bne.n	80028fa <HAL_RCC_OscConfig+0x96a>
 80028e0:	4bc1      	ldr	r3, [pc, #772]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	4ac0      	ldr	r2, [pc, #768]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 80028e6:	f023 0301 	bic.w	r3, r3, #1
 80028ea:	6213      	str	r3, [r2, #32]
 80028ec:	4bbe      	ldr	r3, [pc, #760]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	4abd      	ldr	r2, [pc, #756]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 80028f2:	f023 0304 	bic.w	r3, r3, #4
 80028f6:	6213      	str	r3, [r2, #32]
 80028f8:	e020      	b.n	800293c <HAL_RCC_OscConfig+0x9ac>
 80028fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b05      	cmp	r3, #5
 8002908:	d10c      	bne.n	8002924 <HAL_RCC_OscConfig+0x994>
 800290a:	4bb7      	ldr	r3, [pc, #732]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4ab6      	ldr	r2, [pc, #728]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002910:	f043 0304 	orr.w	r3, r3, #4
 8002914:	6213      	str	r3, [r2, #32]
 8002916:	4bb4      	ldr	r3, [pc, #720]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	4ab3      	ldr	r2, [pc, #716]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	6213      	str	r3, [r2, #32]
 8002922:	e00b      	b.n	800293c <HAL_RCC_OscConfig+0x9ac>
 8002924:	4bb0      	ldr	r3, [pc, #704]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	4aaf      	ldr	r2, [pc, #700]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 800292a:	f023 0301 	bic.w	r3, r3, #1
 800292e:	6213      	str	r3, [r2, #32]
 8002930:	4bad      	ldr	r3, [pc, #692]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	4aac      	ldr	r2, [pc, #688]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002936:	f023 0304 	bic.w	r3, r3, #4
 800293a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800293c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002940:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 8081 	beq.w	8002a50 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294e:	f7fe fe7f 	bl	8001650 <HAL_GetTick>
 8002952:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002956:	e00b      	b.n	8002970 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002958:	f7fe fe7a 	bl	8001650 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002968:	4293      	cmp	r3, r2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e345      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002974:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002978:	2202      	movs	r2, #2
 800297a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002980:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	fa93 f2a3 	rbit	r2, r3
 800298a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800298e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002998:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800299c:	2202      	movs	r2, #2
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	fa93 f2a3 	rbit	r2, r3
 80029ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029b6:	601a      	str	r2, [r3, #0]
  return result;
 80029b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029bc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029c0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c2:	fab3 f383 	clz	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d102      	bne.n	80029dc <HAL_RCC_OscConfig+0xa4c>
 80029d6:	4b84      	ldr	r3, [pc, #528]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	e013      	b.n	8002a04 <HAL_RCC_OscConfig+0xa74>
 80029dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029e4:	2202      	movs	r2, #2
 80029e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ec:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	fa93 f2a3 	rbit	r2, r3
 80029f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	4b79      	ldr	r3, [pc, #484]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a08:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002a0c:	2102      	movs	r1, #2
 8002a0e:	6011      	str	r1, [r2, #0]
 8002a10:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a14:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002a18:	6812      	ldr	r2, [r2, #0]
 8002a1a:	fa92 f1a2 	rbit	r1, r2
 8002a1e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a22:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a26:	6011      	str	r1, [r2, #0]
  return result;
 8002a28:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a2c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a30:	6812      	ldr	r2, [r2, #0]
 8002a32:	fab2 f282 	clz	r2, r2
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a3c:	b2d2      	uxtb	r2, r2
 8002a3e:	f002 021f 	and.w	r2, r2, #31
 8002a42:	2101      	movs	r1, #1
 8002a44:	fa01 f202 	lsl.w	r2, r1, r2
 8002a48:	4013      	ands	r3, r2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d084      	beq.n	8002958 <HAL_RCC_OscConfig+0x9c8>
 8002a4e:	e07f      	b.n	8002b50 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a50:	f7fe fdfe 	bl	8001650 <HAL_GetTick>
 8002a54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a58:	e00b      	b.n	8002a72 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a5a:	f7fe fdf9 	bl	8001650 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e2c4      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002a72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a76:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a82:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	fa93 f2a3 	rbit	r2, r3
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002a94:	601a      	str	r2, [r3, #0]
 8002a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	fa93 f2a3 	rbit	r2, r3
 8002ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002ab8:	601a      	str	r2, [r3, #0]
  return result;
 8002aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002abe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002ac2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac4:	fab3 f383 	clz	r3, r3
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	095b      	lsrs	r3, r3, #5
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	f043 0302 	orr.w	r3, r3, #2
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d102      	bne.n	8002ade <HAL_RCC_OscConfig+0xb4e>
 8002ad8:	4b43      	ldr	r3, [pc, #268]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	e013      	b.n	8002b06 <HAL_RCC_OscConfig+0xb76>
 8002ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aee:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	fa93 f2a3 	rbit	r2, r3
 8002af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	4b39      	ldr	r3, [pc, #228]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b06:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b0a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002b0e:	2102      	movs	r1, #2
 8002b10:	6011      	str	r1, [r2, #0]
 8002b12:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b16:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	fa92 f1a2 	rbit	r1, r2
 8002b20:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b24:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b28:	6011      	str	r1, [r2, #0]
  return result;
 8002b2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b2e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	fab2 f282 	clz	r2, r2
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	f002 021f 	and.w	r2, r2, #31
 8002b44:	2101      	movs	r1, #1
 8002b46:	fa01 f202 	lsl.w	r2, r1, r2
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d184      	bne.n	8002a5a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b50:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d105      	bne.n	8002b64 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b58:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	4a22      	ldr	r2, [pc, #136]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002b5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b62:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8242 	beq.w	8002ffa <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b76:	4b1c      	ldr	r3, [pc, #112]	@ (8002be8 <HAL_RCC_OscConfig+0xc58>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	f000 8213 	beq.w	8002faa <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	f040 8162 	bne.w	8002e5a <HAL_RCC_OscConfig+0xeca>
 8002b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002b9e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ba2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	fa93 f2a3 	rbit	r2, r3
 8002bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bba:	601a      	str	r2, [r3, #0]
  return result;
 8002bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bc4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc6:	fab3 f383 	clz	r3, r3
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bd0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	2300      	movs	r3, #0
 8002bda:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bdc:	f7fe fd38 	bl	8001650 <HAL_GetTick>
 8002be0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be4:	e00c      	b.n	8002c00 <HAL_RCC_OscConfig+0xc70>
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe fd30 	bl	8001650 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e1fd      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c04:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002c08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c12:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	fa93 f2a3 	rbit	r2, r3
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c24:	601a      	str	r2, [r3, #0]
  return result;
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c2e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c30:	fab3 f383 	clz	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	095b      	lsrs	r3, r3, #5
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d102      	bne.n	8002c4a <HAL_RCC_OscConfig+0xcba>
 8002c44:	4bb0      	ldr	r3, [pc, #704]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	e027      	b.n	8002c9a <HAL_RCC_OscConfig+0xd0a>
 8002c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	fa93 f2a3 	rbit	r2, r3
 8002c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c74:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002c78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c82:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	fa93 f2a3 	rbit	r2, r3
 8002c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c90:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	4b9c      	ldr	r3, [pc, #624]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c9e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002ca2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ca6:	6011      	str	r1, [r2, #0]
 8002ca8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cac:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002cb0:	6812      	ldr	r2, [r2, #0]
 8002cb2:	fa92 f1a2 	rbit	r1, r2
 8002cb6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cba:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cbe:	6011      	str	r1, [r2, #0]
  return result;
 8002cc0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002cc4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cc8:	6812      	ldr	r2, [r2, #0]
 8002cca:	fab2 f282 	clz	r2, r2
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	f042 0220 	orr.w	r2, r2, #32
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	f002 021f 	and.w	r2, r2, #31
 8002cda:	2101      	movs	r1, #1
 8002cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d182      	bne.n	8002bec <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ce6:	4b88      	ldr	r3, [pc, #544]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002cee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cf2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002cfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cfe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	430b      	orrs	r3, r1
 8002d08:	497f      	ldr	r1, [pc, #508]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	604b      	str	r3, [r1, #4]
 8002d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d12:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002d16:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d20:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	fa93 f2a3 	rbit	r2, r3
 8002d2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d2e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d32:	601a      	str	r2, [r3, #0]
  return result;
 8002d34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d38:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d3c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d3e:	fab3 f383 	clz	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d48:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	461a      	mov	r2, r3
 8002d50:	2301      	movs	r3, #1
 8002d52:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d54:	f7fe fc7c 	bl	8001650 <HAL_GetTick>
 8002d58:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d5c:	e009      	b.n	8002d72 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d5e:	f7fe fc77 	bl	8001650 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e144      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002d72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d76:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d84:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	fa93 f2a3 	rbit	r2, r3
 8002d8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d92:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002d96:	601a      	str	r2, [r3, #0]
  return result;
 8002d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002da0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002da2:	fab3 f383 	clz	r3, r3
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	095b      	lsrs	r3, r3, #5
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d102      	bne.n	8002dbc <HAL_RCC_OscConfig+0xe2c>
 8002db6:	4b54      	ldr	r3, [pc, #336]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	e027      	b.n	8002e0c <HAL_RCC_OscConfig+0xe7c>
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dc4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dce:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	fa93 f2a3 	rbit	r2, r3
 8002dd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ddc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002dea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	fa93 f2a3 	rbit	r2, r3
 8002dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e02:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	4b3f      	ldr	r3, [pc, #252]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e10:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002e14:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e18:	6011      	str	r1, [r2, #0]
 8002e1a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e1e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	fa92 f1a2 	rbit	r1, r2
 8002e28:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e2c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e30:	6011      	str	r1, [r2, #0]
  return result;
 8002e32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e36:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	fab2 f282 	clz	r2, r2
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	f042 0220 	orr.w	r2, r2, #32
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f002 021f 	and.w	r2, r2, #31
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d082      	beq.n	8002d5e <HAL_RCC_OscConfig+0xdce>
 8002e58:	e0cf      	b.n	8002ffa <HAL_RCC_OscConfig+0x106a>
 8002e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002e62:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e6c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	fa93 f2a3 	rbit	r2, r3
 8002e76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e7a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e7e:	601a      	str	r2, [r3, #0]
  return result;
 8002e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e84:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e88:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e94:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7fe fbd6 	bl	8001650 <HAL_GetTick>
 8002ea4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ea8:	e009      	b.n	8002ebe <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eaa:	f7fe fbd1 	bl	8001650 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e09e      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
 8002ebe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ec6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002eca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	fa93 f2a3 	rbit	r2, r3
 8002eda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ede:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ee2:	601a      	str	r2, [r3, #0]
  return result;
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002eec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eee:	fab3 f383 	clz	r3, r3
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	095b      	lsrs	r3, r3, #5
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d104      	bne.n	8002f0c <HAL_RCC_OscConfig+0xf7c>
 8002f02:	4b01      	ldr	r3, [pc, #4]	@ (8002f08 <HAL_RCC_OscConfig+0xf78>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	e029      	b.n	8002f5c <HAL_RCC_OscConfig+0xfcc>
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f10:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f1e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	fa93 f2a3 	rbit	r2, r3
 8002f28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f2c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f36:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002f3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f44:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	fa93 f2a3 	rbit	r2, r3
 8002f4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f52:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	4b2b      	ldr	r3, [pc, #172]	@ (8003008 <HAL_RCC_OscConfig+0x1078>)
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f60:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002f64:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f68:	6011      	str	r1, [r2, #0]
 8002f6a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f6e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	fa92 f1a2 	rbit	r1, r2
 8002f78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f7c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f80:	6011      	str	r1, [r2, #0]
  return result;
 8002f82:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f86:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	fab2 f282 	clz	r2, r2
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	f042 0220 	orr.w	r2, r2, #32
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	f002 021f 	and.w	r2, r2, #31
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d180      	bne.n	8002eaa <HAL_RCC_OscConfig+0xf1a>
 8002fa8:	e027      	b.n	8002ffa <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d101      	bne.n	8002fbe <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e01e      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fbe:	4b12      	ldr	r3, [pc, #72]	@ (8003008 <HAL_RCC_OscConfig+0x1078>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002fc6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002fca:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d10b      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002fde:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002fe2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d001      	beq.n	8002ffa <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e000      	b.n	8002ffc <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40021000 	.word	0x40021000

0800300c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b09e      	sub	sp, #120	@ 0x78
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e162      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003024:	4b90      	ldr	r3, [pc, #576]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d910      	bls.n	8003054 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003032:	4b8d      	ldr	r3, [pc, #564]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f023 0207 	bic.w	r2, r3, #7
 800303a:	498b      	ldr	r1, [pc, #556]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	4313      	orrs	r3, r2
 8003040:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003042:	4b89      	ldr	r3, [pc, #548]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	683a      	ldr	r2, [r7, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d001      	beq.n	8003054 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e14a      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d008      	beq.n	8003072 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003060:	4b82      	ldr	r3, [pc, #520]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	497f      	ldr	r1, [pc, #508]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 800306e:	4313      	orrs	r3, r2
 8003070:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	f000 80dc 	beq.w	8003238 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d13c      	bne.n	8003102 <HAL_RCC_ClockConfig+0xf6>
 8003088:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800308c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003090:	fa93 f3a3 	rbit	r3, r3
 8003094:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003096:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	095b      	lsrs	r3, r3, #5
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d102      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xa6>
 80030ac:	4b6f      	ldr	r3, [pc, #444]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	e00f      	b.n	80030d2 <HAL_RCC_ClockConfig+0xc6>
 80030b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030b6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030ba:	fa93 f3a3 	rbit	r3, r3
 80030be:	667b      	str	r3, [r7, #100]	@ 0x64
 80030c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80030c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030c8:	fa93 f3a3 	rbit	r3, r3
 80030cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030ce:	4b67      	ldr	r3, [pc, #412]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030d6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80030d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030da:	fa92 f2a2 	rbit	r2, r2
 80030de:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80030e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80030e2:	fab2 f282 	clz	r2, r2
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	f042 0220 	orr.w	r2, r2, #32
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	f002 021f 	and.w	r2, r2, #31
 80030f2:	2101      	movs	r1, #1
 80030f4:	fa01 f202 	lsl.w	r2, r1, r2
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d17b      	bne.n	80031f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e0f3      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d13c      	bne.n	8003184 <HAL_RCC_ClockConfig+0x178>
 800310a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800310e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003112:	fa93 f3a3 	rbit	r3, r3
 8003116:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800311a:	fab3 f383 	clz	r3, r3
 800311e:	b2db      	uxtb	r3, r3
 8003120:	095b      	lsrs	r3, r3, #5
 8003122:	b2db      	uxtb	r3, r3
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b01      	cmp	r3, #1
 800312c:	d102      	bne.n	8003134 <HAL_RCC_ClockConfig+0x128>
 800312e:	4b4f      	ldr	r3, [pc, #316]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	e00f      	b.n	8003154 <HAL_RCC_ClockConfig+0x148>
 8003134:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003138:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800313c:	fa93 f3a3 	rbit	r3, r3
 8003140:	647b      	str	r3, [r7, #68]	@ 0x44
 8003142:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003146:	643b      	str	r3, [r7, #64]	@ 0x40
 8003148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800314a:	fa93 f3a3 	rbit	r3, r3
 800314e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003150:	4b46      	ldr	r3, [pc, #280]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003158:	63ba      	str	r2, [r7, #56]	@ 0x38
 800315a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800315c:	fa92 f2a2 	rbit	r2, r2
 8003160:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003162:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003164:	fab2 f282 	clz	r2, r2
 8003168:	b2d2      	uxtb	r2, r2
 800316a:	f042 0220 	orr.w	r2, r2, #32
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	f002 021f 	and.w	r2, r2, #31
 8003174:	2101      	movs	r1, #1
 8003176:	fa01 f202 	lsl.w	r2, r1, r2
 800317a:	4013      	ands	r3, r2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d13a      	bne.n	80031f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0b2      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
 8003184:	2302      	movs	r3, #2
 8003186:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318a:	fa93 f3a3 	rbit	r3, r3
 800318e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003192:	fab3 f383 	clz	r3, r3
 8003196:	b2db      	uxtb	r3, r3
 8003198:	095b      	lsrs	r3, r3, #5
 800319a:	b2db      	uxtb	r3, r3
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d102      	bne.n	80031ac <HAL_RCC_ClockConfig+0x1a0>
 80031a6:	4b31      	ldr	r3, [pc, #196]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	e00d      	b.n	80031c8 <HAL_RCC_ClockConfig+0x1bc>
 80031ac:	2302      	movs	r3, #2
 80031ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b2:	fa93 f3a3 	rbit	r3, r3
 80031b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80031b8:	2302      	movs	r3, #2
 80031ba:	623b      	str	r3, [r7, #32]
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	fa93 f3a3 	rbit	r3, r3
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	4b29      	ldr	r3, [pc, #164]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	2202      	movs	r2, #2
 80031ca:	61ba      	str	r2, [r7, #24]
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	fa92 f2a2 	rbit	r2, r2
 80031d2:	617a      	str	r2, [r7, #20]
  return result;
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	fab2 f282 	clz	r2, r2
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	f042 0220 	orr.w	r2, r2, #32
 80031e0:	b2d2      	uxtb	r2, r2
 80031e2:	f002 021f 	and.w	r2, r2, #31
 80031e6:	2101      	movs	r1, #1
 80031e8:	fa01 f202 	lsl.w	r2, r1, r2
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e079      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031f6:	4b1d      	ldr	r3, [pc, #116]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f023 0203 	bic.w	r2, r3, #3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	491a      	ldr	r1, [pc, #104]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 8003204:	4313      	orrs	r3, r2
 8003206:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003208:	f7fe fa22 	bl	8001650 <HAL_GetTick>
 800320c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320e:	e00a      	b.n	8003226 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003210:	f7fe fa1e 	bl	8001650 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321e:	4293      	cmp	r3, r2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e061      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003226:	4b11      	ldr	r3, [pc, #68]	@ (800326c <HAL_RCC_ClockConfig+0x260>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f003 020c 	and.w	r2, r3, #12
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	429a      	cmp	r2, r3
 8003236:	d1eb      	bne.n	8003210 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003238:	4b0b      	ldr	r3, [pc, #44]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d214      	bcs.n	8003270 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003246:	4b08      	ldr	r3, [pc, #32]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f023 0207 	bic.w	r2, r3, #7
 800324e:	4906      	ldr	r1, [pc, #24]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	4313      	orrs	r3, r2
 8003254:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003256:	4b04      	ldr	r3, [pc, #16]	@ (8003268 <HAL_RCC_ClockConfig+0x25c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d005      	beq.n	8003270 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e040      	b.n	80032ea <HAL_RCC_ClockConfig+0x2de>
 8003268:	40022000 	.word	0x40022000
 800326c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800327c:	4b1d      	ldr	r3, [pc, #116]	@ (80032f4 <HAL_RCC_ClockConfig+0x2e8>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	491a      	ldr	r1, [pc, #104]	@ (80032f4 <HAL_RCC_ClockConfig+0x2e8>)
 800328a:	4313      	orrs	r3, r2
 800328c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d009      	beq.n	80032ae <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800329a:	4b16      	ldr	r3, [pc, #88]	@ (80032f4 <HAL_RCC_ClockConfig+0x2e8>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4912      	ldr	r1, [pc, #72]	@ (80032f4 <HAL_RCC_ClockConfig+0x2e8>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80032ae:	f000 f829 	bl	8003304 <HAL_RCC_GetSysClockFreq>
 80032b2:	4601      	mov	r1, r0
 80032b4:	4b0f      	ldr	r3, [pc, #60]	@ (80032f4 <HAL_RCC_ClockConfig+0x2e8>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032bc:	22f0      	movs	r2, #240	@ 0xf0
 80032be:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	fa92 f2a2 	rbit	r2, r2
 80032c6:	60fa      	str	r2, [r7, #12]
  return result;
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	fab2 f282 	clz	r2, r2
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	40d3      	lsrs	r3, r2
 80032d2:	4a09      	ldr	r2, [pc, #36]	@ (80032f8 <HAL_RCC_ClockConfig+0x2ec>)
 80032d4:	5cd3      	ldrb	r3, [r2, r3]
 80032d6:	fa21 f303 	lsr.w	r3, r1, r3
 80032da:	4a08      	ldr	r2, [pc, #32]	@ (80032fc <HAL_RCC_ClockConfig+0x2f0>)
 80032dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80032de:	4b08      	ldr	r3, [pc, #32]	@ (8003300 <HAL_RCC_ClockConfig+0x2f4>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fe f970 	bl	80015c8 <HAL_InitTick>
  
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3778      	adds	r7, #120	@ 0x78
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000
 80032f8:	08006698 	.word	0x08006698
 80032fc:	20000000 	.word	0x20000000
 8003300:	20000004 	.word	0x20000004

08003304 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	b08b      	sub	sp, #44	@ 0x2c
 8003308:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	61fb      	str	r3, [r7, #28]
 800330e:	2300      	movs	r3, #0
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	2300      	movs	r3, #0
 8003314:	627b      	str	r3, [r7, #36]	@ 0x24
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800331e:	4b29      	ldr	r3, [pc, #164]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	2b04      	cmp	r3, #4
 800332c:	d002      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x30>
 800332e:	2b08      	cmp	r3, #8
 8003330:	d003      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0x36>
 8003332:	e03c      	b.n	80033ae <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003334:	4b24      	ldr	r3, [pc, #144]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003336:	623b      	str	r3, [r7, #32]
      break;
 8003338:	e03c      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003340:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8003344:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003346:	68ba      	ldr	r2, [r7, #8]
 8003348:	fa92 f2a2 	rbit	r2, r2
 800334c:	607a      	str	r2, [r7, #4]
  return result;
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	fab2 f282 	clz	r2, r2
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	40d3      	lsrs	r3, r2
 8003358:	4a1c      	ldr	r2, [pc, #112]	@ (80033cc <HAL_RCC_GetSysClockFreq+0xc8>)
 800335a:	5cd3      	ldrb	r3, [r2, r3]
 800335c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800335e:	4b19      	ldr	r3, [pc, #100]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	220f      	movs	r2, #15
 8003368:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	fa92 f2a2 	rbit	r2, r2
 8003370:	60fa      	str	r2, [r7, #12]
  return result;
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	fab2 f282 	clz	r2, r2
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	40d3      	lsrs	r3, r2
 800337c:	4a14      	ldr	r2, [pc, #80]	@ (80033d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800337e:	5cd3      	ldrb	r3, [r2, r3]
 8003380:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800338c:	4a0e      	ldr	r2, [pc, #56]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	fbb2 f2f3 	udiv	r2, r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	627b      	str	r3, [r7, #36]	@ 0x24
 800339c:	e004      	b.n	80033a8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	4a0c      	ldr	r2, [pc, #48]	@ (80033d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80033a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033aa:	623b      	str	r3, [r7, #32]
      break;
 80033ac:	e002      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033ae:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80033b0:	623b      	str	r3, [r7, #32]
      break;
 80033b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033b4:	6a3b      	ldr	r3, [r7, #32]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	372c      	adds	r7, #44	@ 0x2c
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40021000 	.word	0x40021000
 80033c8:	007a1200 	.word	0x007a1200
 80033cc:	080066b0 	.word	0x080066b0
 80033d0:	080066c0 	.word	0x080066c0
 80033d4:	003d0900 	.word	0x003d0900

080033d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033dc:	4b03      	ldr	r3, [pc, #12]	@ (80033ec <HAL_RCC_GetHCLKFreq+0x14>)
 80033de:	681b      	ldr	r3, [r3, #0]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	20000000 	.word	0x20000000

080033f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b082      	sub	sp, #8
 80033f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80033f6:	f7ff ffef 	bl	80033d8 <HAL_RCC_GetHCLKFreq>
 80033fa:	4601      	mov	r1, r0
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003404:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003408:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	fa92 f2a2 	rbit	r2, r2
 8003410:	603a      	str	r2, [r7, #0]
  return result;
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	fab2 f282 	clz	r2, r2
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	40d3      	lsrs	r3, r2
 800341c:	4a04      	ldr	r2, [pc, #16]	@ (8003430 <HAL_RCC_GetPCLK1Freq+0x40>)
 800341e:	5cd3      	ldrb	r3, [r2, r3]
 8003420:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000
 8003430:	080066a8 	.word	0x080066a8

08003434 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800343a:	f7ff ffcd 	bl	80033d8 <HAL_RCC_GetHCLKFreq>
 800343e:	4601      	mov	r1, r0
 8003440:	4b0b      	ldr	r3, [pc, #44]	@ (8003470 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003448:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800344c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	fa92 f2a2 	rbit	r2, r2
 8003454:	603a      	str	r2, [r7, #0]
  return result;
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	fab2 f282 	clz	r2, r2
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	40d3      	lsrs	r3, r2
 8003460:	4a04      	ldr	r2, [pc, #16]	@ (8003474 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003462:	5cd3      	ldrb	r3, [r2, r3]
 8003464:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003468:	4618      	mov	r0, r3
 800346a:	3708      	adds	r7, #8
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40021000 	.word	0x40021000
 8003474:	080066a8 	.word	0x080066a8

08003478 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b092      	sub	sp, #72	@ 0x48
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003480:	2300      	movs	r3, #0
 8003482:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003488:	2300      	movs	r3, #0
 800348a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 80d4 	beq.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800349c:	4b4e      	ldr	r3, [pc, #312]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349e:	69db      	ldr	r3, [r3, #28]
 80034a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10e      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034a8:	4b4b      	ldr	r3, [pc, #300]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	4a4a      	ldr	r2, [pc, #296]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034b2:	61d3      	str	r3, [r2, #28]
 80034b4:	4b48      	ldr	r3, [pc, #288]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034bc:	60bb      	str	r3, [r7, #8]
 80034be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034c0:	2301      	movs	r3, #1
 80034c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c6:	4b45      	ldr	r3, [pc, #276]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d118      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034d2:	4b42      	ldr	r3, [pc, #264]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a41      	ldr	r2, [pc, #260]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034dc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034de:	f7fe f8b7 	bl	8001650 <HAL_GetTick>
 80034e2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e4:	e008      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e6:	f7fe f8b3 	bl	8001650 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b64      	cmp	r3, #100	@ 0x64
 80034f2:	d901      	bls.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e14b      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f8:	4b38      	ldr	r3, [pc, #224]	@ (80035dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003504:	4b34      	ldr	r3, [pc, #208]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003506:	6a1b      	ldr	r3, [r3, #32]
 8003508:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800350c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800350e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 8084 	beq.w	800361e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800351e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003520:	429a      	cmp	r2, r3
 8003522:	d07c      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003524:	4b2c      	ldr	r3, [pc, #176]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800352c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800352e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003532:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003536:	fa93 f3a3 	rbit	r3, r3
 800353a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800353c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	461a      	mov	r2, r3
 8003546:	4b26      	ldr	r3, [pc, #152]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	461a      	mov	r2, r3
 800354e:	2301      	movs	r3, #1
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800355a:	fa93 f3a3 	rbit	r3, r3
 800355e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003562:	fab3 f383 	clz	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	461a      	mov	r2, r3
 800356a:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	461a      	mov	r2, r3
 8003572:	2300      	movs	r3, #0
 8003574:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003576:	4a18      	ldr	r2, [pc, #96]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800357c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d04b      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003586:	f7fe f863 	bl	8001650 <HAL_GetTick>
 800358a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358c:	e00a      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358e:	f7fe f85f 	bl	8001650 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359c:	4293      	cmp	r3, r2
 800359e:	d901      	bls.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e0f5      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80035a4:	2302      	movs	r3, #2
 80035a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035aa:	fa93 f3a3 	rbit	r3, r3
 80035ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b0:	2302      	movs	r3, #2
 80035b2:	623b      	str	r3, [r7, #32]
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	fa93 f3a3 	rbit	r3, r3
 80035ba:	61fb      	str	r3, [r7, #28]
  return result;
 80035bc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035be:	fab3 f383 	clz	r3, r3
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	095b      	lsrs	r3, r3, #5
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	f043 0302 	orr.w	r3, r3, #2
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d108      	bne.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80035d2:	4b01      	ldr	r3, [pc, #4]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	e00d      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80035d8:	40021000 	.word	0x40021000
 80035dc:	40007000 	.word	0x40007000
 80035e0:	10908100 	.word	0x10908100
 80035e4:	2302      	movs	r3, #2
 80035e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	fa93 f3a3 	rbit	r3, r3
 80035ee:	617b      	str	r3, [r7, #20]
 80035f0:	4b69      	ldr	r3, [pc, #420]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80035f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f4:	2202      	movs	r2, #2
 80035f6:	613a      	str	r2, [r7, #16]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	fa92 f2a2 	rbit	r2, r2
 80035fe:	60fa      	str	r2, [r7, #12]
  return result;
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	fab2 f282 	clz	r2, r2
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800360c:	b2d2      	uxtb	r2, r2
 800360e:	f002 021f 	and.w	r2, r2, #31
 8003612:	2101      	movs	r1, #1
 8003614:	fa01 f202 	lsl.w	r2, r1, r2
 8003618:	4013      	ands	r3, r2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d0b7      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800361e:	4b5e      	ldr	r3, [pc, #376]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	495b      	ldr	r1, [pc, #364]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800362c:	4313      	orrs	r3, r2
 800362e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003630:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003634:	2b01      	cmp	r3, #1
 8003636:	d105      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003638:	4b57      	ldr	r3, [pc, #348]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	4a56      	ldr	r2, [pc, #344]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800363e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003642:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d008      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003650:	4b51      	ldr	r3, [pc, #324]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003654:	f023 0203 	bic.w	r2, r3, #3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	494e      	ldr	r1, [pc, #312]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800365e:	4313      	orrs	r3, r2
 8003660:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0320 	and.w	r3, r3, #32
 800366a:	2b00      	cmp	r3, #0
 800366c:	d008      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800366e:	4b4a      	ldr	r3, [pc, #296]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003672:	f023 0210 	bic.w	r2, r3, #16
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	4947      	ldr	r1, [pc, #284]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800367c:	4313      	orrs	r3, r2
 800367e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800368c:	4b42      	ldr	r3, [pc, #264]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003698:	493f      	ldr	r1, [pc, #252]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800369a:	4313      	orrs	r3, r2
 800369c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d008      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	f023 0220 	bic.w	r2, r3, #32
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	4938      	ldr	r1, [pc, #224]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036c8:	4b33      	ldr	r3, [pc, #204]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036cc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	4930      	ldr	r1, [pc, #192]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d008      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	4929      	ldr	r1, [pc, #164]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003700:	2b00      	cmp	r3, #0
 8003702:	d008      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003704:	4b24      	ldr	r3, [pc, #144]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003708:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	4921      	ldr	r1, [pc, #132]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003712:	4313      	orrs	r3, r2
 8003714:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d008      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003722:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	491a      	ldr	r1, [pc, #104]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003730:	4313      	orrs	r3, r2
 8003732:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003740:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003744:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	4912      	ldr	r1, [pc, #72]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800374e:	4313      	orrs	r3, r2
 8003750:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d008      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003762:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376a:	490b      	ldr	r1, [pc, #44]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800376c:	4313      	orrs	r3, r2
 800376e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800377c:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800377e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003780:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	4903      	ldr	r1, [pc, #12]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800378a:	4313      	orrs	r3, r2
 800378c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3748      	adds	r7, #72	@ 0x48
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000

0800379c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e049      	b.n	8003842 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7fd fdb0 	bl	8001328 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3304      	adds	r3, #4
 80037d8:	4619      	mov	r1, r3
 80037da:	4610      	mov	r0, r2
 80037dc:	f000 fe46 	bl	800446c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b082      	sub	sp, #8
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e049      	b.n	80038f0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003862:	b2db      	uxtb	r3, r3
 8003864:	2b00      	cmp	r3, #0
 8003866:	d106      	bne.n	8003876 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f841 	bl	80038f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2202      	movs	r2, #2
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	3304      	adds	r3, #4
 8003886:	4619      	mov	r1, r3
 8003888:	4610      	mov	r0, r2
 800388a:	f000 fdef 	bl	800446c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
 8003918:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d109      	bne.n	8003938 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	bf0c      	ite	eq
 8003930:	2301      	moveq	r3, #1
 8003932:	2300      	movne	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e03c      	b.n	80039b2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	2b04      	cmp	r3, #4
 800393c:	d109      	bne.n	8003952 <HAL_TIM_PWM_Start_DMA+0x46>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	bf0c      	ite	eq
 800394a:	2301      	moveq	r3, #1
 800394c:	2300      	movne	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	e02f      	b.n	80039b2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	2b08      	cmp	r3, #8
 8003956:	d109      	bne.n	800396c <HAL_TIM_PWM_Start_DMA+0x60>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	bf0c      	ite	eq
 8003964:	2301      	moveq	r3, #1
 8003966:	2300      	movne	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e022      	b.n	80039b2 <HAL_TIM_PWM_Start_DMA+0xa6>
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d109      	bne.n	8003986 <HAL_TIM_PWM_Start_DMA+0x7a>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	bf0c      	ite	eq
 800397e:	2301      	moveq	r3, #1
 8003980:	2300      	movne	r3, #0
 8003982:	b2db      	uxtb	r3, r3
 8003984:	e015      	b.n	80039b2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2b10      	cmp	r3, #16
 800398a:	d109      	bne.n	80039a0 <HAL_TIM_PWM_Start_DMA+0x94>
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	bf0c      	ite	eq
 8003998:	2301      	moveq	r3, #1
 800399a:	2300      	movne	r3, #0
 800399c:	b2db      	uxtb	r3, r3
 800399e:	e008      	b.n	80039b2 <HAL_TIM_PWM_Start_DMA+0xa6>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80039b6:	2302      	movs	r3, #2
 80039b8:	e192      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d109      	bne.n	80039d4 <HAL_TIM_PWM_Start_DMA+0xc8>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	bf0c      	ite	eq
 80039cc:	2301      	moveq	r3, #1
 80039ce:	2300      	movne	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	e03c      	b.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x142>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d109      	bne.n	80039ee <HAL_TIM_PWM_Start_DMA+0xe2>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	bf0c      	ite	eq
 80039e6:	2301      	moveq	r3, #1
 80039e8:	2300      	movne	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	e02f      	b.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x142>
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d109      	bne.n	8003a08 <HAL_TIM_PWM_Start_DMA+0xfc>
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	bf0c      	ite	eq
 8003a00:	2301      	moveq	r3, #1
 8003a02:	2300      	movne	r3, #0
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	e022      	b.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x142>
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b0c      	cmp	r3, #12
 8003a0c:	d109      	bne.n	8003a22 <HAL_TIM_PWM_Start_DMA+0x116>
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	bf0c      	ite	eq
 8003a1a:	2301      	moveq	r3, #1
 8003a1c:	2300      	movne	r3, #0
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	e015      	b.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x142>
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b10      	cmp	r3, #16
 8003a26:	d109      	bne.n	8003a3c <HAL_TIM_PWM_Start_DMA+0x130>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	bf0c      	ite	eq
 8003a34:	2301      	moveq	r3, #1
 8003a36:	2300      	movne	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	e008      	b.n	8003a4e <HAL_TIM_PWM_Start_DMA+0x142>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	bf0c      	ite	eq
 8003a48:	2301      	moveq	r3, #1
 8003a4a:	2300      	movne	r3, #0
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d034      	beq.n	8003abc <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_TIM_PWM_Start_DMA+0x152>
 8003a58:	887b      	ldrh	r3, [r7, #2]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e13e      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d104      	bne.n	8003a72 <HAL_TIM_PWM_Start_DMA+0x166>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a70:	e026      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d104      	bne.n	8003a82 <HAL_TIM_PWM_Start_DMA+0x176>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a80:	e01e      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d104      	bne.n	8003a92 <HAL_TIM_PWM_Start_DMA+0x186>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a90:	e016      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b0c      	cmp	r3, #12
 8003a96:	d104      	bne.n	8003aa2 <HAL_TIM_PWM_Start_DMA+0x196>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2202      	movs	r2, #2
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003aa0:	e00e      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b10      	cmp	r3, #16
 8003aa6:	d104      	bne.n	8003ab2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2202      	movs	r2, #2
 8003aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ab0:	e006      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003aba:	e001      	b.n	8003ac0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e10f      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
  }

  switch (Channel)
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	2b0c      	cmp	r3, #12
 8003ac4:	f200 80ae 	bhi.w	8003c24 <HAL_TIM_PWM_Start_DMA+0x318>
 8003ac8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ad0 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8003aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ace:	bf00      	nop
 8003ad0:	08003b05 	.word	0x08003b05
 8003ad4:	08003c25 	.word	0x08003c25
 8003ad8:	08003c25 	.word	0x08003c25
 8003adc:	08003c25 	.word	0x08003c25
 8003ae0:	08003b4d 	.word	0x08003b4d
 8003ae4:	08003c25 	.word	0x08003c25
 8003ae8:	08003c25 	.word	0x08003c25
 8003aec:	08003c25 	.word	0x08003c25
 8003af0:	08003b95 	.word	0x08003b95
 8003af4:	08003c25 	.word	0x08003c25
 8003af8:	08003c25 	.word	0x08003c25
 8003afc:	08003c25 	.word	0x08003c25
 8003b00:	08003bdd 	.word	0x08003bdd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	4a77      	ldr	r2, [pc, #476]	@ (8003ce8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8003b0a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b10:	4a76      	ldr	r2, [pc, #472]	@ (8003cec <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8003b12:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b18:	4a75      	ldr	r2, [pc, #468]	@ (8003cf0 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8003b1a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3334      	adds	r3, #52	@ 0x34
 8003b28:	461a      	mov	r2, r3
 8003b2a:	887b      	ldrh	r3, [r7, #2]
 8003b2c:	f7fd ff18 	bl	8001960 <HAL_DMA_Start_IT>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0d2      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b48:	60da      	str	r2, [r3, #12]
      break;
 8003b4a:	e06e      	b.n	8003c2a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	4a65      	ldr	r2, [pc, #404]	@ (8003ce8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8003b52:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	4a64      	ldr	r2, [pc, #400]	@ (8003cec <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8003b5a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b60:	4a63      	ldr	r2, [pc, #396]	@ (8003cf0 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8003b62:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003b68:	6879      	ldr	r1, [r7, #4]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	3338      	adds	r3, #56	@ 0x38
 8003b70:	461a      	mov	r2, r3
 8003b72:	887b      	ldrh	r3, [r7, #2]
 8003b74:	f7fd fef4 	bl	8001960 <HAL_DMA_Start_IT>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0ae      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68da      	ldr	r2, [r3, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b90:	60da      	str	r2, [r3, #12]
      break;
 8003b92:	e04a      	b.n	8003c2a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	4a53      	ldr	r2, [pc, #332]	@ (8003ce8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8003b9a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba0:	4a52      	ldr	r2, [pc, #328]	@ (8003cec <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8003ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ba8:	4a51      	ldr	r2, [pc, #324]	@ (8003cf0 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8003baa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	333c      	adds	r3, #60	@ 0x3c
 8003bb8:	461a      	mov	r2, r3
 8003bba:	887b      	ldrh	r3, [r7, #2]
 8003bbc:	f7fd fed0 	bl	8001960 <HAL_DMA_Start_IT>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e08a      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bd8:	60da      	str	r2, [r3, #12]
      break;
 8003bda:	e026      	b.n	8003c2a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be0:	4a41      	ldr	r2, [pc, #260]	@ (8003ce8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8003be2:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be8:	4a40      	ldr	r2, [pc, #256]	@ (8003cec <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8003bea:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf0:	4a3f      	ldr	r2, [pc, #252]	@ (8003cf0 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8003bf2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3340      	adds	r3, #64	@ 0x40
 8003c00:	461a      	mov	r2, r3
 8003c02:	887b      	ldrh	r3, [r7, #2]
 8003c04:	f7fd feac 	bl	8001960 <HAL_DMA_Start_IT>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e066      	b.n	8003ce0 <HAL_TIM_PWM_Start_DMA+0x3d4>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c20:	60da      	str	r2, [r3, #12]
      break;
 8003c22:	e002      	b.n	8003c2a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	75fb      	strb	r3, [r7, #23]
      break;
 8003c28:	bf00      	nop
  }

  if (status == HAL_OK)
 8003c2a:	7dfb      	ldrb	r3, [r7, #23]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d156      	bne.n	8003cde <HAL_TIM_PWM_Start_DMA+0x3d2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2201      	movs	r2, #1
 8003c36:	68b9      	ldr	r1, [r7, #8]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 ffc5 	bl	8004bc8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf4 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003cf8 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a29      	ldr	r2, [pc, #164]	@ (8003cfc <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_TIM_PWM_Start_DMA+0x35a>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a27      	ldr	r2, [pc, #156]	@ (8003d00 <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d101      	bne.n	8003c6a <HAL_TIM_PWM_Start_DMA+0x35e>
 8003c66:	2301      	movs	r3, #1
 8003c68:	e000      	b.n	8003c6c <HAL_TIM_PWM_Start_DMA+0x360>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d007      	beq.n	8003c80 <HAL_TIM_PWM_Start_DMA+0x374>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c7e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a1b      	ldr	r2, [pc, #108]	@ (8003cf4 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d009      	beq.n	8003c9e <HAL_TIM_PWM_Start_DMA+0x392>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c92:	d004      	beq.n	8003c9e <HAL_TIM_PWM_Start_DMA+0x392>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a17      	ldr	r2, [pc, #92]	@ (8003cf8 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d115      	bne.n	8003cca <HAL_TIM_PWM_Start_DMA+0x3be>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	4b17      	ldr	r3, [pc, #92]	@ (8003d04 <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b06      	cmp	r3, #6
 8003cae:	d015      	beq.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x3d0>
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb6:	d011      	beq.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x3d0>
      {
        __HAL_TIM_ENABLE(htim);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cc8:	e008      	b.n	8003cdc <HAL_TIM_PWM_Start_DMA+0x3d0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f042 0201 	orr.w	r2, r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	e000      	b.n	8003cde <HAL_TIM_PWM_Start_DMA+0x3d2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cdc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	0800435d 	.word	0x0800435d
 8003cec:	08004405 	.word	0x08004405
 8003cf0:	080042cb 	.word	0x080042cb
 8003cf4:	40012c00 	.word	0x40012c00
 8003cf8:	40014000 	.word	0x40014000
 8003cfc:	40014400 	.word	0x40014400
 8003d00:	40014800 	.word	0x40014800
 8003d04:	00010007 	.word	0x00010007

08003d08 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d12:	2300      	movs	r3, #0
 8003d14:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2b0c      	cmp	r3, #12
 8003d1a:	d855      	bhi.n	8003dc8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8003d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003d24 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8003d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d22:	bf00      	nop
 8003d24:	08003d59 	.word	0x08003d59
 8003d28:	08003dc9 	.word	0x08003dc9
 8003d2c:	08003dc9 	.word	0x08003dc9
 8003d30:	08003dc9 	.word	0x08003dc9
 8003d34:	08003d75 	.word	0x08003d75
 8003d38:	08003dc9 	.word	0x08003dc9
 8003d3c:	08003dc9 	.word	0x08003dc9
 8003d40:	08003dc9 	.word	0x08003dc9
 8003d44:	08003d91 	.word	0x08003d91
 8003d48:	08003dc9 	.word	0x08003dc9
 8003d4c:	08003dc9 	.word	0x08003dc9
 8003d50:	08003dc9 	.word	0x08003dc9
 8003d54:	08003dad 	.word	0x08003dad
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003d66:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fd fe56 	bl	8001a1e <HAL_DMA_Abort_IT>
      break;
 8003d72:	e02c      	b.n	8003dce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d82:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7fd fe48 	bl	8001a1e <HAL_DMA_Abort_IT>
      break;
 8003d8e:	e01e      	b.n	8003dce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68da      	ldr	r2, [r3, #12]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d9e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fd fe3a 	bl	8001a1e <HAL_DMA_Abort_IT>
      break;
 8003daa:	e010      	b.n	8003dce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003dba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fd fe2c 	bl	8001a1e <HAL_DMA_Abort_IT>
      break;
 8003dc6:	e002      	b.n	8003dce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
      break;
 8003dcc:	bf00      	nop
  }

  if (status == HAL_OK)
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d17b      	bne.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	6839      	ldr	r1, [r7, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f000 fef3 	bl	8004bc8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a3c      	ldr	r2, [pc, #240]	@ (8003ed8 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d00e      	beq.n	8003e0a <HAL_TIM_PWM_Stop_DMA+0x102>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a3a      	ldr	r2, [pc, #232]	@ (8003edc <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d009      	beq.n	8003e0a <HAL_TIM_PWM_Stop_DMA+0x102>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a39      	ldr	r2, [pc, #228]	@ (8003ee0 <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d004      	beq.n	8003e0a <HAL_TIM_PWM_Stop_DMA+0x102>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a37      	ldr	r2, [pc, #220]	@ (8003ee4 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d101      	bne.n	8003e0e <HAL_TIM_PWM_Stop_DMA+0x106>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e000      	b.n	8003e10 <HAL_TIM_PWM_Stop_DMA+0x108>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d017      	beq.n	8003e44 <HAL_TIM_PWM_Stop_DMA+0x13c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6a1a      	ldr	r2, [r3, #32]
 8003e1a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e1e:	4013      	ands	r3, r2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10f      	bne.n	8003e44 <HAL_TIM_PWM_Stop_DMA+0x13c>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6a1a      	ldr	r2, [r3, #32]
 8003e2a:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e2e:	4013      	ands	r3, r2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d107      	bne.n	8003e44 <HAL_TIM_PWM_Stop_DMA+0x13c>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6a1a      	ldr	r2, [r3, #32]
 8003e4a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10f      	bne.n	8003e74 <HAL_TIM_PWM_Stop_DMA+0x16c>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6a1a      	ldr	r2, [r3, #32]
 8003e5a:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e5e:	4013      	ands	r3, r2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d107      	bne.n	8003e74 <HAL_TIM_PWM_Stop_DMA+0x16c>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0201 	bic.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d104      	bne.n	8003e84 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e82:	e023      	b.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d104      	bne.n	8003e94 <HAL_TIM_PWM_Stop_DMA+0x18c>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e92:	e01b      	b.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b08      	cmp	r3, #8
 8003e98:	d104      	bne.n	8003ea4 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ea2:	e013      	b.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	2b0c      	cmp	r3, #12
 8003ea8:	d104      	bne.n	8003eb4 <HAL_TIM_PWM_Stop_DMA+0x1ac>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003eb2:	e00b      	b.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d104      	bne.n	8003ec4 <HAL_TIM_PWM_Stop_DMA+0x1bc>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ec2:	e003      	b.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40014000 	.word	0x40014000
 8003ee0:	40014400 	.word	0x40014400
 8003ee4:	40014800 	.word	0x40014800

08003ee8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e0ff      	b.n	8004106 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b14      	cmp	r3, #20
 8003f12:	f200 80f0 	bhi.w	80040f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f16:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1c:	08003f71 	.word	0x08003f71
 8003f20:	080040f7 	.word	0x080040f7
 8003f24:	080040f7 	.word	0x080040f7
 8003f28:	080040f7 	.word	0x080040f7
 8003f2c:	08003fb1 	.word	0x08003fb1
 8003f30:	080040f7 	.word	0x080040f7
 8003f34:	080040f7 	.word	0x080040f7
 8003f38:	080040f7 	.word	0x080040f7
 8003f3c:	08003ff3 	.word	0x08003ff3
 8003f40:	080040f7 	.word	0x080040f7
 8003f44:	080040f7 	.word	0x080040f7
 8003f48:	080040f7 	.word	0x080040f7
 8003f4c:	08004033 	.word	0x08004033
 8003f50:	080040f7 	.word	0x080040f7
 8003f54:	080040f7 	.word	0x080040f7
 8003f58:	080040f7 	.word	0x080040f7
 8003f5c:	08004075 	.word	0x08004075
 8003f60:	080040f7 	.word	0x080040f7
 8003f64:	080040f7 	.word	0x080040f7
 8003f68:	080040f7 	.word	0x080040f7
 8003f6c:	080040b5 	.word	0x080040b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fae6 	bl	8004548 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699a      	ldr	r2, [r3, #24]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0208 	orr.w	r2, r2, #8
 8003f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0204 	bic.w	r2, r2, #4
 8003f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6999      	ldr	r1, [r3, #24]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	619a      	str	r2, [r3, #24]
      break;
 8003fae:	e0a5      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68b9      	ldr	r1, [r7, #8]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 fb4c 	bl	8004654 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699a      	ldr	r2, [r3, #24]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6999      	ldr	r1, [r3, #24]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	021a      	lsls	r2, r3, #8
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	619a      	str	r2, [r3, #24]
      break;
 8003ff0:	e084      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fbab 	bl	8004754 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0208 	orr.w	r2, r2, #8
 800400c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0204 	bic.w	r2, r2, #4
 800401c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69d9      	ldr	r1, [r3, #28]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	61da      	str	r2, [r3, #28]
      break;
 8004030:	e064      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fc09 	bl	8004850 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	69da      	ldr	r2, [r3, #28]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800404c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800405c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69d9      	ldr	r1, [r3, #28]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	021a      	lsls	r2, r3, #8
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	61da      	str	r2, [r3, #28]
      break;
 8004072:	e043      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fc4c 	bl	8004918 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f042 0208 	orr.w	r2, r2, #8
 800408e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0204 	bic.w	r2, r2, #4
 800409e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80040b2:	e023      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68b9      	ldr	r1, [r7, #8]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 fc8a 	bl	80049d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	021a      	lsls	r2, r3, #8
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80040f4:	e002      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	75fb      	strb	r3, [r7, #23]
      break;
 80040fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004104:	7dfb      	ldrb	r3, [r7, #23]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3718      	adds	r7, #24
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop

08004110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_TIM_ConfigClockSource+0x1c>
 8004128:	2302      	movs	r3, #2
 800412a:	e0b6      	b.n	800429a <HAL_TIM_ConfigClockSource+0x18a>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800414a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800414e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004156:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004168:	d03e      	beq.n	80041e8 <HAL_TIM_ConfigClockSource+0xd8>
 800416a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800416e:	f200 8087 	bhi.w	8004280 <HAL_TIM_ConfigClockSource+0x170>
 8004172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004176:	f000 8086 	beq.w	8004286 <HAL_TIM_ConfigClockSource+0x176>
 800417a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800417e:	d87f      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 8004180:	2b70      	cmp	r3, #112	@ 0x70
 8004182:	d01a      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0xaa>
 8004184:	2b70      	cmp	r3, #112	@ 0x70
 8004186:	d87b      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 8004188:	2b60      	cmp	r3, #96	@ 0x60
 800418a:	d050      	beq.n	800422e <HAL_TIM_ConfigClockSource+0x11e>
 800418c:	2b60      	cmp	r3, #96	@ 0x60
 800418e:	d877      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 8004190:	2b50      	cmp	r3, #80	@ 0x50
 8004192:	d03c      	beq.n	800420e <HAL_TIM_ConfigClockSource+0xfe>
 8004194:	2b50      	cmp	r3, #80	@ 0x50
 8004196:	d873      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 8004198:	2b40      	cmp	r3, #64	@ 0x40
 800419a:	d058      	beq.n	800424e <HAL_TIM_ConfigClockSource+0x13e>
 800419c:	2b40      	cmp	r3, #64	@ 0x40
 800419e:	d86f      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 80041a0:	2b30      	cmp	r3, #48	@ 0x30
 80041a2:	d064      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x15e>
 80041a4:	2b30      	cmp	r3, #48	@ 0x30
 80041a6:	d86b      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 80041a8:	2b20      	cmp	r3, #32
 80041aa:	d060      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x15e>
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	d867      	bhi.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d05c      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x15e>
 80041b4:	2b10      	cmp	r3, #16
 80041b6:	d05a      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x15e>
 80041b8:	e062      	b.n	8004280 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041ca:	f000 fcdd 	bl	8004b88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80041dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	609a      	str	r2, [r3, #8]
      break;
 80041e6:	e04f      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041f8:	f000 fcc6 	bl	8004b88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800420a:	609a      	str	r2, [r3, #8]
      break;
 800420c:	e03c      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800421a:	461a      	mov	r2, r3
 800421c:	f000 fc3a 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2150      	movs	r1, #80	@ 0x50
 8004226:	4618      	mov	r0, r3
 8004228:	f000 fc93 	bl	8004b52 <TIM_ITRx_SetConfig>
      break;
 800422c:	e02c      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800423a:	461a      	mov	r2, r3
 800423c:	f000 fc59 	bl	8004af2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2160      	movs	r1, #96	@ 0x60
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fc83 	bl	8004b52 <TIM_ITRx_SetConfig>
      break;
 800424c:	e01c      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800425a:	461a      	mov	r2, r3
 800425c:	f000 fc1a 	bl	8004a94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2140      	movs	r1, #64	@ 0x40
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fc73 	bl	8004b52 <TIM_ITRx_SetConfig>
      break;
 800426c:	e00c      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4619      	mov	r1, r3
 8004278:	4610      	mov	r0, r2
 800427a:	f000 fc6a 	bl	8004b52 <TIM_ITRx_SetConfig>
      break;
 800427e:	e003      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	73fb      	strb	r3, [r7, #15]
      break;
 8004284:	e000      	b.n	8004288 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004286:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004298:	7bfb      	ldrb	r3, [r7, #15]
}
 800429a:	4618      	mov	r0, r3
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b083      	sub	sp, #12
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b084      	sub	sp, #16
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d107      	bne.n	80042f2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2201      	movs	r2, #1
 80042e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042f0:	e02a      	b.n	8004348 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d107      	bne.n	800430c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2202      	movs	r2, #2
 8004300:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800430a:	e01d      	b.n	8004348 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	429a      	cmp	r2, r3
 8004314:	d107      	bne.n	8004326 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2204      	movs	r2, #4
 800431a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004324:	e010      	b.n	8004348 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	429a      	cmp	r2, r3
 800432e:	d107      	bne.n	8004340 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2208      	movs	r2, #8
 8004334:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800433e:	e003      	b.n	8004348 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f7ff ffb4 	bl	80042b6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	771a      	strb	r2, [r3, #28]
}
 8004354:	bf00      	nop
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	429a      	cmp	r2, r3
 8004372:	d10b      	bne.n	800438c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2201      	movs	r2, #1
 8004378:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d136      	bne.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800438a:	e031      	b.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	429a      	cmp	r2, r3
 8004394:	d10b      	bne.n	80043ae <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2202      	movs	r2, #2
 800439a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d125      	bne.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043ac:	e020      	b.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d10b      	bne.n	80043d0 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2204      	movs	r2, #4
 80043bc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d114      	bne.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043ce:	e00f      	b.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d10a      	bne.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2208      	movs	r2, #8
 80043de:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d103      	bne.n	80043f0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f7fc fcf5 	bl	8000de0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	771a      	strb	r2, [r3, #28]
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004410:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	429a      	cmp	r2, r3
 800441a:	d103      	bne.n	8004424 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2201      	movs	r2, #1
 8004420:	771a      	strb	r2, [r3, #28]
 8004422:	e019      	b.n	8004458 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	429a      	cmp	r2, r3
 800442c:	d103      	bne.n	8004436 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2202      	movs	r2, #2
 8004432:	771a      	strb	r2, [r3, #28]
 8004434:	e010      	b.n	8004458 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	429a      	cmp	r2, r3
 800443e:	d103      	bne.n	8004448 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2204      	movs	r2, #4
 8004444:	771a      	strb	r2, [r3, #28]
 8004446:	e007      	b.n	8004458 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	429a      	cmp	r2, r3
 8004450:	d102      	bne.n	8004458 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2208      	movs	r2, #8
 8004456:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f7ff ff22 	bl	80042a2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	771a      	strb	r2, [r3, #28]
}
 8004464:	bf00      	nop
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a2e      	ldr	r2, [pc, #184]	@ (8004538 <TIM_Base_SetConfig+0xcc>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d003      	beq.n	800448c <TIM_Base_SetConfig+0x20>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800448a:	d108      	bne.n	800449e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a25      	ldr	r2, [pc, #148]	@ (8004538 <TIM_Base_SetConfig+0xcc>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d00f      	beq.n	80044c6 <TIM_Base_SetConfig+0x5a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ac:	d00b      	beq.n	80044c6 <TIM_Base_SetConfig+0x5a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a22      	ldr	r2, [pc, #136]	@ (800453c <TIM_Base_SetConfig+0xd0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d007      	beq.n	80044c6 <TIM_Base_SetConfig+0x5a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a21      	ldr	r2, [pc, #132]	@ (8004540 <TIM_Base_SetConfig+0xd4>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d003      	beq.n	80044c6 <TIM_Base_SetConfig+0x5a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a20      	ldr	r2, [pc, #128]	@ (8004544 <TIM_Base_SetConfig+0xd8>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d108      	bne.n	80044d8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004538 <TIM_Base_SetConfig+0xcc>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d00b      	beq.n	800451c <TIM_Base_SetConfig+0xb0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a0d      	ldr	r2, [pc, #52]	@ (800453c <TIM_Base_SetConfig+0xd0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d007      	beq.n	800451c <TIM_Base_SetConfig+0xb0>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a0c      	ldr	r2, [pc, #48]	@ (8004540 <TIM_Base_SetConfig+0xd4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d003      	beq.n	800451c <TIM_Base_SetConfig+0xb0>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0b      	ldr	r2, [pc, #44]	@ (8004544 <TIM_Base_SetConfig+0xd8>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d103      	bne.n	8004524 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	691a      	ldr	r2, [r3, #16]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	615a      	str	r2, [r3, #20]
}
 800452a:	bf00      	nop
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40012c00 	.word	0x40012c00
 800453c:	40014000 	.word	0x40014000
 8004540:	40014400 	.word	0x40014400
 8004544:	40014800 	.word	0x40014800

08004548 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	f023 0201 	bic.w	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0303 	bic.w	r3, r3, #3
 8004582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f023 0302 	bic.w	r3, r3, #2
 8004594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a28      	ldr	r2, [pc, #160]	@ (8004644 <TIM_OC1_SetConfig+0xfc>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d00b      	beq.n	80045c0 <TIM_OC1_SetConfig+0x78>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a27      	ldr	r2, [pc, #156]	@ (8004648 <TIM_OC1_SetConfig+0x100>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d007      	beq.n	80045c0 <TIM_OC1_SetConfig+0x78>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a26      	ldr	r2, [pc, #152]	@ (800464c <TIM_OC1_SetConfig+0x104>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d003      	beq.n	80045c0 <TIM_OC1_SetConfig+0x78>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a25      	ldr	r2, [pc, #148]	@ (8004650 <TIM_OC1_SetConfig+0x108>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d10c      	bne.n	80045da <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f023 0308 	bic.w	r3, r3, #8
 80045c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f023 0304 	bic.w	r3, r3, #4
 80045d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a19      	ldr	r2, [pc, #100]	@ (8004644 <TIM_OC1_SetConfig+0xfc>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00b      	beq.n	80045fa <TIM_OC1_SetConfig+0xb2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a18      	ldr	r2, [pc, #96]	@ (8004648 <TIM_OC1_SetConfig+0x100>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d007      	beq.n	80045fa <TIM_OC1_SetConfig+0xb2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a17      	ldr	r2, [pc, #92]	@ (800464c <TIM_OC1_SetConfig+0x104>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d003      	beq.n	80045fa <TIM_OC1_SetConfig+0xb2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a16      	ldr	r2, [pc, #88]	@ (8004650 <TIM_OC1_SetConfig+0x108>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d111      	bne.n	800461e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004600:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004608:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	621a      	str	r2, [r3, #32]
}
 8004638:	bf00      	nop
 800463a:	371c      	adds	r7, #28
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr
 8004644:	40012c00 	.word	0x40012c00
 8004648:	40014000 	.word	0x40014000
 800464c:	40014400 	.word	0x40014400
 8004650:	40014800 	.word	0x40014800

08004654 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004654:	b480      	push	{r7}
 8004656:	b087      	sub	sp, #28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	f023 0210 	bic.w	r2, r3, #16
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004682:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800468e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	021b      	lsls	r3, r3, #8
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	4313      	orrs	r3, r2
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	f023 0320 	bic.w	r3, r3, #32
 80046a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a24      	ldr	r2, [pc, #144]	@ (8004744 <TIM_OC2_SetConfig+0xf0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d10d      	bne.n	80046d4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004744 <TIM_OC2_SetConfig+0xf0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00b      	beq.n	80046f4 <TIM_OC2_SetConfig+0xa0>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a1a      	ldr	r2, [pc, #104]	@ (8004748 <TIM_OC2_SetConfig+0xf4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d007      	beq.n	80046f4 <TIM_OC2_SetConfig+0xa0>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a19      	ldr	r2, [pc, #100]	@ (800474c <TIM_OC2_SetConfig+0xf8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d003      	beq.n	80046f4 <TIM_OC2_SetConfig+0xa0>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a18      	ldr	r2, [pc, #96]	@ (8004750 <TIM_OC2_SetConfig+0xfc>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d113      	bne.n	800471c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046fa:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004702:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	695b      	ldr	r3, [r3, #20]
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4313      	orrs	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	621a      	str	r2, [r3, #32]
}
 8004736:	bf00      	nop
 8004738:	371c      	adds	r7, #28
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40012c00 	.word	0x40012c00
 8004748:	40014000 	.word	0x40014000
 800474c:	40014400 	.word	0x40014400
 8004750:	40014800 	.word	0x40014800

08004754 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0303 	bic.w	r3, r3, #3
 800478e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	4313      	orrs	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	697a      	ldr	r2, [r7, #20]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a23      	ldr	r2, [pc, #140]	@ (8004840 <TIM_OC3_SetConfig+0xec>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d10d      	bne.n	80047d2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047d0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004840 <TIM_OC3_SetConfig+0xec>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00b      	beq.n	80047f2 <TIM_OC3_SetConfig+0x9e>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a19      	ldr	r2, [pc, #100]	@ (8004844 <TIM_OC3_SetConfig+0xf0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d007      	beq.n	80047f2 <TIM_OC3_SetConfig+0x9e>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a18      	ldr	r2, [pc, #96]	@ (8004848 <TIM_OC3_SetConfig+0xf4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <TIM_OC3_SetConfig+0x9e>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a17      	ldr	r2, [pc, #92]	@ (800484c <TIM_OC3_SetConfig+0xf8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d113      	bne.n	800481a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4313      	orrs	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	621a      	str	r2, [r3, #32]
}
 8004834:	bf00      	nop
 8004836:	371c      	adds	r7, #28
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr
 8004840:	40012c00 	.word	0x40012c00
 8004844:	40014000 	.word	0x40014000
 8004848:	40014400 	.word	0x40014400
 800484c:	40014800 	.word	0x40014800

08004850 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800487e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800488a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	021b      	lsls	r3, r3, #8
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4313      	orrs	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800489e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	031b      	lsls	r3, r3, #12
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a16      	ldr	r2, [pc, #88]	@ (8004908 <TIM_OC4_SetConfig+0xb8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00b      	beq.n	80048cc <TIM_OC4_SetConfig+0x7c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a15      	ldr	r2, [pc, #84]	@ (800490c <TIM_OC4_SetConfig+0xbc>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d007      	beq.n	80048cc <TIM_OC4_SetConfig+0x7c>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a14      	ldr	r2, [pc, #80]	@ (8004910 <TIM_OC4_SetConfig+0xc0>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d003      	beq.n	80048cc <TIM_OC4_SetConfig+0x7c>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a13      	ldr	r2, [pc, #76]	@ (8004914 <TIM_OC4_SetConfig+0xc4>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d109      	bne.n	80048e0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	019b      	lsls	r3, r3, #6
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	4313      	orrs	r3, r2
 80048de:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	621a      	str	r2, [r3, #32]
}
 80048fa:	bf00      	nop
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40014000 	.word	0x40014000
 8004910:	40014400 	.word	0x40014400
 8004914:	40014800 	.word	0x40014800

08004918 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004918:	b480      	push	{r7}
 800491a:	b087      	sub	sp, #28
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004946:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800494a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800495c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	041b      	lsls	r3, r3, #16
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a15      	ldr	r2, [pc, #84]	@ (80049c4 <TIM_OC5_SetConfig+0xac>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d00b      	beq.n	800498a <TIM_OC5_SetConfig+0x72>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a14      	ldr	r2, [pc, #80]	@ (80049c8 <TIM_OC5_SetConfig+0xb0>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d007      	beq.n	800498a <TIM_OC5_SetConfig+0x72>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a13      	ldr	r2, [pc, #76]	@ (80049cc <TIM_OC5_SetConfig+0xb4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d003      	beq.n	800498a <TIM_OC5_SetConfig+0x72>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a12      	ldr	r2, [pc, #72]	@ (80049d0 <TIM_OC5_SetConfig+0xb8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d109      	bne.n	800499e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004990:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	021b      	lsls	r3, r3, #8
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	4313      	orrs	r3, r2
 800499c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	621a      	str	r2, [r3, #32]
}
 80049b8:	bf00      	nop
 80049ba:	371c      	adds	r7, #28
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	40012c00 	.word	0x40012c00
 80049c8:	40014000 	.word	0x40014000
 80049cc:	40014400 	.word	0x40014400
 80049d0:	40014800 	.word	0x40014800

080049d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b087      	sub	sp, #28
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	021b      	lsls	r3, r3, #8
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	051b      	lsls	r3, r3, #20
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a16      	ldr	r2, [pc, #88]	@ (8004a84 <TIM_OC6_SetConfig+0xb0>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d00b      	beq.n	8004a48 <TIM_OC6_SetConfig+0x74>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a15      	ldr	r2, [pc, #84]	@ (8004a88 <TIM_OC6_SetConfig+0xb4>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d007      	beq.n	8004a48 <TIM_OC6_SetConfig+0x74>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	4a14      	ldr	r2, [pc, #80]	@ (8004a8c <TIM_OC6_SetConfig+0xb8>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d003      	beq.n	8004a48 <TIM_OC6_SetConfig+0x74>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a13      	ldr	r2, [pc, #76]	@ (8004a90 <TIM_OC6_SetConfig+0xbc>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d109      	bne.n	8004a5c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a4e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	029b      	lsls	r3, r3, #10
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	621a      	str	r2, [r3, #32]
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	40012c00 	.word	0x40012c00
 8004a88:	40014000 	.word	0x40014000
 8004a8c:	40014400 	.word	0x40014400
 8004a90:	40014800 	.word	0x40014800

08004a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6a1b      	ldr	r3, [r3, #32]
 8004aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	f023 0201 	bic.w	r2, r3, #1
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	693a      	ldr	r2, [r7, #16]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f023 030a 	bic.w	r3, r3, #10
 8004ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	621a      	str	r2, [r3, #32]
}
 8004ae6:	bf00      	nop
 8004ae8:	371c      	adds	r7, #28
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b087      	sub	sp, #28
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	60f8      	str	r0, [r7, #12]
 8004afa:	60b9      	str	r1, [r7, #8]
 8004afc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f023 0210 	bic.w	r2, r3, #16
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	031b      	lsls	r3, r3, #12
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	621a      	str	r2, [r3, #32]
}
 8004b46:	bf00      	nop
 8004b48:	371c      	adds	r7, #28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr

08004b52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b085      	sub	sp, #20
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
 8004b5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f043 0307 	orr.w	r3, r3, #7
 8004b74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	609a      	str	r2, [r3, #8]
}
 8004b7c:	bf00      	nop
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ba2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	021a      	lsls	r2, r3, #8
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	431a      	orrs	r2, r3
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	609a      	str	r2, [r3, #8]
}
 8004bbc:	bf00      	nop
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr

08004bc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b087      	sub	sp, #28
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 031f 	and.w	r3, r3, #31
 8004bda:	2201      	movs	r2, #1
 8004bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004be0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6a1a      	ldr	r2, [r3, #32]
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	43db      	mvns	r3, r3
 8004bea:	401a      	ands	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a1a      	ldr	r2, [r3, #32]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f003 031f 	and.w	r3, r3, #31
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004c00:	431a      	orrs	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	621a      	str	r2, [r3, #32]
}
 8004c06:	bf00      	nop
 8004c08:	371c      	adds	r7, #28
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
	...

08004c14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d101      	bne.n	8004c2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c28:	2302      	movs	r3, #2
 8004c2a:	e04f      	b.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a21      	ldr	r2, [pc, #132]	@ (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d108      	bne.n	8004c68 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004c5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a14      	ldr	r2, [pc, #80]	@ (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d009      	beq.n	8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c94:	d004      	beq.n	8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a10      	ldr	r2, [pc, #64]	@ (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d10c      	bne.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ca6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	40014000 	.word	0x40014000

08004ce0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e060      	b.n	8004dbe <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	041b      	lsls	r3, r3, #16
 8004d72:	4313      	orrs	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a14      	ldr	r2, [pc, #80]	@ (8004dcc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d115      	bne.n	8004dac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	051b      	lsls	r3, r3, #20
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40012c00 	.word	0x40012c00

08004dd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e040      	b.n	8004e64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d106      	bne.n	8004df8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7fc fb1a 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2224      	movs	r2, #36	@ 0x24
 8004dfc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 0201 	bic.w	r2, r2, #1
 8004e0c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f82c 	bl	8004e6c <UART_SetConfig>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e022      	b.n	8004e64 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f956 	bl	80050d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 f9dd 	bl	800521c <UART_CheckIdleState>
 8004e62:	4603      	mov	r3, r0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3708      	adds	r7, #8
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e74:	2300      	movs	r3, #0
 8004e76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	431a      	orrs	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	4b8a      	ldr	r3, [pc, #552]	@ (80050c0 <UART_SetConfig+0x254>)
 8004e98:	4013      	ands	r3, r2
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	6812      	ldr	r2, [r2, #0]
 8004e9e:	6979      	ldr	r1, [r7, #20]
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68da      	ldr	r2, [r3, #12]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	699b      	ldr	r3, [r3, #24]
 8004ebe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a78      	ldr	r2, [pc, #480]	@ (80050c4 <UART_SetConfig+0x258>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d120      	bne.n	8004f2a <UART_SetConfig+0xbe>
 8004ee8:	4b77      	ldr	r3, [pc, #476]	@ (80050c8 <UART_SetConfig+0x25c>)
 8004eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	2b03      	cmp	r3, #3
 8004ef2:	d817      	bhi.n	8004f24 <UART_SetConfig+0xb8>
 8004ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8004efc <UART_SetConfig+0x90>)
 8004ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efa:	bf00      	nop
 8004efc:	08004f0d 	.word	0x08004f0d
 8004f00:	08004f19 	.word	0x08004f19
 8004f04:	08004f1f 	.word	0x08004f1f
 8004f08:	08004f13 	.word	0x08004f13
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	77fb      	strb	r3, [r7, #31]
 8004f10:	e01d      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f12:	2302      	movs	r3, #2
 8004f14:	77fb      	strb	r3, [r7, #31]
 8004f16:	e01a      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f18:	2304      	movs	r3, #4
 8004f1a:	77fb      	strb	r3, [r7, #31]
 8004f1c:	e017      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f1e:	2308      	movs	r3, #8
 8004f20:	77fb      	strb	r3, [r7, #31]
 8004f22:	e014      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f24:	2310      	movs	r3, #16
 8004f26:	77fb      	strb	r3, [r7, #31]
 8004f28:	e011      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a67      	ldr	r2, [pc, #412]	@ (80050cc <UART_SetConfig+0x260>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d102      	bne.n	8004f3a <UART_SetConfig+0xce>
 8004f34:	2300      	movs	r3, #0
 8004f36:	77fb      	strb	r3, [r7, #31]
 8004f38:	e009      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a64      	ldr	r2, [pc, #400]	@ (80050d0 <UART_SetConfig+0x264>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d102      	bne.n	8004f4a <UART_SetConfig+0xde>
 8004f44:	2300      	movs	r3, #0
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e001      	b.n	8004f4e <UART_SetConfig+0xe2>
 8004f4a:	2310      	movs	r3, #16
 8004f4c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f56:	d15a      	bne.n	800500e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004f58:	7ffb      	ldrb	r3, [r7, #31]
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d827      	bhi.n	8004fae <UART_SetConfig+0x142>
 8004f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f64 <UART_SetConfig+0xf8>)
 8004f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f64:	08004f89 	.word	0x08004f89
 8004f68:	08004f91 	.word	0x08004f91
 8004f6c:	08004f99 	.word	0x08004f99
 8004f70:	08004faf 	.word	0x08004faf
 8004f74:	08004f9f 	.word	0x08004f9f
 8004f78:	08004faf 	.word	0x08004faf
 8004f7c:	08004faf 	.word	0x08004faf
 8004f80:	08004faf 	.word	0x08004faf
 8004f84:	08004fa7 	.word	0x08004fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f88:	f7fe fa32 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 8004f8c:	61b8      	str	r0, [r7, #24]
        break;
 8004f8e:	e013      	b.n	8004fb8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f90:	f7fe fa50 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 8004f94:	61b8      	str	r0, [r7, #24]
        break;
 8004f96:	e00f      	b.n	8004fb8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f98:	4b4e      	ldr	r3, [pc, #312]	@ (80050d4 <UART_SetConfig+0x268>)
 8004f9a:	61bb      	str	r3, [r7, #24]
        break;
 8004f9c:	e00c      	b.n	8004fb8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f9e:	f7fe f9b1 	bl	8003304 <HAL_RCC_GetSysClockFreq>
 8004fa2:	61b8      	str	r0, [r7, #24]
        break;
 8004fa4:	e008      	b.n	8004fb8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004faa:	61bb      	str	r3, [r7, #24]
        break;
 8004fac:	e004      	b.n	8004fb8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	77bb      	strb	r3, [r7, #30]
        break;
 8004fb6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d074      	beq.n	80050a8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	005a      	lsls	r2, r3, #1
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	085b      	lsrs	r3, r3, #1
 8004fc8:	441a      	add	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	2b0f      	cmp	r3, #15
 8004fd8:	d916      	bls.n	8005008 <UART_SetConfig+0x19c>
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe0:	d212      	bcs.n	8005008 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	f023 030f 	bic.w	r3, r3, #15
 8004fea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	085b      	lsrs	r3, r3, #1
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	89fb      	ldrh	r3, [r7, #14]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	89fa      	ldrh	r2, [r7, #14]
 8005004:	60da      	str	r2, [r3, #12]
 8005006:	e04f      	b.n	80050a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	77bb      	strb	r3, [r7, #30]
 800500c:	e04c      	b.n	80050a8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800500e:	7ffb      	ldrb	r3, [r7, #31]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d828      	bhi.n	8005066 <UART_SetConfig+0x1fa>
 8005014:	a201      	add	r2, pc, #4	@ (adr r2, 800501c <UART_SetConfig+0x1b0>)
 8005016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501a:	bf00      	nop
 800501c:	08005041 	.word	0x08005041
 8005020:	08005049 	.word	0x08005049
 8005024:	08005051 	.word	0x08005051
 8005028:	08005067 	.word	0x08005067
 800502c:	08005057 	.word	0x08005057
 8005030:	08005067 	.word	0x08005067
 8005034:	08005067 	.word	0x08005067
 8005038:	08005067 	.word	0x08005067
 800503c:	0800505f 	.word	0x0800505f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005040:	f7fe f9d6 	bl	80033f0 <HAL_RCC_GetPCLK1Freq>
 8005044:	61b8      	str	r0, [r7, #24]
        break;
 8005046:	e013      	b.n	8005070 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005048:	f7fe f9f4 	bl	8003434 <HAL_RCC_GetPCLK2Freq>
 800504c:	61b8      	str	r0, [r7, #24]
        break;
 800504e:	e00f      	b.n	8005070 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005050:	4b20      	ldr	r3, [pc, #128]	@ (80050d4 <UART_SetConfig+0x268>)
 8005052:	61bb      	str	r3, [r7, #24]
        break;
 8005054:	e00c      	b.n	8005070 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005056:	f7fe f955 	bl	8003304 <HAL_RCC_GetSysClockFreq>
 800505a:	61b8      	str	r0, [r7, #24]
        break;
 800505c:	e008      	b.n	8005070 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800505e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005062:	61bb      	str	r3, [r7, #24]
        break;
 8005064:	e004      	b.n	8005070 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	77bb      	strb	r3, [r7, #30]
        break;
 800506e:	bf00      	nop
    }

    if (pclk != 0U)
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d018      	beq.n	80050a8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	085a      	lsrs	r2, r3, #1
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	441a      	add	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	fbb2 f3f3 	udiv	r3, r2, r3
 8005088:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b0f      	cmp	r3, #15
 800508e:	d909      	bls.n	80050a4 <UART_SetConfig+0x238>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005096:	d205      	bcs.n	80050a4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	b29a      	uxth	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	60da      	str	r2, [r3, #12]
 80050a2:	e001      	b.n	80050a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80050b4:	7fbb      	ldrb	r3, [r7, #30]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3720      	adds	r7, #32
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	efff69f3 	.word	0xefff69f3
 80050c4:	40013800 	.word	0x40013800
 80050c8:	40021000 	.word	0x40021000
 80050cc:	40004400 	.word	0x40004400
 80050d0:	40004800 	.word	0x40004800
 80050d4:	007a1200 	.word	0x007a1200

080050d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00a      	beq.n	8005102 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00a      	beq.n	8005124 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005128:	f003 0304 	and.w	r3, r3, #4
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00a      	beq.n	8005146 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	f003 0310 	and.w	r3, r3, #16
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00a      	beq.n	800518a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00a      	beq.n	80051ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	430a      	orrs	r2, r1
 80051aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d01a      	beq.n	80051ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d6:	d10a      	bne.n	80051ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00a      	beq.n	8005210 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	605a      	str	r2, [r3, #4]
  }
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b098      	sub	sp, #96	@ 0x60
 8005220:	af02      	add	r7, sp, #8
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800522c:	f7fc fa10 	bl	8001650 <HAL_GetTick>
 8005230:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b08      	cmp	r3, #8
 800523e:	d12e      	bne.n	800529e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005240:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005248:	2200      	movs	r2, #0
 800524a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 f88c 	bl	800536c <UART_WaitOnFlagUntilTimeout>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d021      	beq.n	800529e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005262:	e853 3f00 	ldrex	r3, [r3]
 8005266:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800526e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	461a      	mov	r2, r3
 8005276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005278:	647b      	str	r3, [r7, #68]	@ 0x44
 800527a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800527c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800527e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005280:	e841 2300 	strex	r3, r2, [r1]
 8005284:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1e6      	bne.n	800525a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2220      	movs	r2, #32
 8005290:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800529a:	2303      	movs	r3, #3
 800529c:	e062      	b.n	8005364 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d149      	bne.n	8005340 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052b4:	2200      	movs	r2, #0
 80052b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f856 	bl	800536c <UART_WaitOnFlagUntilTimeout>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d03c      	beq.n	8005340 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ce:	e853 3f00 	ldrex	r3, [r3]
 80052d2:	623b      	str	r3, [r7, #32]
   return(result);
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	461a      	mov	r2, r3
 80052e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ec:	e841 2300 	strex	r3, r2, [r1]
 80052f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1e6      	bne.n	80052c6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3308      	adds	r3, #8
 80052fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	60fb      	str	r3, [r7, #12]
   return(result);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0301 	bic.w	r3, r3, #1
 800530e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	3308      	adds	r3, #8
 8005316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005318:	61fa      	str	r2, [r7, #28]
 800531a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	69b9      	ldr	r1, [r7, #24]
 800531e:	69fa      	ldr	r2, [r7, #28]
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	617b      	str	r3, [r7, #20]
   return(result);
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e5      	bne.n	80052f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2220      	movs	r2, #32
 8005330:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e011      	b.n	8005364 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2220      	movs	r2, #32
 8005344:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2220      	movs	r2, #32
 800534a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3758      	adds	r7, #88	@ 0x58
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	4613      	mov	r3, r2
 800537a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800537c:	e049      	b.n	8005412 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d045      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005386:	f7fc f963 	bl	8001650 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	429a      	cmp	r2, r3
 8005394:	d302      	bcc.n	800539c <UART_WaitOnFlagUntilTimeout+0x30>
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e048      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d031      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69db      	ldr	r3, [r3, #28]
 80053b4:	f003 0308 	and.w	r3, r3, #8
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	d110      	bne.n	80053de <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2208      	movs	r2, #8
 80053c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 f838 	bl	800543a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2208      	movs	r2, #8
 80053ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e029      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ec:	d111      	bne.n	8005412 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 f81e 	bl	800543a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2220      	movs	r2, #32
 8005402:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e00f      	b.n	8005432 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	69da      	ldr	r2, [r3, #28]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	4013      	ands	r3, r2
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	429a      	cmp	r2, r3
 8005420:	bf0c      	ite	eq
 8005422:	2301      	moveq	r3, #1
 8005424:	2300      	movne	r3, #0
 8005426:	b2db      	uxtb	r3, r3
 8005428:	461a      	mov	r2, r3
 800542a:	79fb      	ldrb	r3, [r7, #7]
 800542c:	429a      	cmp	r2, r3
 800542e:	d0a6      	beq.n	800537e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800543a:	b480      	push	{r7}
 800543c:	b095      	sub	sp, #84	@ 0x54
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544a:	e853 3f00 	ldrex	r3, [r3]
 800544e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005452:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	461a      	mov	r2, r3
 800545e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005460:	643b      	str	r3, [r7, #64]	@ 0x40
 8005462:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005466:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005468:	e841 2300 	strex	r3, r2, [r1]
 800546c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800546e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1e6      	bne.n	8005442 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3308      	adds	r3, #8
 800547a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	61fb      	str	r3, [r7, #28]
   return(result);
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f023 0301 	bic.w	r3, r3, #1
 800548a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3308      	adds	r3, #8
 8005492:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005494:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005496:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800549a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e5      	bne.n	8005474 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d118      	bne.n	80054e2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	f023 0310 	bic.w	r3, r3, #16
 80054c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054ce:	61bb      	str	r3, [r7, #24]
 80054d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6979      	ldr	r1, [r7, #20]
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	613b      	str	r3, [r7, #16]
   return(result);
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e6      	bne.n	80054b0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80054f6:	bf00      	nop
 80054f8:	3754      	adds	r7, #84	@ 0x54
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <memset>:
 8005502:	4402      	add	r2, r0
 8005504:	4603      	mov	r3, r0
 8005506:	4293      	cmp	r3, r2
 8005508:	d100      	bne.n	800550c <memset+0xa>
 800550a:	4770      	bx	lr
 800550c:	f803 1b01 	strb.w	r1, [r3], #1
 8005510:	e7f9      	b.n	8005506 <memset+0x4>
	...

08005514 <__libc_init_array>:
 8005514:	b570      	push	{r4, r5, r6, lr}
 8005516:	4d0d      	ldr	r5, [pc, #52]	@ (800554c <__libc_init_array+0x38>)
 8005518:	4c0d      	ldr	r4, [pc, #52]	@ (8005550 <__libc_init_array+0x3c>)
 800551a:	1b64      	subs	r4, r4, r5
 800551c:	10a4      	asrs	r4, r4, #2
 800551e:	2600      	movs	r6, #0
 8005520:	42a6      	cmp	r6, r4
 8005522:	d109      	bne.n	8005538 <__libc_init_array+0x24>
 8005524:	4d0b      	ldr	r5, [pc, #44]	@ (8005554 <__libc_init_array+0x40>)
 8005526:	4c0c      	ldr	r4, [pc, #48]	@ (8005558 <__libc_init_array+0x44>)
 8005528:	f001 f8aa 	bl	8006680 <_init>
 800552c:	1b64      	subs	r4, r4, r5
 800552e:	10a4      	asrs	r4, r4, #2
 8005530:	2600      	movs	r6, #0
 8005532:	42a6      	cmp	r6, r4
 8005534:	d105      	bne.n	8005542 <__libc_init_array+0x2e>
 8005536:	bd70      	pop	{r4, r5, r6, pc}
 8005538:	f855 3b04 	ldr.w	r3, [r5], #4
 800553c:	4798      	blx	r3
 800553e:	3601      	adds	r6, #1
 8005540:	e7ee      	b.n	8005520 <__libc_init_array+0xc>
 8005542:	f855 3b04 	ldr.w	r3, [r5], #4
 8005546:	4798      	blx	r3
 8005548:	3601      	adds	r6, #1
 800554a:	e7f2      	b.n	8005532 <__libc_init_array+0x1e>
 800554c:	080068a8 	.word	0x080068a8
 8005550:	080068a8 	.word	0x080068a8
 8005554:	080068a8 	.word	0x080068a8
 8005558:	080068ac 	.word	0x080068ac
 800555c:	00000000 	.word	0x00000000

08005560 <tan>:
 8005560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005562:	ec53 2b10 	vmov	r2, r3, d0
 8005566:	4816      	ldr	r0, [pc, #88]	@ (80055c0 <tan+0x60>)
 8005568:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800556c:	4281      	cmp	r1, r0
 800556e:	d807      	bhi.n	8005580 <tan+0x20>
 8005570:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 80055b8 <tan+0x58>
 8005574:	2001      	movs	r0, #1
 8005576:	b005      	add	sp, #20
 8005578:	f85d eb04 	ldr.w	lr, [sp], #4
 800557c:	f000 b824 	b.w	80055c8 <__kernel_tan>
 8005580:	4810      	ldr	r0, [pc, #64]	@ (80055c4 <tan+0x64>)
 8005582:	4281      	cmp	r1, r0
 8005584:	d908      	bls.n	8005598 <tan+0x38>
 8005586:	4610      	mov	r0, r2
 8005588:	4619      	mov	r1, r3
 800558a:	f7fa fe21 	bl	80001d0 <__aeabi_dsub>
 800558e:	ec41 0b10 	vmov	d0, r0, r1
 8005592:	b005      	add	sp, #20
 8005594:	f85d fb04 	ldr.w	pc, [sp], #4
 8005598:	4668      	mov	r0, sp
 800559a:	f000 fa19 	bl	80059d0 <__ieee754_rem_pio2>
 800559e:	0040      	lsls	r0, r0, #1
 80055a0:	f000 0002 	and.w	r0, r0, #2
 80055a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80055a8:	ed9d 0b00 	vldr	d0, [sp]
 80055ac:	f1c0 0001 	rsb	r0, r0, #1
 80055b0:	f000 f80a 	bl	80055c8 <__kernel_tan>
 80055b4:	e7ed      	b.n	8005592 <tan+0x32>
 80055b6:	bf00      	nop
	...
 80055c0:	3fe921fb 	.word	0x3fe921fb
 80055c4:	7fefffff 	.word	0x7fefffff

080055c8 <__kernel_tan>:
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055cc:	ec5b ab10 	vmov	sl, fp, d0
 80055d0:	4bdb      	ldr	r3, [pc, #876]	@ (8005940 <__kernel_tan+0x378>)
 80055d2:	b089      	sub	sp, #36	@ 0x24
 80055d4:	f02b 4700 	bic.w	r7, fp, #2147483648	@ 0x80000000
 80055d8:	429f      	cmp	r7, r3
 80055da:	ec59 8b11 	vmov	r8, r9, d1
 80055de:	4606      	mov	r6, r0
 80055e0:	f8cd b008 	str.w	fp, [sp, #8]
 80055e4:	d85d      	bhi.n	80056a2 <__kernel_tan+0xda>
 80055e6:	4650      	mov	r0, sl
 80055e8:	4659      	mov	r1, fp
 80055ea:	f7fb fa43 	bl	8000a74 <__aeabi_d2iz>
 80055ee:	4605      	mov	r5, r0
 80055f0:	2800      	cmp	r0, #0
 80055f2:	d17c      	bne.n	80056ee <__kernel_tan+0x126>
 80055f4:	1c73      	adds	r3, r6, #1
 80055f6:	4652      	mov	r2, sl
 80055f8:	4313      	orrs	r3, r2
 80055fa:	433b      	orrs	r3, r7
 80055fc:	d110      	bne.n	8005620 <__kernel_tan+0x58>
 80055fe:	ec4b ab10 	vmov	d0, sl, fp
 8005602:	f000 fbe1 	bl	8005dc8 <fabs>
 8005606:	49cf      	ldr	r1, [pc, #828]	@ (8005944 <__kernel_tan+0x37c>)
 8005608:	ec53 2b10 	vmov	r2, r3, d0
 800560c:	2000      	movs	r0, #0
 800560e:	f7fb f8c1 	bl	8000794 <__aeabi_ddiv>
 8005612:	4682      	mov	sl, r0
 8005614:	468b      	mov	fp, r1
 8005616:	ec4b ab10 	vmov	d0, sl, fp
 800561a:	b009      	add	sp, #36	@ 0x24
 800561c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005620:	2e01      	cmp	r6, #1
 8005622:	d0f8      	beq.n	8005616 <__kernel_tan+0x4e>
 8005624:	4642      	mov	r2, r8
 8005626:	464b      	mov	r3, r9
 8005628:	4650      	mov	r0, sl
 800562a:	4659      	mov	r1, fp
 800562c:	f7fa fdd2 	bl	80001d4 <__adddf3>
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	460f      	mov	r7, r1
 8005636:	2000      	movs	r0, #0
 8005638:	49c3      	ldr	r1, [pc, #780]	@ (8005948 <__kernel_tan+0x380>)
 800563a:	f7fb f8ab 	bl	8000794 <__aeabi_ddiv>
 800563e:	e9cd 0100 	strd	r0, r1, [sp]
 8005642:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005646:	462e      	mov	r6, r5
 8005648:	4652      	mov	r2, sl
 800564a:	462c      	mov	r4, r5
 800564c:	4630      	mov	r0, r6
 800564e:	461d      	mov	r5, r3
 8005650:	4639      	mov	r1, r7
 8005652:	465b      	mov	r3, fp
 8005654:	f7fa fdbc 	bl	80001d0 <__aeabi_dsub>
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4640      	mov	r0, r8
 800565e:	4649      	mov	r1, r9
 8005660:	f7fa fdb6 	bl	80001d0 <__aeabi_dsub>
 8005664:	4632      	mov	r2, r6
 8005666:	462b      	mov	r3, r5
 8005668:	f7fa ff6a 	bl	8000540 <__aeabi_dmul>
 800566c:	4632      	mov	r2, r6
 800566e:	4682      	mov	sl, r0
 8005670:	468b      	mov	fp, r1
 8005672:	462b      	mov	r3, r5
 8005674:	4630      	mov	r0, r6
 8005676:	4639      	mov	r1, r7
 8005678:	f7fa ff62 	bl	8000540 <__aeabi_dmul>
 800567c:	4bb1      	ldr	r3, [pc, #708]	@ (8005944 <__kernel_tan+0x37c>)
 800567e:	2200      	movs	r2, #0
 8005680:	f7fa fda8 	bl	80001d4 <__adddf3>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	4650      	mov	r0, sl
 800568a:	4659      	mov	r1, fp
 800568c:	f7fa fda2 	bl	80001d4 <__adddf3>
 8005690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005694:	f7fa ff54 	bl	8000540 <__aeabi_dmul>
 8005698:	4622      	mov	r2, r4
 800569a:	462b      	mov	r3, r5
 800569c:	f7fa fd9a 	bl	80001d4 <__adddf3>
 80056a0:	e7b7      	b.n	8005612 <__kernel_tan+0x4a>
 80056a2:	4baa      	ldr	r3, [pc, #680]	@ (800594c <__kernel_tan+0x384>)
 80056a4:	429f      	cmp	r7, r3
 80056a6:	d922      	bls.n	80056ee <__kernel_tan+0x126>
 80056a8:	9b02      	ldr	r3, [sp, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	da05      	bge.n	80056ba <__kernel_tan+0xf2>
 80056ae:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80056b2:	469b      	mov	fp, r3
 80056b4:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80056b8:	4699      	mov	r9, r3
 80056ba:	4652      	mov	r2, sl
 80056bc:	465b      	mov	r3, fp
 80056be:	a182      	add	r1, pc, #520	@ (adr r1, 80058c8 <__kernel_tan+0x300>)
 80056c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056c4:	f7fa fd84 	bl	80001d0 <__aeabi_dsub>
 80056c8:	4642      	mov	r2, r8
 80056ca:	464b      	mov	r3, r9
 80056cc:	4604      	mov	r4, r0
 80056ce:	460d      	mov	r5, r1
 80056d0:	a17f      	add	r1, pc, #508	@ (adr r1, 80058d0 <__kernel_tan+0x308>)
 80056d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80056d6:	f7fa fd7b 	bl	80001d0 <__aeabi_dsub>
 80056da:	4622      	mov	r2, r4
 80056dc:	462b      	mov	r3, r5
 80056de:	f7fa fd79 	bl	80001d4 <__adddf3>
 80056e2:	f04f 0800 	mov.w	r8, #0
 80056e6:	4682      	mov	sl, r0
 80056e8:	468b      	mov	fp, r1
 80056ea:	f04f 0900 	mov.w	r9, #0
 80056ee:	4652      	mov	r2, sl
 80056f0:	465b      	mov	r3, fp
 80056f2:	4650      	mov	r0, sl
 80056f4:	4659      	mov	r1, fp
 80056f6:	f7fa ff23 	bl	8000540 <__aeabi_dmul>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	e9cd 2300 	strd	r2, r3, [sp]
 8005702:	f7fa ff1d 	bl	8000540 <__aeabi_dmul>
 8005706:	e9dd 2300 	ldrd	r2, r3, [sp]
 800570a:	4604      	mov	r4, r0
 800570c:	460d      	mov	r5, r1
 800570e:	4650      	mov	r0, sl
 8005710:	4659      	mov	r1, fp
 8005712:	f7fa ff15 	bl	8000540 <__aeabi_dmul>
 8005716:	a370      	add	r3, pc, #448	@ (adr r3, 80058d8 <__kernel_tan+0x310>)
 8005718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005720:	4620      	mov	r0, r4
 8005722:	4629      	mov	r1, r5
 8005724:	f7fa ff0c 	bl	8000540 <__aeabi_dmul>
 8005728:	a36d      	add	r3, pc, #436	@ (adr r3, 80058e0 <__kernel_tan+0x318>)
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	f7fa fd51 	bl	80001d4 <__adddf3>
 8005732:	4622      	mov	r2, r4
 8005734:	462b      	mov	r3, r5
 8005736:	f7fa ff03 	bl	8000540 <__aeabi_dmul>
 800573a:	a36b      	add	r3, pc, #428	@ (adr r3, 80058e8 <__kernel_tan+0x320>)
 800573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005740:	f7fa fd48 	bl	80001d4 <__adddf3>
 8005744:	4622      	mov	r2, r4
 8005746:	462b      	mov	r3, r5
 8005748:	f7fa fefa 	bl	8000540 <__aeabi_dmul>
 800574c:	a368      	add	r3, pc, #416	@ (adr r3, 80058f0 <__kernel_tan+0x328>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa fd3f 	bl	80001d4 <__adddf3>
 8005756:	4622      	mov	r2, r4
 8005758:	462b      	mov	r3, r5
 800575a:	f7fa fef1 	bl	8000540 <__aeabi_dmul>
 800575e:	a366      	add	r3, pc, #408	@ (adr r3, 80058f8 <__kernel_tan+0x330>)
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f7fa fd36 	bl	80001d4 <__adddf3>
 8005768:	4622      	mov	r2, r4
 800576a:	462b      	mov	r3, r5
 800576c:	f7fa fee8 	bl	8000540 <__aeabi_dmul>
 8005770:	a363      	add	r3, pc, #396	@ (adr r3, 8005900 <__kernel_tan+0x338>)
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	f7fa fd2d 	bl	80001d4 <__adddf3>
 800577a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800577e:	f7fa fedf 	bl	8000540 <__aeabi_dmul>
 8005782:	a361      	add	r3, pc, #388	@ (adr r3, 8005908 <__kernel_tan+0x340>)
 8005784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005788:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800578c:	4620      	mov	r0, r4
 800578e:	4629      	mov	r1, r5
 8005790:	f7fa fed6 	bl	8000540 <__aeabi_dmul>
 8005794:	a35e      	add	r3, pc, #376	@ (adr r3, 8005910 <__kernel_tan+0x348>)
 8005796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579a:	f7fa fd1b 	bl	80001d4 <__adddf3>
 800579e:	4622      	mov	r2, r4
 80057a0:	462b      	mov	r3, r5
 80057a2:	f7fa fecd 	bl	8000540 <__aeabi_dmul>
 80057a6:	a35c      	add	r3, pc, #368	@ (adr r3, 8005918 <__kernel_tan+0x350>)
 80057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ac:	f7fa fd12 	bl	80001d4 <__adddf3>
 80057b0:	4622      	mov	r2, r4
 80057b2:	462b      	mov	r3, r5
 80057b4:	f7fa fec4 	bl	8000540 <__aeabi_dmul>
 80057b8:	a359      	add	r3, pc, #356	@ (adr r3, 8005920 <__kernel_tan+0x358>)
 80057ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057be:	f7fa fd09 	bl	80001d4 <__adddf3>
 80057c2:	4622      	mov	r2, r4
 80057c4:	462b      	mov	r3, r5
 80057c6:	f7fa febb 	bl	8000540 <__aeabi_dmul>
 80057ca:	a357      	add	r3, pc, #348	@ (adr r3, 8005928 <__kernel_tan+0x360>)
 80057cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d0:	f7fa fd00 	bl	80001d4 <__adddf3>
 80057d4:	4622      	mov	r2, r4
 80057d6:	462b      	mov	r3, r5
 80057d8:	f7fa feb2 	bl	8000540 <__aeabi_dmul>
 80057dc:	a354      	add	r3, pc, #336	@ (adr r3, 8005930 <__kernel_tan+0x368>)
 80057de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e2:	f7fa fcf7 	bl	80001d4 <__adddf3>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ee:	f7fa fcf1 	bl	80001d4 <__adddf3>
 80057f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057f6:	f7fa fea3 	bl	8000540 <__aeabi_dmul>
 80057fa:	4642      	mov	r2, r8
 80057fc:	464b      	mov	r3, r9
 80057fe:	f7fa fce9 	bl	80001d4 <__adddf3>
 8005802:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005806:	f7fa fe9b 	bl	8000540 <__aeabi_dmul>
 800580a:	4642      	mov	r2, r8
 800580c:	464b      	mov	r3, r9
 800580e:	f7fa fce1 	bl	80001d4 <__adddf3>
 8005812:	a349      	add	r3, pc, #292	@ (adr r3, 8005938 <__kernel_tan+0x370>)
 8005814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005818:	4604      	mov	r4, r0
 800581a:	460d      	mov	r5, r1
 800581c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005820:	f7fa fe8e 	bl	8000540 <__aeabi_dmul>
 8005824:	4622      	mov	r2, r4
 8005826:	462b      	mov	r3, r5
 8005828:	f7fa fcd4 	bl	80001d4 <__adddf3>
 800582c:	e9cd 0100 	strd	r0, r1, [sp]
 8005830:	460b      	mov	r3, r1
 8005832:	4602      	mov	r2, r0
 8005834:	4659      	mov	r1, fp
 8005836:	4650      	mov	r0, sl
 8005838:	f7fa fccc 	bl	80001d4 <__adddf3>
 800583c:	4b43      	ldr	r3, [pc, #268]	@ (800594c <__kernel_tan+0x384>)
 800583e:	429f      	cmp	r7, r3
 8005840:	4604      	mov	r4, r0
 8005842:	460d      	mov	r5, r1
 8005844:	f240 8084 	bls.w	8005950 <__kernel_tan+0x388>
 8005848:	4630      	mov	r0, r6
 800584a:	f7fa fe0f 	bl	800046c <__aeabi_i2d>
 800584e:	4622      	mov	r2, r4
 8005850:	4680      	mov	r8, r0
 8005852:	4689      	mov	r9, r1
 8005854:	462b      	mov	r3, r5
 8005856:	4620      	mov	r0, r4
 8005858:	4629      	mov	r1, r5
 800585a:	f7fa fe71 	bl	8000540 <__aeabi_dmul>
 800585e:	4642      	mov	r2, r8
 8005860:	4606      	mov	r6, r0
 8005862:	460f      	mov	r7, r1
 8005864:	464b      	mov	r3, r9
 8005866:	4620      	mov	r0, r4
 8005868:	4629      	mov	r1, r5
 800586a:	f7fa fcb3 	bl	80001d4 <__adddf3>
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	4630      	mov	r0, r6
 8005874:	4639      	mov	r1, r7
 8005876:	f7fa ff8d 	bl	8000794 <__aeabi_ddiv>
 800587a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800587e:	f7fa fca7 	bl	80001d0 <__aeabi_dsub>
 8005882:	4602      	mov	r2, r0
 8005884:	460b      	mov	r3, r1
 8005886:	4650      	mov	r0, sl
 8005888:	4659      	mov	r1, fp
 800588a:	f7fa fca1 	bl	80001d0 <__aeabi_dsub>
 800588e:	4602      	mov	r2, r0
 8005890:	460b      	mov	r3, r1
 8005892:	f7fa fc9f 	bl	80001d4 <__adddf3>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4640      	mov	r0, r8
 800589c:	4649      	mov	r1, r9
 800589e:	f7fa fc97 	bl	80001d0 <__aeabi_dsub>
 80058a2:	9b02      	ldr	r3, [sp, #8]
 80058a4:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 80058a8:	f00a 0a02 	and.w	sl, sl, #2
 80058ac:	4604      	mov	r4, r0
 80058ae:	f1ca 0001 	rsb	r0, sl, #1
 80058b2:	460d      	mov	r5, r1
 80058b4:	f7fa fdda 	bl	800046c <__aeabi_i2d>
 80058b8:	4602      	mov	r2, r0
 80058ba:	460b      	mov	r3, r1
 80058bc:	4620      	mov	r0, r4
 80058be:	4629      	mov	r1, r5
 80058c0:	f7fa fe3e 	bl	8000540 <__aeabi_dmul>
 80058c4:	e6a5      	b.n	8005612 <__kernel_tan+0x4a>
 80058c6:	bf00      	nop
 80058c8:	54442d18 	.word	0x54442d18
 80058cc:	3fe921fb 	.word	0x3fe921fb
 80058d0:	33145c07 	.word	0x33145c07
 80058d4:	3c81a626 	.word	0x3c81a626
 80058d8:	74bf7ad4 	.word	0x74bf7ad4
 80058dc:	3efb2a70 	.word	0x3efb2a70
 80058e0:	32f0a7e9 	.word	0x32f0a7e9
 80058e4:	3f12b80f 	.word	0x3f12b80f
 80058e8:	1a8d1068 	.word	0x1a8d1068
 80058ec:	3f3026f7 	.word	0x3f3026f7
 80058f0:	fee08315 	.word	0xfee08315
 80058f4:	3f57dbc8 	.word	0x3f57dbc8
 80058f8:	e96e8493 	.word	0xe96e8493
 80058fc:	3f8226e3 	.word	0x3f8226e3
 8005900:	1bb341fe 	.word	0x1bb341fe
 8005904:	3faba1ba 	.word	0x3faba1ba
 8005908:	db605373 	.word	0xdb605373
 800590c:	bef375cb 	.word	0xbef375cb
 8005910:	a03792a6 	.word	0xa03792a6
 8005914:	3f147e88 	.word	0x3f147e88
 8005918:	f2f26501 	.word	0xf2f26501
 800591c:	3f4344d8 	.word	0x3f4344d8
 8005920:	c9560328 	.word	0xc9560328
 8005924:	3f6d6d22 	.word	0x3f6d6d22
 8005928:	8406d637 	.word	0x8406d637
 800592c:	3f9664f4 	.word	0x3f9664f4
 8005930:	1110fe7a 	.word	0x1110fe7a
 8005934:	3fc11111 	.word	0x3fc11111
 8005938:	55555563 	.word	0x55555563
 800593c:	3fd55555 	.word	0x3fd55555
 8005940:	3e2fffff 	.word	0x3e2fffff
 8005944:	3ff00000 	.word	0x3ff00000
 8005948:	bff00000 	.word	0xbff00000
 800594c:	3fe59427 	.word	0x3fe59427
 8005950:	2e01      	cmp	r6, #1
 8005952:	d033      	beq.n	80059bc <__kernel_tan+0x3f4>
 8005954:	f04f 0800 	mov.w	r8, #0
 8005958:	4689      	mov	r9, r1
 800595a:	4602      	mov	r2, r0
 800595c:	460b      	mov	r3, r1
 800595e:	2000      	movs	r0, #0
 8005960:	4918      	ldr	r1, [pc, #96]	@ (80059c4 <__kernel_tan+0x3fc>)
 8005962:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005966:	f7fa ff15 	bl	8000794 <__aeabi_ddiv>
 800596a:	4652      	mov	r2, sl
 800596c:	460f      	mov	r7, r1
 800596e:	465b      	mov	r3, fp
 8005970:	4606      	mov	r6, r0
 8005972:	460d      	mov	r5, r1
 8005974:	4640      	mov	r0, r8
 8005976:	4649      	mov	r1, r9
 8005978:	f7fa fc2a 	bl	80001d0 <__aeabi_dsub>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005984:	f7fa fc24 	bl	80001d0 <__aeabi_dsub>
 8005988:	4642      	mov	r2, r8
 800598a:	463b      	mov	r3, r7
 800598c:	f7fa fdd8 	bl	8000540 <__aeabi_dmul>
 8005990:	4642      	mov	r2, r8
 8005992:	4682      	mov	sl, r0
 8005994:	468b      	mov	fp, r1
 8005996:	463b      	mov	r3, r7
 8005998:	4640      	mov	r0, r8
 800599a:	4649      	mov	r1, r9
 800599c:	f7fa fdd0 	bl	8000540 <__aeabi_dmul>
 80059a0:	4b09      	ldr	r3, [pc, #36]	@ (80059c8 <__kernel_tan+0x400>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	f7fa fc16 	bl	80001d4 <__adddf3>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4650      	mov	r0, sl
 80059ae:	4659      	mov	r1, fp
 80059b0:	f7fa fc10 	bl	80001d4 <__adddf3>
 80059b4:	4644      	mov	r4, r8
 80059b6:	4632      	mov	r2, r6
 80059b8:	463b      	mov	r3, r7
 80059ba:	e66b      	b.n	8005694 <__kernel_tan+0xcc>
 80059bc:	4682      	mov	sl, r0
 80059be:	468b      	mov	fp, r1
 80059c0:	e629      	b.n	8005616 <__kernel_tan+0x4e>
 80059c2:	bf00      	nop
 80059c4:	bff00000 	.word	0xbff00000
 80059c8:	3ff00000 	.word	0x3ff00000
 80059cc:	00000000 	.word	0x00000000

080059d0 <__ieee754_rem_pio2>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	ec57 6b10 	vmov	r6, r7, d0
 80059d8:	4bc5      	ldr	r3, [pc, #788]	@ (8005cf0 <__ieee754_rem_pio2+0x320>)
 80059da:	b08d      	sub	sp, #52	@ 0x34
 80059dc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80059e0:	4598      	cmp	r8, r3
 80059e2:	4604      	mov	r4, r0
 80059e4:	9704      	str	r7, [sp, #16]
 80059e6:	d807      	bhi.n	80059f8 <__ieee754_rem_pio2+0x28>
 80059e8:	2200      	movs	r2, #0
 80059ea:	2300      	movs	r3, #0
 80059ec:	ed80 0b00 	vstr	d0, [r0]
 80059f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80059f4:	2500      	movs	r5, #0
 80059f6:	e028      	b.n	8005a4a <__ieee754_rem_pio2+0x7a>
 80059f8:	4bbe      	ldr	r3, [pc, #760]	@ (8005cf4 <__ieee754_rem_pio2+0x324>)
 80059fa:	4598      	cmp	r8, r3
 80059fc:	d878      	bhi.n	8005af0 <__ieee754_rem_pio2+0x120>
 80059fe:	9b04      	ldr	r3, [sp, #16]
 8005a00:	4dbd      	ldr	r5, [pc, #756]	@ (8005cf8 <__ieee754_rem_pio2+0x328>)
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	4630      	mov	r0, r6
 8005a06:	a3ac      	add	r3, pc, #688	@ (adr r3, 8005cb8 <__ieee754_rem_pio2+0x2e8>)
 8005a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	dd38      	ble.n	8005a82 <__ieee754_rem_pio2+0xb2>
 8005a10:	f7fa fbde 	bl	80001d0 <__aeabi_dsub>
 8005a14:	45a8      	cmp	r8, r5
 8005a16:	4606      	mov	r6, r0
 8005a18:	460f      	mov	r7, r1
 8005a1a:	d01a      	beq.n	8005a52 <__ieee754_rem_pio2+0x82>
 8005a1c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8005cc0 <__ieee754_rem_pio2+0x2f0>)
 8005a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a22:	f7fa fbd5 	bl	80001d0 <__aeabi_dsub>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	4689      	mov	r9, r1
 8005a2e:	4630      	mov	r0, r6
 8005a30:	4639      	mov	r1, r7
 8005a32:	f7fa fbcd 	bl	80001d0 <__aeabi_dsub>
 8005a36:	a3a2      	add	r3, pc, #648	@ (adr r3, 8005cc0 <__ieee754_rem_pio2+0x2f0>)
 8005a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a3c:	f7fa fbc8 	bl	80001d0 <__aeabi_dsub>
 8005a40:	e9c4 8900 	strd	r8, r9, [r4]
 8005a44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005a48:	2501      	movs	r5, #1
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	b00d      	add	sp, #52	@ 0x34
 8005a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a52:	a39d      	add	r3, pc, #628	@ (adr r3, 8005cc8 <__ieee754_rem_pio2+0x2f8>)
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	f7fa fbba 	bl	80001d0 <__aeabi_dsub>
 8005a5c:	a39c      	add	r3, pc, #624	@ (adr r3, 8005cd0 <__ieee754_rem_pio2+0x300>)
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	4606      	mov	r6, r0
 8005a64:	460f      	mov	r7, r1
 8005a66:	f7fa fbb3 	bl	80001d0 <__aeabi_dsub>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	4680      	mov	r8, r0
 8005a70:	4689      	mov	r9, r1
 8005a72:	4630      	mov	r0, r6
 8005a74:	4639      	mov	r1, r7
 8005a76:	f7fa fbab 	bl	80001d0 <__aeabi_dsub>
 8005a7a:	a395      	add	r3, pc, #596	@ (adr r3, 8005cd0 <__ieee754_rem_pio2+0x300>)
 8005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a80:	e7dc      	b.n	8005a3c <__ieee754_rem_pio2+0x6c>
 8005a82:	f7fa fba7 	bl	80001d4 <__adddf3>
 8005a86:	45a8      	cmp	r8, r5
 8005a88:	4606      	mov	r6, r0
 8005a8a:	460f      	mov	r7, r1
 8005a8c:	d018      	beq.n	8005ac0 <__ieee754_rem_pio2+0xf0>
 8005a8e:	a38c      	add	r3, pc, #560	@ (adr r3, 8005cc0 <__ieee754_rem_pio2+0x2f0>)
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f7fa fb9e 	bl	80001d4 <__adddf3>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	4680      	mov	r8, r0
 8005a9e:	4689      	mov	r9, r1
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	4639      	mov	r1, r7
 8005aa4:	f7fa fb94 	bl	80001d0 <__aeabi_dsub>
 8005aa8:	a385      	add	r3, pc, #532	@ (adr r3, 8005cc0 <__ieee754_rem_pio2+0x2f0>)
 8005aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aae:	f7fa fb91 	bl	80001d4 <__adddf3>
 8005ab2:	f04f 35ff 	mov.w	r5, #4294967295
 8005ab6:	e9c4 8900 	strd	r8, r9, [r4]
 8005aba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005abe:	e7c4      	b.n	8005a4a <__ieee754_rem_pio2+0x7a>
 8005ac0:	a381      	add	r3, pc, #516	@ (adr r3, 8005cc8 <__ieee754_rem_pio2+0x2f8>)
 8005ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac6:	f7fa fb85 	bl	80001d4 <__adddf3>
 8005aca:	a381      	add	r3, pc, #516	@ (adr r3, 8005cd0 <__ieee754_rem_pio2+0x300>)
 8005acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad0:	4606      	mov	r6, r0
 8005ad2:	460f      	mov	r7, r1
 8005ad4:	f7fa fb7e 	bl	80001d4 <__adddf3>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	460b      	mov	r3, r1
 8005adc:	4680      	mov	r8, r0
 8005ade:	4689      	mov	r9, r1
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	4639      	mov	r1, r7
 8005ae4:	f7fa fb74 	bl	80001d0 <__aeabi_dsub>
 8005ae8:	a379      	add	r3, pc, #484	@ (adr r3, 8005cd0 <__ieee754_rem_pio2+0x300>)
 8005aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aee:	e7de      	b.n	8005aae <__ieee754_rem_pio2+0xde>
 8005af0:	4b82      	ldr	r3, [pc, #520]	@ (8005cfc <__ieee754_rem_pio2+0x32c>)
 8005af2:	4598      	cmp	r8, r3
 8005af4:	f200 80d1 	bhi.w	8005c9a <__ieee754_rem_pio2+0x2ca>
 8005af8:	f000 f966 	bl	8005dc8 <fabs>
 8005afc:	ec57 6b10 	vmov	r6, r7, d0
 8005b00:	a375      	add	r3, pc, #468	@ (adr r3, 8005cd8 <__ieee754_rem_pio2+0x308>)
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	4630      	mov	r0, r6
 8005b08:	4639      	mov	r1, r7
 8005b0a:	f7fa fd19 	bl	8000540 <__aeabi_dmul>
 8005b0e:	4b7c      	ldr	r3, [pc, #496]	@ (8005d00 <__ieee754_rem_pio2+0x330>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	f7fa fb5f 	bl	80001d4 <__adddf3>
 8005b16:	f7fa ffad 	bl	8000a74 <__aeabi_d2iz>
 8005b1a:	4605      	mov	r5, r0
 8005b1c:	f7fa fca6 	bl	800046c <__aeabi_i2d>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b28:	a363      	add	r3, pc, #396	@ (adr r3, 8005cb8 <__ieee754_rem_pio2+0x2e8>)
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	f7fa fd07 	bl	8000540 <__aeabi_dmul>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4630      	mov	r0, r6
 8005b38:	4639      	mov	r1, r7
 8005b3a:	f7fa fb49 	bl	80001d0 <__aeabi_dsub>
 8005b3e:	a360      	add	r3, pc, #384	@ (adr r3, 8005cc0 <__ieee754_rem_pio2+0x2f0>)
 8005b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b44:	4682      	mov	sl, r0
 8005b46:	468b      	mov	fp, r1
 8005b48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b4c:	f7fa fcf8 	bl	8000540 <__aeabi_dmul>
 8005b50:	2d1f      	cmp	r5, #31
 8005b52:	4606      	mov	r6, r0
 8005b54:	460f      	mov	r7, r1
 8005b56:	dc0c      	bgt.n	8005b72 <__ieee754_rem_pio2+0x1a2>
 8005b58:	4b6a      	ldr	r3, [pc, #424]	@ (8005d04 <__ieee754_rem_pio2+0x334>)
 8005b5a:	1e6a      	subs	r2, r5, #1
 8005b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b60:	4543      	cmp	r3, r8
 8005b62:	d006      	beq.n	8005b72 <__ieee754_rem_pio2+0x1a2>
 8005b64:	4632      	mov	r2, r6
 8005b66:	463b      	mov	r3, r7
 8005b68:	4650      	mov	r0, sl
 8005b6a:	4659      	mov	r1, fp
 8005b6c:	f7fa fb30 	bl	80001d0 <__aeabi_dsub>
 8005b70:	e00e      	b.n	8005b90 <__ieee754_rem_pio2+0x1c0>
 8005b72:	463b      	mov	r3, r7
 8005b74:	4632      	mov	r2, r6
 8005b76:	4650      	mov	r0, sl
 8005b78:	4659      	mov	r1, fp
 8005b7a:	f7fa fb29 	bl	80001d0 <__aeabi_dsub>
 8005b7e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005b82:	9305      	str	r3, [sp, #20]
 8005b84:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005b88:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8005b8c:	2b10      	cmp	r3, #16
 8005b8e:	dc02      	bgt.n	8005b96 <__ieee754_rem_pio2+0x1c6>
 8005b90:	e9c4 0100 	strd	r0, r1, [r4]
 8005b94:	e039      	b.n	8005c0a <__ieee754_rem_pio2+0x23a>
 8005b96:	a34c      	add	r3, pc, #304	@ (adr r3, 8005cc8 <__ieee754_rem_pio2+0x2f8>)
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba0:	f7fa fcce 	bl	8000540 <__aeabi_dmul>
 8005ba4:	4606      	mov	r6, r0
 8005ba6:	460f      	mov	r7, r1
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	4650      	mov	r0, sl
 8005bae:	4659      	mov	r1, fp
 8005bb0:	f7fa fb0e 	bl	80001d0 <__aeabi_dsub>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	4680      	mov	r8, r0
 8005bba:	4689      	mov	r9, r1
 8005bbc:	4650      	mov	r0, sl
 8005bbe:	4659      	mov	r1, fp
 8005bc0:	f7fa fb06 	bl	80001d0 <__aeabi_dsub>
 8005bc4:	4632      	mov	r2, r6
 8005bc6:	463b      	mov	r3, r7
 8005bc8:	f7fa fb02 	bl	80001d0 <__aeabi_dsub>
 8005bcc:	a340      	add	r3, pc, #256	@ (adr r3, 8005cd0 <__ieee754_rem_pio2+0x300>)
 8005bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd2:	4606      	mov	r6, r0
 8005bd4:	460f      	mov	r7, r1
 8005bd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bda:	f7fa fcb1 	bl	8000540 <__aeabi_dmul>
 8005bde:	4632      	mov	r2, r6
 8005be0:	463b      	mov	r3, r7
 8005be2:	f7fa faf5 	bl	80001d0 <__aeabi_dsub>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4606      	mov	r6, r0
 8005bec:	460f      	mov	r7, r1
 8005bee:	4640      	mov	r0, r8
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	f7fa faed 	bl	80001d0 <__aeabi_dsub>
 8005bf6:	9a05      	ldr	r2, [sp, #20]
 8005bf8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b31      	cmp	r3, #49	@ 0x31
 8005c00:	dc20      	bgt.n	8005c44 <__ieee754_rem_pio2+0x274>
 8005c02:	e9c4 0100 	strd	r0, r1, [r4]
 8005c06:	46c2      	mov	sl, r8
 8005c08:	46cb      	mov	fp, r9
 8005c0a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005c0e:	4650      	mov	r0, sl
 8005c10:	4642      	mov	r2, r8
 8005c12:	464b      	mov	r3, r9
 8005c14:	4659      	mov	r1, fp
 8005c16:	f7fa fadb 	bl	80001d0 <__aeabi_dsub>
 8005c1a:	463b      	mov	r3, r7
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	f7fa fad7 	bl	80001d0 <__aeabi_dsub>
 8005c22:	9b04      	ldr	r3, [sp, #16]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005c2a:	f6bf af0e 	bge.w	8005a4a <__ieee754_rem_pio2+0x7a>
 8005c2e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8005c32:	6063      	str	r3, [r4, #4]
 8005c34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c38:	f8c4 8000 	str.w	r8, [r4]
 8005c3c:	60a0      	str	r0, [r4, #8]
 8005c3e:	60e3      	str	r3, [r4, #12]
 8005c40:	426d      	negs	r5, r5
 8005c42:	e702      	b.n	8005a4a <__ieee754_rem_pio2+0x7a>
 8005c44:	a326      	add	r3, pc, #152	@ (adr r3, 8005ce0 <__ieee754_rem_pio2+0x310>)
 8005c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4e:	f7fa fc77 	bl	8000540 <__aeabi_dmul>
 8005c52:	4606      	mov	r6, r0
 8005c54:	460f      	mov	r7, r1
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	4649      	mov	r1, r9
 8005c5e:	f7fa fab7 	bl	80001d0 <__aeabi_dsub>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4682      	mov	sl, r0
 8005c68:	468b      	mov	fp, r1
 8005c6a:	4640      	mov	r0, r8
 8005c6c:	4649      	mov	r1, r9
 8005c6e:	f7fa faaf 	bl	80001d0 <__aeabi_dsub>
 8005c72:	4632      	mov	r2, r6
 8005c74:	463b      	mov	r3, r7
 8005c76:	f7fa faab 	bl	80001d0 <__aeabi_dsub>
 8005c7a:	a31b      	add	r3, pc, #108	@ (adr r3, 8005ce8 <__ieee754_rem_pio2+0x318>)
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	4606      	mov	r6, r0
 8005c82:	460f      	mov	r7, r1
 8005c84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c88:	f7fa fc5a 	bl	8000540 <__aeabi_dmul>
 8005c8c:	4632      	mov	r2, r6
 8005c8e:	463b      	mov	r3, r7
 8005c90:	f7fa fa9e 	bl	80001d0 <__aeabi_dsub>
 8005c94:	4606      	mov	r6, r0
 8005c96:	460f      	mov	r7, r1
 8005c98:	e764      	b.n	8005b64 <__ieee754_rem_pio2+0x194>
 8005c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8005d08 <__ieee754_rem_pio2+0x338>)
 8005c9c:	4598      	cmp	r8, r3
 8005c9e:	d935      	bls.n	8005d0c <__ieee754_rem_pio2+0x33c>
 8005ca0:	4632      	mov	r2, r6
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	4639      	mov	r1, r7
 8005ca8:	f7fa fa92 	bl	80001d0 <__aeabi_dsub>
 8005cac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005cb0:	e9c4 0100 	strd	r0, r1, [r4]
 8005cb4:	e69e      	b.n	80059f4 <__ieee754_rem_pio2+0x24>
 8005cb6:	bf00      	nop
 8005cb8:	54400000 	.word	0x54400000
 8005cbc:	3ff921fb 	.word	0x3ff921fb
 8005cc0:	1a626331 	.word	0x1a626331
 8005cc4:	3dd0b461 	.word	0x3dd0b461
 8005cc8:	1a600000 	.word	0x1a600000
 8005ccc:	3dd0b461 	.word	0x3dd0b461
 8005cd0:	2e037073 	.word	0x2e037073
 8005cd4:	3ba3198a 	.word	0x3ba3198a
 8005cd8:	6dc9c883 	.word	0x6dc9c883
 8005cdc:	3fe45f30 	.word	0x3fe45f30
 8005ce0:	2e000000 	.word	0x2e000000
 8005ce4:	3ba3198a 	.word	0x3ba3198a
 8005ce8:	252049c1 	.word	0x252049c1
 8005cec:	397b839a 	.word	0x397b839a
 8005cf0:	3fe921fb 	.word	0x3fe921fb
 8005cf4:	4002d97b 	.word	0x4002d97b
 8005cf8:	3ff921fb 	.word	0x3ff921fb
 8005cfc:	413921fb 	.word	0x413921fb
 8005d00:	3fe00000 	.word	0x3fe00000
 8005d04:	080066d0 	.word	0x080066d0
 8005d08:	7fefffff 	.word	0x7fefffff
 8005d0c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005d10:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8005d14:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005d18:	4630      	mov	r0, r6
 8005d1a:	460f      	mov	r7, r1
 8005d1c:	f7fa feaa 	bl	8000a74 <__aeabi_d2iz>
 8005d20:	f7fa fba4 	bl	800046c <__aeabi_i2d>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4630      	mov	r0, r6
 8005d2a:	4639      	mov	r1, r7
 8005d2c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d30:	f7fa fa4e 	bl	80001d0 <__aeabi_dsub>
 8005d34:	4b22      	ldr	r3, [pc, #136]	@ (8005dc0 <__ieee754_rem_pio2+0x3f0>)
 8005d36:	2200      	movs	r2, #0
 8005d38:	f7fa fc02 	bl	8000540 <__aeabi_dmul>
 8005d3c:	460f      	mov	r7, r1
 8005d3e:	4606      	mov	r6, r0
 8005d40:	f7fa fe98 	bl	8000a74 <__aeabi_d2iz>
 8005d44:	f7fa fb92 	bl	800046c <__aeabi_i2d>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	4630      	mov	r0, r6
 8005d4e:	4639      	mov	r1, r7
 8005d50:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d54:	f7fa fa3c 	bl	80001d0 <__aeabi_dsub>
 8005d58:	4b19      	ldr	r3, [pc, #100]	@ (8005dc0 <__ieee754_rem_pio2+0x3f0>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f7fa fbf0 	bl	8000540 <__aeabi_dmul>
 8005d60:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8005d64:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8005d68:	f04f 0803 	mov.w	r8, #3
 8005d6c:	2600      	movs	r6, #0
 8005d6e:	2700      	movs	r7, #0
 8005d70:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005d74:	4632      	mov	r2, r6
 8005d76:	463b      	mov	r3, r7
 8005d78:	46c2      	mov	sl, r8
 8005d7a:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d7e:	f7fa fe47 	bl	8000a10 <__aeabi_dcmpeq>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	d1f4      	bne.n	8005d70 <__ieee754_rem_pio2+0x3a0>
 8005d86:	4b0f      	ldr	r3, [pc, #60]	@ (8005dc4 <__ieee754_rem_pio2+0x3f4>)
 8005d88:	9301      	str	r3, [sp, #4]
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	462a      	mov	r2, r5
 8005d90:	4653      	mov	r3, sl
 8005d92:	4621      	mov	r1, r4
 8005d94:	a806      	add	r0, sp, #24
 8005d96:	f000 f81f 	bl	8005dd8 <__kernel_rem_pio2>
 8005d9a:	9b04      	ldr	r3, [sp, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	4605      	mov	r5, r0
 8005da0:	f6bf ae53 	bge.w	8005a4a <__ieee754_rem_pio2+0x7a>
 8005da4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005da8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005dac:	e9c4 2300 	strd	r2, r3, [r4]
 8005db0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8005db4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005db8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005dbc:	e740      	b.n	8005c40 <__ieee754_rem_pio2+0x270>
 8005dbe:	bf00      	nop
 8005dc0:	41700000 	.word	0x41700000
 8005dc4:	08006750 	.word	0x08006750

08005dc8 <fabs>:
 8005dc8:	ec51 0b10 	vmov	r0, r1, d0
 8005dcc:	4602      	mov	r2, r0
 8005dce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8005dd2:	ec43 2b10 	vmov	d0, r2, r3
 8005dd6:	4770      	bx	lr

08005dd8 <__kernel_rem_pio2>:
 8005dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ddc:	ed2d 8b02 	vpush	{d8}
 8005de0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8005de4:	f112 0f14 	cmn.w	r2, #20
 8005de8:	9306      	str	r3, [sp, #24]
 8005dea:	9104      	str	r1, [sp, #16]
 8005dec:	4bbe      	ldr	r3, [pc, #760]	@ (80060e8 <__kernel_rem_pio2+0x310>)
 8005dee:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8005df0:	9008      	str	r0, [sp, #32]
 8005df2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	9b06      	ldr	r3, [sp, #24]
 8005dfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dfe:	bfa8      	it	ge
 8005e00:	1ed4      	subge	r4, r2, #3
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	bfb2      	itee	lt
 8005e06:	2400      	movlt	r4, #0
 8005e08:	2318      	movge	r3, #24
 8005e0a:	fb94 f4f3 	sdivge	r4, r4, r3
 8005e0e:	f06f 0317 	mvn.w	r3, #23
 8005e12:	fb04 3303 	mla	r3, r4, r3, r3
 8005e16:	eb03 0b02 	add.w	fp, r3, r2
 8005e1a:	9b00      	ldr	r3, [sp, #0]
 8005e1c:	9a05      	ldr	r2, [sp, #20]
 8005e1e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80060d8 <__kernel_rem_pio2+0x300>
 8005e22:	eb03 0802 	add.w	r8, r3, r2
 8005e26:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005e28:	1aa7      	subs	r7, r4, r2
 8005e2a:	ae20      	add	r6, sp, #128	@ 0x80
 8005e2c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005e30:	2500      	movs	r5, #0
 8005e32:	4545      	cmp	r5, r8
 8005e34:	dd13      	ble.n	8005e5e <__kernel_rem_pio2+0x86>
 8005e36:	9b06      	ldr	r3, [sp, #24]
 8005e38:	aa20      	add	r2, sp, #128	@ 0x80
 8005e3a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005e3e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8005e42:	f04f 0800 	mov.w	r8, #0
 8005e46:	9b00      	ldr	r3, [sp, #0]
 8005e48:	4598      	cmp	r8, r3
 8005e4a:	dc31      	bgt.n	8005eb0 <__kernel_rem_pio2+0xd8>
 8005e4c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80060d8 <__kernel_rem_pio2+0x300>
 8005e50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e54:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005e58:	462f      	mov	r7, r5
 8005e5a:	2600      	movs	r6, #0
 8005e5c:	e01b      	b.n	8005e96 <__kernel_rem_pio2+0xbe>
 8005e5e:	42ef      	cmn	r7, r5
 8005e60:	d407      	bmi.n	8005e72 <__kernel_rem_pio2+0x9a>
 8005e62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005e66:	f7fa fb01 	bl	800046c <__aeabi_i2d>
 8005e6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005e6e:	3501      	adds	r5, #1
 8005e70:	e7df      	b.n	8005e32 <__kernel_rem_pio2+0x5a>
 8005e72:	ec51 0b18 	vmov	r0, r1, d8
 8005e76:	e7f8      	b.n	8005e6a <__kernel_rem_pio2+0x92>
 8005e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e7c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005e80:	f7fa fb5e 	bl	8000540 <__aeabi_dmul>
 8005e84:	4602      	mov	r2, r0
 8005e86:	460b      	mov	r3, r1
 8005e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e8c:	f7fa f9a2 	bl	80001d4 <__adddf3>
 8005e90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e94:	3601      	adds	r6, #1
 8005e96:	9b05      	ldr	r3, [sp, #20]
 8005e98:	429e      	cmp	r6, r3
 8005e9a:	f1a7 0708 	sub.w	r7, r7, #8
 8005e9e:	ddeb      	ble.n	8005e78 <__kernel_rem_pio2+0xa0>
 8005ea0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ea4:	f108 0801 	add.w	r8, r8, #1
 8005ea8:	ecaa 7b02 	vstmia	sl!, {d7}
 8005eac:	3508      	adds	r5, #8
 8005eae:	e7ca      	b.n	8005e46 <__kernel_rem_pio2+0x6e>
 8005eb0:	9b00      	ldr	r3, [sp, #0]
 8005eb2:	f8dd 8000 	ldr.w	r8, [sp]
 8005eb6:	aa0c      	add	r2, sp, #48	@ 0x30
 8005eb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005ebc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ebe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005ec0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ec6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8005eca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ecc:	ab98      	add	r3, sp, #608	@ 0x260
 8005ece:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005ed2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8005ed6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005eda:	ac0c      	add	r4, sp, #48	@ 0x30
 8005edc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8005ede:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8005ee2:	46a1      	mov	r9, r4
 8005ee4:	46c2      	mov	sl, r8
 8005ee6:	f1ba 0f00 	cmp.w	sl, #0
 8005eea:	f1a5 0508 	sub.w	r5, r5, #8
 8005eee:	dc77      	bgt.n	8005fe0 <__kernel_rem_pio2+0x208>
 8005ef0:	4658      	mov	r0, fp
 8005ef2:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005ef6:	f000 fac7 	bl	8006488 <scalbn>
 8005efa:	ec57 6b10 	vmov	r6, r7, d0
 8005efe:	2200      	movs	r2, #0
 8005f00:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8005f04:	4630      	mov	r0, r6
 8005f06:	4639      	mov	r1, r7
 8005f08:	f7fa fb1a 	bl	8000540 <__aeabi_dmul>
 8005f0c:	ec41 0b10 	vmov	d0, r0, r1
 8005f10:	f000 fb3a 	bl	8006588 <floor>
 8005f14:	4b75      	ldr	r3, [pc, #468]	@ (80060ec <__kernel_rem_pio2+0x314>)
 8005f16:	ec51 0b10 	vmov	r0, r1, d0
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f7fa fb10 	bl	8000540 <__aeabi_dmul>
 8005f20:	4602      	mov	r2, r0
 8005f22:	460b      	mov	r3, r1
 8005f24:	4630      	mov	r0, r6
 8005f26:	4639      	mov	r1, r7
 8005f28:	f7fa f952 	bl	80001d0 <__aeabi_dsub>
 8005f2c:	460f      	mov	r7, r1
 8005f2e:	4606      	mov	r6, r0
 8005f30:	f7fa fda0 	bl	8000a74 <__aeabi_d2iz>
 8005f34:	9002      	str	r0, [sp, #8]
 8005f36:	f7fa fa99 	bl	800046c <__aeabi_i2d>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	4630      	mov	r0, r6
 8005f40:	4639      	mov	r1, r7
 8005f42:	f7fa f945 	bl	80001d0 <__aeabi_dsub>
 8005f46:	f1bb 0f00 	cmp.w	fp, #0
 8005f4a:	4606      	mov	r6, r0
 8005f4c:	460f      	mov	r7, r1
 8005f4e:	dd6c      	ble.n	800602a <__kernel_rem_pio2+0x252>
 8005f50:	f108 31ff 	add.w	r1, r8, #4294967295
 8005f54:	ab0c      	add	r3, sp, #48	@ 0x30
 8005f56:	9d02      	ldr	r5, [sp, #8]
 8005f58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005f5c:	f1cb 0018 	rsb	r0, fp, #24
 8005f60:	fa43 f200 	asr.w	r2, r3, r0
 8005f64:	4415      	add	r5, r2
 8005f66:	4082      	lsls	r2, r0
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	aa0c      	add	r2, sp, #48	@ 0x30
 8005f6c:	9502      	str	r5, [sp, #8]
 8005f6e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8005f72:	f1cb 0217 	rsb	r2, fp, #23
 8005f76:	fa43 f902 	asr.w	r9, r3, r2
 8005f7a:	f1b9 0f00 	cmp.w	r9, #0
 8005f7e:	dd64      	ble.n	800604a <__kernel_rem_pio2+0x272>
 8005f80:	9b02      	ldr	r3, [sp, #8]
 8005f82:	2200      	movs	r2, #0
 8005f84:	3301      	adds	r3, #1
 8005f86:	9302      	str	r3, [sp, #8]
 8005f88:	4615      	mov	r5, r2
 8005f8a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8005f8e:	4590      	cmp	r8, r2
 8005f90:	f300 80b8 	bgt.w	8006104 <__kernel_rem_pio2+0x32c>
 8005f94:	f1bb 0f00 	cmp.w	fp, #0
 8005f98:	dd07      	ble.n	8005faa <__kernel_rem_pio2+0x1d2>
 8005f9a:	f1bb 0f01 	cmp.w	fp, #1
 8005f9e:	f000 80bf 	beq.w	8006120 <__kernel_rem_pio2+0x348>
 8005fa2:	f1bb 0f02 	cmp.w	fp, #2
 8005fa6:	f000 80c6 	beq.w	8006136 <__kernel_rem_pio2+0x35e>
 8005faa:	f1b9 0f02 	cmp.w	r9, #2
 8005fae:	d14c      	bne.n	800604a <__kernel_rem_pio2+0x272>
 8005fb0:	4632      	mov	r2, r6
 8005fb2:	463b      	mov	r3, r7
 8005fb4:	494e      	ldr	r1, [pc, #312]	@ (80060f0 <__kernel_rem_pio2+0x318>)
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	f7fa f90a 	bl	80001d0 <__aeabi_dsub>
 8005fbc:	4606      	mov	r6, r0
 8005fbe:	460f      	mov	r7, r1
 8005fc0:	2d00      	cmp	r5, #0
 8005fc2:	d042      	beq.n	800604a <__kernel_rem_pio2+0x272>
 8005fc4:	4658      	mov	r0, fp
 8005fc6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80060e0 <__kernel_rem_pio2+0x308>
 8005fca:	f000 fa5d 	bl	8006488 <scalbn>
 8005fce:	4630      	mov	r0, r6
 8005fd0:	4639      	mov	r1, r7
 8005fd2:	ec53 2b10 	vmov	r2, r3, d0
 8005fd6:	f7fa f8fb 	bl	80001d0 <__aeabi_dsub>
 8005fda:	4606      	mov	r6, r0
 8005fdc:	460f      	mov	r7, r1
 8005fde:	e034      	b.n	800604a <__kernel_rem_pio2+0x272>
 8005fe0:	4b44      	ldr	r3, [pc, #272]	@ (80060f4 <__kernel_rem_pio2+0x31c>)
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fe8:	f7fa faaa 	bl	8000540 <__aeabi_dmul>
 8005fec:	f7fa fd42 	bl	8000a74 <__aeabi_d2iz>
 8005ff0:	f7fa fa3c 	bl	800046c <__aeabi_i2d>
 8005ff4:	4b40      	ldr	r3, [pc, #256]	@ (80060f8 <__kernel_rem_pio2+0x320>)
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	4606      	mov	r6, r0
 8005ffa:	460f      	mov	r7, r1
 8005ffc:	f7fa faa0 	bl	8000540 <__aeabi_dmul>
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006008:	f7fa f8e2 	bl	80001d0 <__aeabi_dsub>
 800600c:	f7fa fd32 	bl	8000a74 <__aeabi_d2iz>
 8006010:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006014:	f849 0b04 	str.w	r0, [r9], #4
 8006018:	4639      	mov	r1, r7
 800601a:	4630      	mov	r0, r6
 800601c:	f7fa f8da 	bl	80001d4 <__adddf3>
 8006020:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006024:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006028:	e75d      	b.n	8005ee6 <__kernel_rem_pio2+0x10e>
 800602a:	d107      	bne.n	800603c <__kernel_rem_pio2+0x264>
 800602c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006030:	aa0c      	add	r2, sp, #48	@ 0x30
 8006032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006036:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800603a:	e79e      	b.n	8005f7a <__kernel_rem_pio2+0x1a2>
 800603c:	4b2f      	ldr	r3, [pc, #188]	@ (80060fc <__kernel_rem_pio2+0x324>)
 800603e:	2200      	movs	r2, #0
 8006040:	f7fa fd04 	bl	8000a4c <__aeabi_dcmpge>
 8006044:	2800      	cmp	r0, #0
 8006046:	d143      	bne.n	80060d0 <__kernel_rem_pio2+0x2f8>
 8006048:	4681      	mov	r9, r0
 800604a:	2200      	movs	r2, #0
 800604c:	2300      	movs	r3, #0
 800604e:	4630      	mov	r0, r6
 8006050:	4639      	mov	r1, r7
 8006052:	f7fa fcdd 	bl	8000a10 <__aeabi_dcmpeq>
 8006056:	2800      	cmp	r0, #0
 8006058:	f000 80bf 	beq.w	80061da <__kernel_rem_pio2+0x402>
 800605c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006060:	2200      	movs	r2, #0
 8006062:	9900      	ldr	r1, [sp, #0]
 8006064:	428b      	cmp	r3, r1
 8006066:	da6e      	bge.n	8006146 <__kernel_rem_pio2+0x36e>
 8006068:	2a00      	cmp	r2, #0
 800606a:	f000 8089 	beq.w	8006180 <__kernel_rem_pio2+0x3a8>
 800606e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006072:	ab0c      	add	r3, sp, #48	@ 0x30
 8006074:	f1ab 0b18 	sub.w	fp, fp, #24
 8006078:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0f6      	beq.n	800606e <__kernel_rem_pio2+0x296>
 8006080:	4658      	mov	r0, fp
 8006082:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80060e0 <__kernel_rem_pio2+0x308>
 8006086:	f000 f9ff 	bl	8006488 <scalbn>
 800608a:	f108 0301 	add.w	r3, r8, #1
 800608e:	00da      	lsls	r2, r3, #3
 8006090:	9205      	str	r2, [sp, #20]
 8006092:	ec55 4b10 	vmov	r4, r5, d0
 8006096:	aa70      	add	r2, sp, #448	@ 0x1c0
 8006098:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80060f4 <__kernel_rem_pio2+0x31c>
 800609c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80060a0:	4646      	mov	r6, r8
 80060a2:	f04f 0a00 	mov.w	sl, #0
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	f280 80cf 	bge.w	800624a <__kernel_rem_pio2+0x472>
 80060ac:	4644      	mov	r4, r8
 80060ae:	2c00      	cmp	r4, #0
 80060b0:	f2c0 80fd 	blt.w	80062ae <__kernel_rem_pio2+0x4d6>
 80060b4:	4b12      	ldr	r3, [pc, #72]	@ (8006100 <__kernel_rem_pio2+0x328>)
 80060b6:	461f      	mov	r7, r3
 80060b8:	ab70      	add	r3, sp, #448	@ 0x1c0
 80060ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060be:	9306      	str	r3, [sp, #24]
 80060c0:	f04f 0a00 	mov.w	sl, #0
 80060c4:	f04f 0b00 	mov.w	fp, #0
 80060c8:	2600      	movs	r6, #0
 80060ca:	eba8 0504 	sub.w	r5, r8, r4
 80060ce:	e0e2      	b.n	8006296 <__kernel_rem_pio2+0x4be>
 80060d0:	f04f 0902 	mov.w	r9, #2
 80060d4:	e754      	b.n	8005f80 <__kernel_rem_pio2+0x1a8>
 80060d6:	bf00      	nop
	...
 80060e4:	3ff00000 	.word	0x3ff00000
 80060e8:	08006898 	.word	0x08006898
 80060ec:	40200000 	.word	0x40200000
 80060f0:	3ff00000 	.word	0x3ff00000
 80060f4:	3e700000 	.word	0x3e700000
 80060f8:	41700000 	.word	0x41700000
 80060fc:	3fe00000 	.word	0x3fe00000
 8006100:	08006858 	.word	0x08006858
 8006104:	f854 3b04 	ldr.w	r3, [r4], #4
 8006108:	b945      	cbnz	r5, 800611c <__kernel_rem_pio2+0x344>
 800610a:	b123      	cbz	r3, 8006116 <__kernel_rem_pio2+0x33e>
 800610c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006110:	f844 3c04 	str.w	r3, [r4, #-4]
 8006114:	2301      	movs	r3, #1
 8006116:	3201      	adds	r2, #1
 8006118:	461d      	mov	r5, r3
 800611a:	e738      	b.n	8005f8e <__kernel_rem_pio2+0x1b6>
 800611c:	1acb      	subs	r3, r1, r3
 800611e:	e7f7      	b.n	8006110 <__kernel_rem_pio2+0x338>
 8006120:	f108 32ff 	add.w	r2, r8, #4294967295
 8006124:	ab0c      	add	r3, sp, #48	@ 0x30
 8006126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800612a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800612e:	a90c      	add	r1, sp, #48	@ 0x30
 8006130:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006134:	e739      	b.n	8005faa <__kernel_rem_pio2+0x1d2>
 8006136:	f108 32ff 	add.w	r2, r8, #4294967295
 800613a:	ab0c      	add	r3, sp, #48	@ 0x30
 800613c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006140:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006144:	e7f3      	b.n	800612e <__kernel_rem_pio2+0x356>
 8006146:	a90c      	add	r1, sp, #48	@ 0x30
 8006148:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800614c:	3b01      	subs	r3, #1
 800614e:	430a      	orrs	r2, r1
 8006150:	e787      	b.n	8006062 <__kernel_rem_pio2+0x28a>
 8006152:	3401      	adds	r4, #1
 8006154:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006158:	2a00      	cmp	r2, #0
 800615a:	d0fa      	beq.n	8006152 <__kernel_rem_pio2+0x37a>
 800615c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800615e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006162:	eb0d 0503 	add.w	r5, sp, r3
 8006166:	9b06      	ldr	r3, [sp, #24]
 8006168:	aa20      	add	r2, sp, #128	@ 0x80
 800616a:	4443      	add	r3, r8
 800616c:	f108 0701 	add.w	r7, r8, #1
 8006170:	3d98      	subs	r5, #152	@ 0x98
 8006172:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006176:	4444      	add	r4, r8
 8006178:	42bc      	cmp	r4, r7
 800617a:	da04      	bge.n	8006186 <__kernel_rem_pio2+0x3ae>
 800617c:	46a0      	mov	r8, r4
 800617e:	e6a2      	b.n	8005ec6 <__kernel_rem_pio2+0xee>
 8006180:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006182:	2401      	movs	r4, #1
 8006184:	e7e6      	b.n	8006154 <__kernel_rem_pio2+0x37c>
 8006186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006188:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800618c:	f7fa f96e 	bl	800046c <__aeabi_i2d>
 8006190:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8006458 <__kernel_rem_pio2+0x680>
 8006194:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006198:	ed8d 7b02 	vstr	d7, [sp, #8]
 800619c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061a0:	46b2      	mov	sl, r6
 80061a2:	f04f 0800 	mov.w	r8, #0
 80061a6:	9b05      	ldr	r3, [sp, #20]
 80061a8:	4598      	cmp	r8, r3
 80061aa:	dd05      	ble.n	80061b8 <__kernel_rem_pio2+0x3e0>
 80061ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80061b0:	3701      	adds	r7, #1
 80061b2:	eca5 7b02 	vstmia	r5!, {d7}
 80061b6:	e7df      	b.n	8006178 <__kernel_rem_pio2+0x3a0>
 80061b8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80061bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80061c0:	f7fa f9be 	bl	8000540 <__aeabi_dmul>
 80061c4:	4602      	mov	r2, r0
 80061c6:	460b      	mov	r3, r1
 80061c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061cc:	f7fa f802 	bl	80001d4 <__adddf3>
 80061d0:	f108 0801 	add.w	r8, r8, #1
 80061d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061d8:	e7e5      	b.n	80061a6 <__kernel_rem_pio2+0x3ce>
 80061da:	f1cb 0000 	rsb	r0, fp, #0
 80061de:	ec47 6b10 	vmov	d0, r6, r7
 80061e2:	f000 f951 	bl	8006488 <scalbn>
 80061e6:	ec55 4b10 	vmov	r4, r5, d0
 80061ea:	4b9d      	ldr	r3, [pc, #628]	@ (8006460 <__kernel_rem_pio2+0x688>)
 80061ec:	2200      	movs	r2, #0
 80061ee:	4620      	mov	r0, r4
 80061f0:	4629      	mov	r1, r5
 80061f2:	f7fa fc2b 	bl	8000a4c <__aeabi_dcmpge>
 80061f6:	b300      	cbz	r0, 800623a <__kernel_rem_pio2+0x462>
 80061f8:	4b9a      	ldr	r3, [pc, #616]	@ (8006464 <__kernel_rem_pio2+0x68c>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	4620      	mov	r0, r4
 80061fe:	4629      	mov	r1, r5
 8006200:	f7fa f99e 	bl	8000540 <__aeabi_dmul>
 8006204:	f7fa fc36 	bl	8000a74 <__aeabi_d2iz>
 8006208:	4606      	mov	r6, r0
 800620a:	f7fa f92f 	bl	800046c <__aeabi_i2d>
 800620e:	4b94      	ldr	r3, [pc, #592]	@ (8006460 <__kernel_rem_pio2+0x688>)
 8006210:	2200      	movs	r2, #0
 8006212:	f7fa f995 	bl	8000540 <__aeabi_dmul>
 8006216:	460b      	mov	r3, r1
 8006218:	4602      	mov	r2, r0
 800621a:	4629      	mov	r1, r5
 800621c:	4620      	mov	r0, r4
 800621e:	f7f9 ffd7 	bl	80001d0 <__aeabi_dsub>
 8006222:	f7fa fc27 	bl	8000a74 <__aeabi_d2iz>
 8006226:	ab0c      	add	r3, sp, #48	@ 0x30
 8006228:	f10b 0b18 	add.w	fp, fp, #24
 800622c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006230:	f108 0801 	add.w	r8, r8, #1
 8006234:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006238:	e722      	b.n	8006080 <__kernel_rem_pio2+0x2a8>
 800623a:	4620      	mov	r0, r4
 800623c:	4629      	mov	r1, r5
 800623e:	f7fa fc19 	bl	8000a74 <__aeabi_d2iz>
 8006242:	ab0c      	add	r3, sp, #48	@ 0x30
 8006244:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006248:	e71a      	b.n	8006080 <__kernel_rem_pio2+0x2a8>
 800624a:	ab0c      	add	r3, sp, #48	@ 0x30
 800624c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006250:	f7fa f90c 	bl	800046c <__aeabi_i2d>
 8006254:	4622      	mov	r2, r4
 8006256:	462b      	mov	r3, r5
 8006258:	f7fa f972 	bl	8000540 <__aeabi_dmul>
 800625c:	4652      	mov	r2, sl
 800625e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8006262:	465b      	mov	r3, fp
 8006264:	4620      	mov	r0, r4
 8006266:	4629      	mov	r1, r5
 8006268:	f7fa f96a 	bl	8000540 <__aeabi_dmul>
 800626c:	3e01      	subs	r6, #1
 800626e:	4604      	mov	r4, r0
 8006270:	460d      	mov	r5, r1
 8006272:	e718      	b.n	80060a6 <__kernel_rem_pio2+0x2ce>
 8006274:	9906      	ldr	r1, [sp, #24]
 8006276:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800627a:	9106      	str	r1, [sp, #24]
 800627c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006280:	f7fa f95e 	bl	8000540 <__aeabi_dmul>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4650      	mov	r0, sl
 800628a:	4659      	mov	r1, fp
 800628c:	f7f9 ffa2 	bl	80001d4 <__adddf3>
 8006290:	3601      	adds	r6, #1
 8006292:	4682      	mov	sl, r0
 8006294:	468b      	mov	fp, r1
 8006296:	9b00      	ldr	r3, [sp, #0]
 8006298:	429e      	cmp	r6, r3
 800629a:	dc01      	bgt.n	80062a0 <__kernel_rem_pio2+0x4c8>
 800629c:	42b5      	cmp	r5, r6
 800629e:	dae9      	bge.n	8006274 <__kernel_rem_pio2+0x49c>
 80062a0:	ab48      	add	r3, sp, #288	@ 0x120
 80062a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80062a6:	e9c5 ab00 	strd	sl, fp, [r5]
 80062aa:	3c01      	subs	r4, #1
 80062ac:	e6ff      	b.n	80060ae <__kernel_rem_pio2+0x2d6>
 80062ae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	dc0b      	bgt.n	80062cc <__kernel_rem_pio2+0x4f4>
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	dc39      	bgt.n	800632c <__kernel_rem_pio2+0x554>
 80062b8:	d05d      	beq.n	8006376 <__kernel_rem_pio2+0x59e>
 80062ba:	9b02      	ldr	r3, [sp, #8]
 80062bc:	f003 0007 	and.w	r0, r3, #7
 80062c0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80062c4:	ecbd 8b02 	vpop	{d8}
 80062c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062cc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80062ce:	2b03      	cmp	r3, #3
 80062d0:	d1f3      	bne.n	80062ba <__kernel_rem_pio2+0x4e2>
 80062d2:	9b05      	ldr	r3, [sp, #20]
 80062d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80062d8:	eb0d 0403 	add.w	r4, sp, r3
 80062dc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80062e0:	4625      	mov	r5, r4
 80062e2:	46c2      	mov	sl, r8
 80062e4:	f1ba 0f00 	cmp.w	sl, #0
 80062e8:	f1a5 0508 	sub.w	r5, r5, #8
 80062ec:	dc6b      	bgt.n	80063c6 <__kernel_rem_pio2+0x5ee>
 80062ee:	4645      	mov	r5, r8
 80062f0:	2d01      	cmp	r5, #1
 80062f2:	f1a4 0408 	sub.w	r4, r4, #8
 80062f6:	f300 8087 	bgt.w	8006408 <__kernel_rem_pio2+0x630>
 80062fa:	9c05      	ldr	r4, [sp, #20]
 80062fc:	ab48      	add	r3, sp, #288	@ 0x120
 80062fe:	441c      	add	r4, r3
 8006300:	2000      	movs	r0, #0
 8006302:	2100      	movs	r1, #0
 8006304:	f1b8 0f01 	cmp.w	r8, #1
 8006308:	f300 809c 	bgt.w	8006444 <__kernel_rem_pio2+0x66c>
 800630c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8006310:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8006314:	f1b9 0f00 	cmp.w	r9, #0
 8006318:	f040 80a6 	bne.w	8006468 <__kernel_rem_pio2+0x690>
 800631c:	9b04      	ldr	r3, [sp, #16]
 800631e:	e9c3 7800 	strd	r7, r8, [r3]
 8006322:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006326:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800632a:	e7c6      	b.n	80062ba <__kernel_rem_pio2+0x4e2>
 800632c:	9d05      	ldr	r5, [sp, #20]
 800632e:	ab48      	add	r3, sp, #288	@ 0x120
 8006330:	441d      	add	r5, r3
 8006332:	4644      	mov	r4, r8
 8006334:	2000      	movs	r0, #0
 8006336:	2100      	movs	r1, #0
 8006338:	2c00      	cmp	r4, #0
 800633a:	da35      	bge.n	80063a8 <__kernel_rem_pio2+0x5d0>
 800633c:	f1b9 0f00 	cmp.w	r9, #0
 8006340:	d038      	beq.n	80063b4 <__kernel_rem_pio2+0x5dc>
 8006342:	4602      	mov	r2, r0
 8006344:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006348:	9c04      	ldr	r4, [sp, #16]
 800634a:	e9c4 2300 	strd	r2, r3, [r4]
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8006356:	f7f9 ff3b 	bl	80001d0 <__aeabi_dsub>
 800635a:	ad4a      	add	r5, sp, #296	@ 0x128
 800635c:	2401      	movs	r4, #1
 800635e:	45a0      	cmp	r8, r4
 8006360:	da2b      	bge.n	80063ba <__kernel_rem_pio2+0x5e2>
 8006362:	f1b9 0f00 	cmp.w	r9, #0
 8006366:	d002      	beq.n	800636e <__kernel_rem_pio2+0x596>
 8006368:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800636c:	4619      	mov	r1, r3
 800636e:	9b04      	ldr	r3, [sp, #16]
 8006370:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006374:	e7a1      	b.n	80062ba <__kernel_rem_pio2+0x4e2>
 8006376:	9c05      	ldr	r4, [sp, #20]
 8006378:	ab48      	add	r3, sp, #288	@ 0x120
 800637a:	441c      	add	r4, r3
 800637c:	2000      	movs	r0, #0
 800637e:	2100      	movs	r1, #0
 8006380:	f1b8 0f00 	cmp.w	r8, #0
 8006384:	da09      	bge.n	800639a <__kernel_rem_pio2+0x5c2>
 8006386:	f1b9 0f00 	cmp.w	r9, #0
 800638a:	d002      	beq.n	8006392 <__kernel_rem_pio2+0x5ba>
 800638c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006390:	4619      	mov	r1, r3
 8006392:	9b04      	ldr	r3, [sp, #16]
 8006394:	e9c3 0100 	strd	r0, r1, [r3]
 8006398:	e78f      	b.n	80062ba <__kernel_rem_pio2+0x4e2>
 800639a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800639e:	f7f9 ff19 	bl	80001d4 <__adddf3>
 80063a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80063a6:	e7eb      	b.n	8006380 <__kernel_rem_pio2+0x5a8>
 80063a8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80063ac:	f7f9 ff12 	bl	80001d4 <__adddf3>
 80063b0:	3c01      	subs	r4, #1
 80063b2:	e7c1      	b.n	8006338 <__kernel_rem_pio2+0x560>
 80063b4:	4602      	mov	r2, r0
 80063b6:	460b      	mov	r3, r1
 80063b8:	e7c6      	b.n	8006348 <__kernel_rem_pio2+0x570>
 80063ba:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80063be:	f7f9 ff09 	bl	80001d4 <__adddf3>
 80063c2:	3401      	adds	r4, #1
 80063c4:	e7cb      	b.n	800635e <__kernel_rem_pio2+0x586>
 80063c6:	ed95 7b00 	vldr	d7, [r5]
 80063ca:	ed8d 7b00 	vstr	d7, [sp]
 80063ce:	ed95 7b02 	vldr	d7, [r5, #8]
 80063d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063d6:	ec53 2b17 	vmov	r2, r3, d7
 80063da:	ed8d 7b06 	vstr	d7, [sp, #24]
 80063de:	f7f9 fef9 	bl	80001d4 <__adddf3>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	4606      	mov	r6, r0
 80063e8:	460f      	mov	r7, r1
 80063ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063ee:	f7f9 feef 	bl	80001d0 <__aeabi_dsub>
 80063f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80063f6:	f7f9 feed 	bl	80001d4 <__adddf3>
 80063fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063fe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8006402:	e9c5 6700 	strd	r6, r7, [r5]
 8006406:	e76d      	b.n	80062e4 <__kernel_rem_pio2+0x50c>
 8006408:	ed94 7b00 	vldr	d7, [r4]
 800640c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8006410:	ec51 0b17 	vmov	r0, r1, d7
 8006414:	4652      	mov	r2, sl
 8006416:	465b      	mov	r3, fp
 8006418:	ed8d 7b00 	vstr	d7, [sp]
 800641c:	f7f9 feda 	bl	80001d4 <__adddf3>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4606      	mov	r6, r0
 8006426:	460f      	mov	r7, r1
 8006428:	e9dd 0100 	ldrd	r0, r1, [sp]
 800642c:	f7f9 fed0 	bl	80001d0 <__aeabi_dsub>
 8006430:	4652      	mov	r2, sl
 8006432:	465b      	mov	r3, fp
 8006434:	f7f9 fece 	bl	80001d4 <__adddf3>
 8006438:	3d01      	subs	r5, #1
 800643a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800643e:	e9c4 6700 	strd	r6, r7, [r4]
 8006442:	e755      	b.n	80062f0 <__kernel_rem_pio2+0x518>
 8006444:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006448:	f7f9 fec4 	bl	80001d4 <__adddf3>
 800644c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006450:	e758      	b.n	8006304 <__kernel_rem_pio2+0x52c>
 8006452:	bf00      	nop
 8006454:	f3af 8000 	nop.w
	...
 8006460:	41700000 	.word	0x41700000
 8006464:	3e700000 	.word	0x3e700000
 8006468:	9b04      	ldr	r3, [sp, #16]
 800646a:	9a04      	ldr	r2, [sp, #16]
 800646c:	601f      	str	r7, [r3, #0]
 800646e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8006472:	605c      	str	r4, [r3, #4]
 8006474:	609d      	str	r5, [r3, #8]
 8006476:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800647a:	60d3      	str	r3, [r2, #12]
 800647c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006480:	6110      	str	r0, [r2, #16]
 8006482:	6153      	str	r3, [r2, #20]
 8006484:	e719      	b.n	80062ba <__kernel_rem_pio2+0x4e2>
 8006486:	bf00      	nop

08006488 <scalbn>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	ec55 4b10 	vmov	r4, r5, d0
 800648e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006492:	4606      	mov	r6, r0
 8006494:	462b      	mov	r3, r5
 8006496:	b991      	cbnz	r1, 80064be <scalbn+0x36>
 8006498:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800649c:	4323      	orrs	r3, r4
 800649e:	d03d      	beq.n	800651c <scalbn+0x94>
 80064a0:	4b35      	ldr	r3, [pc, #212]	@ (8006578 <scalbn+0xf0>)
 80064a2:	4620      	mov	r0, r4
 80064a4:	4629      	mov	r1, r5
 80064a6:	2200      	movs	r2, #0
 80064a8:	f7fa f84a 	bl	8000540 <__aeabi_dmul>
 80064ac:	4b33      	ldr	r3, [pc, #204]	@ (800657c <scalbn+0xf4>)
 80064ae:	429e      	cmp	r6, r3
 80064b0:	4604      	mov	r4, r0
 80064b2:	460d      	mov	r5, r1
 80064b4:	da0f      	bge.n	80064d6 <scalbn+0x4e>
 80064b6:	a328      	add	r3, pc, #160	@ (adr r3, 8006558 <scalbn+0xd0>)
 80064b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064bc:	e01e      	b.n	80064fc <scalbn+0x74>
 80064be:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80064c2:	4291      	cmp	r1, r2
 80064c4:	d10b      	bne.n	80064de <scalbn+0x56>
 80064c6:	4622      	mov	r2, r4
 80064c8:	4620      	mov	r0, r4
 80064ca:	4629      	mov	r1, r5
 80064cc:	f7f9 fe82 	bl	80001d4 <__adddf3>
 80064d0:	4604      	mov	r4, r0
 80064d2:	460d      	mov	r5, r1
 80064d4:	e022      	b.n	800651c <scalbn+0x94>
 80064d6:	460b      	mov	r3, r1
 80064d8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80064dc:	3936      	subs	r1, #54	@ 0x36
 80064de:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80064e2:	4296      	cmp	r6, r2
 80064e4:	dd0d      	ble.n	8006502 <scalbn+0x7a>
 80064e6:	2d00      	cmp	r5, #0
 80064e8:	a11d      	add	r1, pc, #116	@ (adr r1, 8006560 <scalbn+0xd8>)
 80064ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064ee:	da02      	bge.n	80064f6 <scalbn+0x6e>
 80064f0:	a11d      	add	r1, pc, #116	@ (adr r1, 8006568 <scalbn+0xe0>)
 80064f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80064f6:	a31a      	add	r3, pc, #104	@ (adr r3, 8006560 <scalbn+0xd8>)
 80064f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fc:	f7fa f820 	bl	8000540 <__aeabi_dmul>
 8006500:	e7e6      	b.n	80064d0 <scalbn+0x48>
 8006502:	1872      	adds	r2, r6, r1
 8006504:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006508:	428a      	cmp	r2, r1
 800650a:	dcec      	bgt.n	80064e6 <scalbn+0x5e>
 800650c:	2a00      	cmp	r2, #0
 800650e:	dd08      	ble.n	8006522 <scalbn+0x9a>
 8006510:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006514:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006518:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800651c:	ec45 4b10 	vmov	d0, r4, r5
 8006520:	bd70      	pop	{r4, r5, r6, pc}
 8006522:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006526:	da08      	bge.n	800653a <scalbn+0xb2>
 8006528:	2d00      	cmp	r5, #0
 800652a:	a10b      	add	r1, pc, #44	@ (adr r1, 8006558 <scalbn+0xd0>)
 800652c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006530:	dac1      	bge.n	80064b6 <scalbn+0x2e>
 8006532:	a10f      	add	r1, pc, #60	@ (adr r1, 8006570 <scalbn+0xe8>)
 8006534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006538:	e7bd      	b.n	80064b6 <scalbn+0x2e>
 800653a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800653e:	3236      	adds	r2, #54	@ 0x36
 8006540:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006544:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006548:	4620      	mov	r0, r4
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <scalbn+0xf8>)
 800654c:	4629      	mov	r1, r5
 800654e:	2200      	movs	r2, #0
 8006550:	e7d4      	b.n	80064fc <scalbn+0x74>
 8006552:	bf00      	nop
 8006554:	f3af 8000 	nop.w
 8006558:	c2f8f359 	.word	0xc2f8f359
 800655c:	01a56e1f 	.word	0x01a56e1f
 8006560:	8800759c 	.word	0x8800759c
 8006564:	7e37e43c 	.word	0x7e37e43c
 8006568:	8800759c 	.word	0x8800759c
 800656c:	fe37e43c 	.word	0xfe37e43c
 8006570:	c2f8f359 	.word	0xc2f8f359
 8006574:	81a56e1f 	.word	0x81a56e1f
 8006578:	43500000 	.word	0x43500000
 800657c:	ffff3cb0 	.word	0xffff3cb0
 8006580:	3c900000 	.word	0x3c900000
 8006584:	00000000 	.word	0x00000000

08006588 <floor>:
 8006588:	ec51 0b10 	vmov	r0, r1, d0
 800658c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006594:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006598:	2e13      	cmp	r6, #19
 800659a:	460c      	mov	r4, r1
 800659c:	4605      	mov	r5, r0
 800659e:	4680      	mov	r8, r0
 80065a0:	dc34      	bgt.n	800660c <floor+0x84>
 80065a2:	2e00      	cmp	r6, #0
 80065a4:	da17      	bge.n	80065d6 <floor+0x4e>
 80065a6:	a332      	add	r3, pc, #200	@ (adr r3, 8006670 <floor+0xe8>)
 80065a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ac:	f7f9 fe12 	bl	80001d4 <__adddf3>
 80065b0:	2200      	movs	r2, #0
 80065b2:	2300      	movs	r3, #0
 80065b4:	f7fa fa54 	bl	8000a60 <__aeabi_dcmpgt>
 80065b8:	b150      	cbz	r0, 80065d0 <floor+0x48>
 80065ba:	2c00      	cmp	r4, #0
 80065bc:	da55      	bge.n	800666a <floor+0xe2>
 80065be:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80065c2:	432c      	orrs	r4, r5
 80065c4:	2500      	movs	r5, #0
 80065c6:	42ac      	cmp	r4, r5
 80065c8:	4c2b      	ldr	r4, [pc, #172]	@ (8006678 <floor+0xf0>)
 80065ca:	bf08      	it	eq
 80065cc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80065d0:	4621      	mov	r1, r4
 80065d2:	4628      	mov	r0, r5
 80065d4:	e023      	b.n	800661e <floor+0x96>
 80065d6:	4f29      	ldr	r7, [pc, #164]	@ (800667c <floor+0xf4>)
 80065d8:	4137      	asrs	r7, r6
 80065da:	ea01 0307 	and.w	r3, r1, r7
 80065de:	4303      	orrs	r3, r0
 80065e0:	d01d      	beq.n	800661e <floor+0x96>
 80065e2:	a323      	add	r3, pc, #140	@ (adr r3, 8006670 <floor+0xe8>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	f7f9 fdf4 	bl	80001d4 <__adddf3>
 80065ec:	2200      	movs	r2, #0
 80065ee:	2300      	movs	r3, #0
 80065f0:	f7fa fa36 	bl	8000a60 <__aeabi_dcmpgt>
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d0eb      	beq.n	80065d0 <floor+0x48>
 80065f8:	2c00      	cmp	r4, #0
 80065fa:	bfbe      	ittt	lt
 80065fc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8006600:	4133      	asrlt	r3, r6
 8006602:	18e4      	addlt	r4, r4, r3
 8006604:	ea24 0407 	bic.w	r4, r4, r7
 8006608:	2500      	movs	r5, #0
 800660a:	e7e1      	b.n	80065d0 <floor+0x48>
 800660c:	2e33      	cmp	r6, #51	@ 0x33
 800660e:	dd0a      	ble.n	8006626 <floor+0x9e>
 8006610:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006614:	d103      	bne.n	800661e <floor+0x96>
 8006616:	4602      	mov	r2, r0
 8006618:	460b      	mov	r3, r1
 800661a:	f7f9 fddb 	bl	80001d4 <__adddf3>
 800661e:	ec41 0b10 	vmov	d0, r0, r1
 8006622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006626:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800662a:	f04f 37ff 	mov.w	r7, #4294967295
 800662e:	40df      	lsrs	r7, r3
 8006630:	4207      	tst	r7, r0
 8006632:	d0f4      	beq.n	800661e <floor+0x96>
 8006634:	a30e      	add	r3, pc, #56	@ (adr r3, 8006670 <floor+0xe8>)
 8006636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663a:	f7f9 fdcb 	bl	80001d4 <__adddf3>
 800663e:	2200      	movs	r2, #0
 8006640:	2300      	movs	r3, #0
 8006642:	f7fa fa0d 	bl	8000a60 <__aeabi_dcmpgt>
 8006646:	2800      	cmp	r0, #0
 8006648:	d0c2      	beq.n	80065d0 <floor+0x48>
 800664a:	2c00      	cmp	r4, #0
 800664c:	da0a      	bge.n	8006664 <floor+0xdc>
 800664e:	2e14      	cmp	r6, #20
 8006650:	d101      	bne.n	8006656 <floor+0xce>
 8006652:	3401      	adds	r4, #1
 8006654:	e006      	b.n	8006664 <floor+0xdc>
 8006656:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800665a:	2301      	movs	r3, #1
 800665c:	40b3      	lsls	r3, r6
 800665e:	441d      	add	r5, r3
 8006660:	4545      	cmp	r5, r8
 8006662:	d3f6      	bcc.n	8006652 <floor+0xca>
 8006664:	ea25 0507 	bic.w	r5, r5, r7
 8006668:	e7b2      	b.n	80065d0 <floor+0x48>
 800666a:	2500      	movs	r5, #0
 800666c:	462c      	mov	r4, r5
 800666e:	e7af      	b.n	80065d0 <floor+0x48>
 8006670:	8800759c 	.word	0x8800759c
 8006674:	7e37e43c 	.word	0x7e37e43c
 8006678:	bff00000 	.word	0xbff00000
 800667c:	000fffff 	.word	0x000fffff

08006680 <_init>:
 8006680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006682:	bf00      	nop
 8006684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006686:	bc08      	pop	{r3}
 8006688:	469e      	mov	lr, r3
 800668a:	4770      	bx	lr

0800668c <_fini>:
 800668c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668e:	bf00      	nop
 8006690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006692:	bc08      	pop	{r3}
 8006694:	469e      	mov	lr, r3
 8006696:	4770      	bx	lr
