$date
	Sun Jul 27 09:57:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_simple_test $end
$var wire 1 ! halfword_aligned $end
$var wire 1 " word_aligned $end
$var reg 32 # address [31:0] $end
$var reg 1 $ alignment_error $end
$var reg 4 % byte_enables [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' rst_n $end
$var reg 2 ( size [1:0] $end
$scope task test_alignment_and_enables $end
$var reg 32 ) addr [31:0] $end
$var reg 4 * expect_enables [3:0] $end
$var reg 1 + expect_error $end
$var reg 2 , sz [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
bx )
bx (
0'
0&
b0 %
0$
bx #
x"
x!
$end
#5000
1&
#10000
0&
#15000
1&
#20000
0&
1'
#25000
1&
#30000
0&
#35000
1&
#40000
1!
b1111 %
1"
0&
b10 (
b1000000000000 #
b1111 *
0+
b10 ,
b1000000000000 )
#45000
1&
#50000
0!
1$
b1111 %
0"
0&
b1000000000001 #
1+
b1000000000001 )
#55000
1&
#60000
1!
1$
b1111 %
0&
b1000000000010 #
b1000000000010 )
#65000
1&
#70000
0!
1$
b1111 %
0&
b1000000000011 #
b1000000000011 )
#75000
1&
#80000
1!
0$
b11 %
1"
0&
b1 (
b1000000000000 #
b11 *
0+
b1 ,
b1000000000000 )
#85000
1&
#90000
1$
0!
b11 %
0"
0&
b1000000000001 #
b10 *
1+
b1000000000001 )
#95000
1&
#100000
1!
0$
b1100 %
0&
b1000000000010 #
b1100 *
0+
b1000000000010 )
#105000
1&
#110000
1$
0!
b1100 %
0&
b1000000000011 #
1+
b1000000000011 )
#115000
1&
#120000
1!
0$
b1 %
1"
0&
b0 (
b1000000000000 #
b1 *
0+
b0 ,
b1000000000000 )
#125000
1&
#130000
0!
b10 %
0"
0&
b1000000000001 #
b10 *
b1000000000001 )
#135000
1&
#140000
1!
b100 %
0&
b1000000000010 #
b100 *
b1000000000010 )
#145000
1&
#150000
0!
b1000 %
0&
b1000000000011 #
b1000 *
b1000000000011 )
#155000
1&
#160000
0&
