
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000295c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002afc  08002afc  00003afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b88  08002b88  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002b88  08002b88  00003b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b90  08002b90  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b90  08002b90  00003b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b94  08002b94  00003b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002b98  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000068  08002c00  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08002c00  000041e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000036d5  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000dad  00000000  00000000  0000776d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002c8  00000000  00000000  00008520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001ec  00000000  00000000  000087e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001009a  00000000  00000000  000089d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003e5b  00000000  00000000  00018a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005649c  00000000  00000000  0001c8c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00072d65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001148  00000000  00000000  00072da8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00073ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002ae4 	.word	0x08002ae4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08002ae4 	.word	0x08002ae4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <SystemInit+0x20>)
 8000a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <SystemInit+0x20>)
 8000a68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b087      	sub	sp, #28
 8000a84:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	617b      	str	r3, [r7, #20]
 8000a8e:	2302      	movs	r3, #2
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	2302      	movs	r3, #2
 8000a98:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000a9a:	4b34      	ldr	r3, [pc, #208]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	f003 030c 	and.w	r3, r3, #12
 8000aa2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	2b08      	cmp	r3, #8
 8000aa8:	d011      	beq.n	8000ace <SystemCoreClockUpdate+0x4e>
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	2b08      	cmp	r3, #8
 8000aae:	d844      	bhi.n	8000b3a <SystemCoreClockUpdate+0xba>
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <SystemCoreClockUpdate+0x3e>
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	2b04      	cmp	r3, #4
 8000aba:	d004      	beq.n	8000ac6 <SystemCoreClockUpdate+0x46>
 8000abc:	e03d      	b.n	8000b3a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000abe:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000ac2:	601a      	str	r2, [r3, #0]
      break;
 8000ac4:	e03d      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8000b78 <SystemCoreClockUpdate+0xf8>)
 8000aca:	601a      	str	r2, [r3, #0]
      break;
 8000acc:	e039      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000ace:	4b27      	ldr	r3, [pc, #156]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	0d9b      	lsrs	r3, r3, #22
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ada:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ae2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00c      	beq.n	8000b04 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000aea:	4a23      	ldr	r2, [pc, #140]	@ (8000b78 <SystemCoreClockUpdate+0xf8>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000af4:	6852      	ldr	r2, [r2, #4]
 8000af6:	0992      	lsrs	r2, r2, #6
 8000af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000afc:	fb02 f303 	mul.w	r3, r2, r3
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	e00b      	b.n	8000b1c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b04:	4a1b      	ldr	r2, [pc, #108]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0c:	4a17      	ldr	r2, [pc, #92]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b0e:	6852      	ldr	r2, [r2, #4]
 8000b10:	0992      	lsrs	r2, r2, #6
 8000b12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000b16:	fb02 f303 	mul.w	r3, r2, r3
 8000b1a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000b1c:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	0c1b      	lsrs	r3, r3, #16
 8000b22:	f003 0303 	and.w	r3, r3, #3
 8000b26:	3301      	adds	r3, #1
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b34:	4a0e      	ldr	r2, [pc, #56]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b36:	6013      	str	r3, [r2, #0]
      break;
 8000b38:	e003      	b.n	8000b42 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000b74 <SystemCoreClockUpdate+0xf4>)
 8000b3e:	601a      	str	r2, [r3, #0]
      break;
 8000b40:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000b42:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <SystemCoreClockUpdate+0xec>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	091b      	lsrs	r3, r3, #4
 8000b48:	f003 030f 	and.w	r3, r3, #15
 8000b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b7c <SystemCoreClockUpdate+0xfc>)
 8000b4e:	5cd3      	ldrb	r3, [r2, r3]
 8000b50:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	fa22 f303 	lsr.w	r3, r2, r3
 8000b5c:	4a04      	ldr	r2, [pc, #16]	@ (8000b70 <SystemCoreClockUpdate+0xf0>)
 8000b5e:	6013      	str	r3, [r2, #0]
}
 8000b60:	bf00      	nop
 8000b62:	371c      	adds	r7, #28
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	20000000 	.word	0x20000000
 8000b74:	00f42400 	.word	0x00f42400
 8000b78:	007a1200 	.word	0x007a1200
 8000b7c:	08002b44 	.word	0x08002b44

08000b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	6039      	str	r1, [r7, #0]
 8000b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	db0a      	blt.n	8000baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	490c      	ldr	r1, [pc, #48]	@ (8000bcc <__NVIC_SetPriority+0x4c>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	0112      	lsls	r2, r2, #4
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	440b      	add	r3, r1
 8000ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba8:	e00a      	b.n	8000bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4908      	ldr	r1, [pc, #32]	@ (8000bd0 <__NVIC_SetPriority+0x50>)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	3b04      	subs	r3, #4
 8000bb8:	0112      	lsls	r2, r2, #4
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	440b      	add	r3, r1
 8000bbe:	761a      	strb	r2, [r3, #24]
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000e100 	.word	0xe000e100
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <GetTick>:
#include "Delay.h"

uint32_t uwTick = 0;

static uint32_t GetTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
	return uwTick;
 8000bd8:	4b03      	ldr	r3, [pc, #12]	@ (8000be8 <GetTick+0x14>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	20000084 	.word	0x20000084

08000bec <Delay_Init>:

// Inicializamos Systick e interrupción
void Delay_Init(uint32_t ticks)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	SysTick -> CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//Dehabilitamos systick
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <Delay_Init+0x54>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a11      	ldr	r2, [pc, #68]	@ (8000c40 <Delay_Init+0x54>)
 8000bfa:	f023 0301 	bic.w	r3, r3, #1
 8000bfe:	6013      	str	r3, [r2, #0]
	SysTick -> LOAD = ticks - 1;				 	//Cargamos valor LOAD
 8000c00:	4a0f      	ldr	r2, [pc, #60]	@ (8000c40 <Delay_Init+0x54>)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	6053      	str	r3, [r2, #4]
	SysTick -> CTRL |= 1U<<2; 						//Escogemos fuente de reloj
 8000c08:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <Delay_Init+0x54>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8000c40 <Delay_Init+0x54>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	6013      	str	r3, [r2, #0]
	NVIC_SetPriority(SysTick_IRQn, 7);				//Asignamos prioridad de 7
 8000c14:	2107      	movs	r1, #7
 8000c16:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1a:	f7ff ffb1 	bl	8000b80 <__NVIC_SetPriority>
	SysTick -> CTRL |= 1<<1;						//Activamos interrupción por conteo
 8000c1e:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <Delay_Init+0x54>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a07      	ldr	r2, [pc, #28]	@ (8000c40 <Delay_Init+0x54>)
 8000c24:	f043 0302 	orr.w	r3, r3, #2
 8000c28:	6013      	str	r3, [r2, #0]
	SysTick -> CTRL |= SysTick_CTRL_ENABLE_Msk;		//Habilitamos conteo
 8000c2a:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <Delay_Init+0x54>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <Delay_Init+0x54>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6013      	str	r3, [r2, #0]
	return;
 8000c36:	bf00      	nop
}
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <delay_ms>:
}

#endif

void delay_ms(uint32_t delay)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	{
		delay_us(1000);
	}
#else

	int32_t tickstart = GetTick();
 8000c4c:	f7ff ffc2 	bl	8000bd4 <GetTick>
 8000c50:	4603      	mov	r3, r0
 8000c52:	60fb      	str	r3, [r7, #12]
	uint32_t wait = delay;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	60bb      	str	r3, [r7, #8]
	while((GetTick() - tickstart) < wait);
 8000c58:	bf00      	nop
 8000c5a:	f7ff ffbb 	bl	8000bd4 <GetTick>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	68ba      	ldr	r2, [r7, #8]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d8f7      	bhi.n	8000c5a <delay_ms+0x16>

#endif

}
 8000c6a:	bf00      	nop
 8000c6c:	bf00      	nop
 8000c6e:	3710      	adds	r7, #16
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <__NVIC_EnableIRQ>:
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	db0b      	blt.n	8000c9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	f003 021f 	and.w	r2, r3, #31
 8000c8c:	4907      	ldr	r1, [pc, #28]	@ (8000cac <__NVIC_EnableIRQ+0x38>)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	095b      	lsrs	r3, r3, #5
 8000c94:	2001      	movs	r0, #1
 8000c96:	fa00 f202 	lsl.w	r2, r0, r2
 8000c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	e000e100 	.word	0xe000e100

08000cb0 <__NVIC_ClearPendingIRQ>:
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db0c      	blt.n	8000cdc <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 021f 	and.w	r2, r3, #31
 8000cc8:	4907      	ldr	r1, [pc, #28]	@ (8000ce8 <__NVIC_ClearPendingIRQ+0x38>)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	095b      	lsrs	r3, r3, #5
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cd6:	3360      	adds	r3, #96	@ 0x60
 8000cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	@ (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	@ (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <GPIO_Input_Config>:
 * In main(): GPIO_Input_Config(GPIOB, 13, PULL_NONE , &exti13);
 *
 */

void GPIO_Input_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, Input_Trigger_t Pull, EXTI_Config_t *exti_t)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	72fb      	strb	r3, [r7, #11]
 8000d4e:	4613      	mov	r3, r2
 8000d50:	72bb      	strb	r3, [r7, #10]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	4a46      	ldr	r2, [pc, #280]	@ (8000e70 <GPIO_Input_Config+0x130>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d106      	bne.n	8000d68 <GPIO_Input_Config+0x28>
 8000d5a:	4b46      	ldr	r3, [pc, #280]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	4a45      	ldr	r2, [pc, #276]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d66:	e035      	b.n	8000dd4 <GPIO_Input_Config+0x94>
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	4a43      	ldr	r2, [pc, #268]	@ (8000e78 <GPIO_Input_Config+0x138>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d106      	bne.n	8000d7e <GPIO_Input_Config+0x3e>
 8000d70:	4b40      	ldr	r3, [pc, #256]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d74:	4a3f      	ldr	r2, [pc, #252]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d76:	f043 0302 	orr.w	r3, r3, #2
 8000d7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7c:	e02a      	b.n	8000dd4 <GPIO_Input_Config+0x94>
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	4a3e      	ldr	r2, [pc, #248]	@ (8000e7c <GPIO_Input_Config+0x13c>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d106      	bne.n	8000d94 <GPIO_Input_Config+0x54>
 8000d86:	4b3b      	ldr	r3, [pc, #236]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	4a3a      	ldr	r2, [pc, #232]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d8c:	f043 0304 	orr.w	r3, r3, #4
 8000d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d92:	e01f      	b.n	8000dd4 <GPIO_Input_Config+0x94>
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4a3a      	ldr	r2, [pc, #232]	@ (8000e80 <GPIO_Input_Config+0x140>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d106      	bne.n	8000daa <GPIO_Input_Config+0x6a>
 8000d9c:	4b35      	ldr	r3, [pc, #212]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da0:	4a34      	ldr	r2, [pc, #208]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000da2:	f043 0308 	orr.w	r3, r3, #8
 8000da6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da8:	e014      	b.n	8000dd4 <GPIO_Input_Config+0x94>
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	4a35      	ldr	r2, [pc, #212]	@ (8000e84 <GPIO_Input_Config+0x144>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d106      	bne.n	8000dc0 <GPIO_Input_Config+0x80>
 8000db2:	4b30      	ldr	r3, [pc, #192]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	4a2f      	ldr	r2, [pc, #188]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000db8:	f043 0310 	orr.w	r3, r3, #16
 8000dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dbe:	e009      	b.n	8000dd4 <GPIO_Input_Config+0x94>
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4a31      	ldr	r2, [pc, #196]	@ (8000e88 <GPIO_Input_Config+0x148>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d105      	bne.n	8000dd4 <GPIO_Input_Config+0x94>
 8000dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	4a29      	ldr	r2, [pc, #164]	@ (8000e74 <GPIO_Input_Config+0x134>)
 8000dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd2:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	7afb      	ldrb	r3, [r7, #11]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2103      	movs	r1, #3
 8000dde:	fa01 f303 	lsl.w	r3, r1, r3
 8000de2:	43db      	mvns	r3, r3
 8000de4:	401a      	ands	r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_INPUT<<(2*Pin));
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	601a      	str	r2, [r3, #0]

	//PuLL
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	7afb      	ldrb	r3, [r7, #11]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	401a      	ands	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	60da      	str	r2, [r3, #12]

	switch(Pull)
 8000e08:	7abb      	ldrb	r3, [r7, #10]
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d012      	beq.n	8000e34 <GPIO_Input_Config+0xf4>
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	dc1c      	bgt.n	8000e4c <GPIO_Input_Config+0x10c>
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d01c      	beq.n	8000e50 <GPIO_Input_Config+0x110>
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d000      	beq.n	8000e1c <GPIO_Input_Config+0xdc>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
			break;
		case PULL_PD:
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
			break;
		default: break;
 8000e1a:	e017      	b.n	8000e4c <GPIO_Input_Config+0x10c>
			GPIOx->PUPDR &= ~(PUPDR_PU<<(2*Pin));
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	68da      	ldr	r2, [r3, #12]
 8000e20:	7afb      	ldrb	r3, [r7, #11]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2101      	movs	r1, #1
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	401a      	ands	r2, r3
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	60da      	str	r2, [r3, #12]
			break;
 8000e32:	e00e      	b.n	8000e52 <GPIO_Input_Config+0x112>
			GPIOx->PUPDR &= ~(PUPDR_PD<<(2*Pin));
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	7afb      	ldrb	r3, [r7, #11]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	2102      	movs	r1, #2
 8000e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	401a      	ands	r2, r3
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	60da      	str	r2, [r3, #12]
			break;
 8000e4a:	e002      	b.n	8000e52 <GPIO_Input_Config+0x112>
		default: break;
 8000e4c:	bf00      	nop
 8000e4e:	e000      	b.n	8000e52 <GPIO_Input_Config+0x112>
			break;
 8000e50:	bf00      	nop
	}

	//EXTI configuration

	if (exti_t->en)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <GPIO_Input_Config+0x128>
	{
		//Exti_Config
		exti_t->exti_pin = Pin;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	7afa      	ldrb	r2, [r7, #11]
 8000e5e:	705a      	strb	r2, [r3, #1]
		EXTI_Config(GPIOx , exti_t);
 8000e60:	6879      	ldr	r1, [r7, #4]
 8000e62:	68f8      	ldr	r0, [r7, #12]
 8000e64:	f000 f8f4 	bl	8001050 <EXTI_Config>
	else
	{
		//Nothing
	}

}
 8000e68:	bf00      	nop
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40020000 	.word	0x40020000
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40020400 	.word	0x40020400
 8000e7c:	40020800 	.word	0x40020800
 8000e80:	40020c00 	.word	0x40020c00
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40021c00 	.word	0x40021c00

08000e8c <GPIO_ReadPin>:
 *
 * status = GPIO_ReadPin(GPIOA, 13);
 */

uint8_t GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
	uint8_t bitstatus = GPIO_PIN_RESET;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	73fb      	strb	r3, [r7, #15]

	/* Check the parameters */
	uint8_t param = CHECK_INPUT(GPIOx, GPIO_Pin);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	887b      	ldrh	r3, [r7, #2]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	bf0c      	ite	eq
 8000eb0:	2301      	moveq	r3, #1
 8000eb2:	2300      	movne	r3, #0
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	73bb      	strb	r3, [r7, #14]
	//uint8_t param = GPIOx->MODER & (MODER_MASK<<(2*GPIO_Pin));

	if(param)
 8000eb8:	7bbb      	ldrb	r3, [r7, #14]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d00d      	beq.n	8000eda <GPIO_ReadPin+0x4e>
	{
		if((GPIOx->IDR & (1<<GPIO_Pin)) != GPIO_PIN_RESET)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	691b      	ldr	r3, [r3, #16]
 8000ec2:	887a      	ldrh	r2, [r7, #2]
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eca:	4013      	ands	r3, r2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <GPIO_ReadPin+0x4a>
		{
		bitstatus = GPIO_PIN_SET;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	73fb      	strb	r3, [r7, #15]
 8000ed4:	e001      	b.n	8000eda <GPIO_ReadPin+0x4e>
		}
		else
		{
		bitstatus = GPIO_PIN_RESET;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	73fb      	strb	r3, [r7, #15]
	else
	{
		//Nothing
	}

	return bitstatus;
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <GPIO_Output_Config>:
 *
 * In main(): GPIO_Output_Config(GPIOA, 8, PUPDR_NONE, OSPEEDR_VERYHIGH, OTYPER_PP);
 */

void GPIO_Output_Config(GPIO_TypeDef  *GPIOx, uint8_t Pin, uint8_t Pull, uint8_t Speed, uint8_t output_type)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	4611      	mov	r1, r2
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	70fb      	strb	r3, [r7, #3]
 8000efa:	460b      	mov	r3, r1
 8000efc:	70bb      	strb	r3, [r7, #2]
 8000efe:	4613      	mov	r3, r2
 8000f00:	707b      	strb	r3, [r7, #1]
	//Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a4b      	ldr	r2, [pc, #300]	@ (8001034 <GPIO_Output_Config+0x14c>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d106      	bne.n	8000f18 <GPIO_Output_Config+0x30>
 8000f0a:	4b4b      	ldr	r3, [pc, #300]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a4a      	ldr	r2, [pc, #296]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	e035      	b.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a48      	ldr	r2, [pc, #288]	@ (800103c <GPIO_Output_Config+0x154>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d106      	bne.n	8000f2e <GPIO_Output_Config+0x46>
 8000f20:	4b45      	ldr	r3, [pc, #276]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f24:	4a44      	ldr	r2, [pc, #272]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f26:	f043 0302 	orr.w	r3, r3, #2
 8000f2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2c:	e02a      	b.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a43      	ldr	r2, [pc, #268]	@ (8001040 <GPIO_Output_Config+0x158>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d106      	bne.n	8000f44 <GPIO_Output_Config+0x5c>
 8000f36:	4b40      	ldr	r3, [pc, #256]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	e01f      	b.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a3f      	ldr	r2, [pc, #252]	@ (8001044 <GPIO_Output_Config+0x15c>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d106      	bne.n	8000f5a <GPIO_Output_Config+0x72>
 8000f4c:	4b3a      	ldr	r3, [pc, #232]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f50:	4a39      	ldr	r2, [pc, #228]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f52:	f043 0308 	orr.w	r3, r3, #8
 8000f56:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f58:	e014      	b.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a3a      	ldr	r2, [pc, #232]	@ (8001048 <GPIO_Output_Config+0x160>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d106      	bne.n	8000f70 <GPIO_Output_Config+0x88>
 8000f62:	4b35      	ldr	r3, [pc, #212]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a34      	ldr	r2, [pc, #208]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f68:	f043 0310 	orr.w	r3, r3, #16
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	e009      	b.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a36      	ldr	r2, [pc, #216]	@ (800104c <GPIO_Output_Config+0x164>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d105      	bne.n	8000f84 <GPIO_Output_Config+0x9c>
 8000f78:	4b2f      	ldr	r3, [pc, #188]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8001038 <GPIO_Output_Config+0x150>)
 8000f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f82:	6313      	str	r3, [r2, #48]	@ 0x30

	//Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	2103      	movs	r1, #3
 8000f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f92:	43db      	mvns	r3, r3
 8000f94:	401a      	ands	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_OUTPUT<<(2*Pin));
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	78fb      	ldrb	r3, [r7, #3]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	601a      	str	r2, [r3, #0]

	//Pull
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2103      	movs	r1, #3
 8000fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	60da      	str	r2, [r3, #12]
	GPIOx->PUPDR |= (Pull<<(2*Pin));
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	78b9      	ldrb	r1, [r7, #2]
 8000fca:	78fa      	ldrb	r2, [r7, #3]
 8000fcc:	0052      	lsls	r2, r2, #1
 8000fce:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	60da      	str	r2, [r3, #12]

	//Speed
	GPIOx->OSPEEDR &= ~(OSPEEDR_MASK<<(2*Pin));
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	2103      	movs	r1, #3
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	401a      	ands	r2, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	609a      	str	r2, [r3, #8]
	GPIOx->OSPEEDR |= (Speed<<(2*Pin));
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	7879      	ldrb	r1, [r7, #1]
 8000ff4:	78fa      	ldrb	r2, [r7, #3]
 8000ff6:	0052      	lsls	r2, r2, #1
 8000ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffc:	431a      	orrs	r2, r3
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	609a      	str	r2, [r3, #8]

	//Type of output
	GPIOx->OTYPER &= ~(OTYPER_MASK<<Pin);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685a      	ldr	r2, [r3, #4]
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	2103      	movs	r1, #3
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	43db      	mvns	r3, r3
 8001010:	401a      	ands	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	605a      	str	r2, [r3, #4]
	GPIOx->OTYPER |= (output_type<<Pin);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	7c39      	ldrb	r1, [r7, #16]
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	fa01 f202 	lsl.w	r2, r1, r2
 8001022:	431a      	orrs	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	605a      	str	r2, [r3, #4]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	40020000 	.word	0x40020000
 8001038:	40023800 	.word	0x40023800
 800103c:	40020400 	.word	0x40020400
 8001040:	40020800 	.word	0x40020800
 8001044:	40020c00 	.word	0x40020c00
 8001048:	40021000 	.word	0x40021000
 800104c:	40021c00 	.word	0x40021c00

08001050 <EXTI_Config>:
 *
 *	EXTI_Config is in GPIO_Input_Config();
 */

void EXTI_Config(GPIO_TypeDef *GPIOx ,EXTI_Config_t *exti_t)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	uint8_t exti_index_r = (uint8_t)(exti_t->exti_pin/4.0);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	785b      	ldrb	r3, [r3, #1]
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff fa60 	bl	8000524 <__aeabi_i2d>
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	4b9d      	ldr	r3, [pc, #628]	@ (80012e0 <EXTI_Config+0x290>)
 800106a:	f7ff fbef 	bl	800084c <__aeabi_ddiv>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4610      	mov	r0, r2
 8001074:	4619      	mov	r1, r3
 8001076:	f7ff fcd1 	bl	8000a1c <__aeabi_d2uiz>
 800107a:	4603      	mov	r3, r0
 800107c:	73fb      	strb	r3, [r7, #15]
	uint8_t exti_index_p = (uint8_t)((exti_t->exti_pin%4)*4);
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	785b      	ldrb	r3, [r3, #1]
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	b2db      	uxtb	r3, r3
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	73bb      	strb	r3, [r7, #14]

	//Enable SYSCFG
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800108c:	4b95      	ldr	r3, [pc, #596]	@ (80012e4 <EXTI_Config+0x294>)
 800108e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001090:	4a94      	ldr	r2, [pc, #592]	@ (80012e4 <EXTI_Config+0x294>)
 8001092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001096:	6453      	str	r3, [r2, #68]	@ 0x44
	 * EXTICR[3] 12 13 	14 	15
	 *
	 */

	//Enable EXTI
	EXTI->IMR |= (1<<exti_t->exti_pin);
 8001098:	4b93      	ldr	r3, [pc, #588]	@ (80012e8 <EXTI_Config+0x298>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	7852      	ldrb	r2, [r2, #1]
 80010a0:	4611      	mov	r1, r2
 80010a2:	2201      	movs	r2, #1
 80010a4:	408a      	lsls	r2, r1
 80010a6:	4611      	mov	r1, r2
 80010a8:	4a8f      	ldr	r2, [pc, #572]	@ (80012e8 <EXTI_Config+0x298>)
 80010aa:	430b      	orrs	r3, r1
 80010ac:	6013      	str	r3, [r2, #0]
	SYSCFG -> EXTICR[exti_index_r] &= ~(EXTI_PMASK<<(2*exti_t->exti_pin));
 80010ae:	4a8f      	ldr	r2, [pc, #572]	@ (80012ec <EXTI_Config+0x29c>)
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	3302      	adds	r3, #2
 80010b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	785b      	ldrb	r3, [r3, #1]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	210f      	movs	r1, #15
 80010c0:	fa01 f303 	lsl.w	r3, r1, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	4618      	mov	r0, r3
 80010c8:	4988      	ldr	r1, [pc, #544]	@ (80012ec <EXTI_Config+0x29c>)
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	4002      	ands	r2, r0
 80010ce:	3302      	adds	r3, #2
 80010d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Conect Pin to Exti Pin

	if (GPIOx == GPIOA)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	4a86      	ldr	r2, [pc, #536]	@ (80012f0 <EXTI_Config+0x2a0>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d10a      	bne.n	80010f2 <EXTI_Config+0xa2>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PA<<exti_index_p);
 80010dc:	4883      	ldr	r0, [pc, #524]	@ (80012ec <EXTI_Config+0x29c>)
 80010de:	7bfa      	ldrb	r2, [r7, #15]
 80010e0:	4982      	ldr	r1, [pc, #520]	@ (80012ec <EXTI_Config+0x29c>)
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	3202      	adds	r2, #2
 80010e6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80010ea:	3302      	adds	r3, #2
 80010ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010f0:	e067      	b.n	80011c2 <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOB)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a7f      	ldr	r2, [pc, #508]	@ (80012f4 <EXTI_Config+0x2a4>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d110      	bne.n	800111c <EXTI_Config+0xcc>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PB<<exti_index_p);
 80010fa:	4a7c      	ldr	r2, [pc, #496]	@ (80012ec <EXTI_Config+0x29c>)
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	3302      	adds	r3, #2
 8001100:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	2101      	movs	r1, #1
 8001108:	fa01 f303 	lsl.w	r3, r1, r3
 800110c:	4618      	mov	r0, r3
 800110e:	4977      	ldr	r1, [pc, #476]	@ (80012ec <EXTI_Config+0x29c>)
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	4302      	orrs	r2, r0
 8001114:	3302      	adds	r3, #2
 8001116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800111a:	e052      	b.n	80011c2 <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOC)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a76      	ldr	r2, [pc, #472]	@ (80012f8 <EXTI_Config+0x2a8>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d110      	bne.n	8001146 <EXTI_Config+0xf6>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PC<<exti_index_p);
 8001124:	4a71      	ldr	r2, [pc, #452]	@ (80012ec <EXTI_Config+0x29c>)
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	3302      	adds	r3, #2
 800112a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	2102      	movs	r1, #2
 8001132:	fa01 f303 	lsl.w	r3, r1, r3
 8001136:	4618      	mov	r0, r3
 8001138:	496c      	ldr	r1, [pc, #432]	@ (80012ec <EXTI_Config+0x29c>)
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	4302      	orrs	r2, r0
 800113e:	3302      	adds	r3, #2
 8001140:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001144:	e03d      	b.n	80011c2 <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOD)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a6c      	ldr	r2, [pc, #432]	@ (80012fc <EXTI_Config+0x2ac>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d110      	bne.n	8001170 <EXTI_Config+0x120>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PD<<exti_index_p);
 800114e:	4a67      	ldr	r2, [pc, #412]	@ (80012ec <EXTI_Config+0x29c>)
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	3302      	adds	r3, #2
 8001154:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001158:	7bbb      	ldrb	r3, [r7, #14]
 800115a:	2103      	movs	r1, #3
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	4618      	mov	r0, r3
 8001162:	4962      	ldr	r1, [pc, #392]	@ (80012ec <EXTI_Config+0x29c>)
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	4302      	orrs	r2, r0
 8001168:	3302      	adds	r3, #2
 800116a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800116e:	e028      	b.n	80011c2 <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOE)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a63      	ldr	r2, [pc, #396]	@ (8001300 <EXTI_Config+0x2b0>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d110      	bne.n	800119a <EXTI_Config+0x14a>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PE<<exti_index_p);
 8001178:	4a5c      	ldr	r2, [pc, #368]	@ (80012ec <EXTI_Config+0x29c>)
 800117a:	7bfb      	ldrb	r3, [r7, #15]
 800117c:	3302      	adds	r3, #2
 800117e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001182:	7bbb      	ldrb	r3, [r7, #14]
 8001184:	2104      	movs	r1, #4
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	4618      	mov	r0, r3
 800118c:	4957      	ldr	r1, [pc, #348]	@ (80012ec <EXTI_Config+0x29c>)
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	4302      	orrs	r2, r0
 8001192:	3302      	adds	r3, #2
 8001194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001198:	e013      	b.n	80011c2 <EXTI_Config+0x172>
	}
	else if(GPIOx == GPIOH)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a59      	ldr	r2, [pc, #356]	@ (8001304 <EXTI_Config+0x2b4>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d10f      	bne.n	80011c2 <EXTI_Config+0x172>
	{
		SYSCFG -> EXTICR[exti_index_r] |= (EXTI_PH<<exti_index_p);
 80011a2:	4a52      	ldr	r2, [pc, #328]	@ (80012ec <EXTI_Config+0x29c>)
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	3302      	adds	r3, #2
 80011a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011ac:	7bbb      	ldrb	r3, [r7, #14]
 80011ae:	2107      	movs	r1, #7
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	4618      	mov	r0, r3
 80011b6:	494d      	ldr	r1, [pc, #308]	@ (80012ec <EXTI_Config+0x29c>)
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	4302      	orrs	r2, r0
 80011bc:	3302      	adds	r3, #2
 80011be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	//Configure Trigger
	switch(exti_t->trigger)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	789b      	ldrb	r3, [r3, #2]
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d01e      	beq.n	8001208 <EXTI_Config+0x1b8>
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	dc33      	bgt.n	8001236 <EXTI_Config+0x1e6>
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <EXTI_Config+0x188>
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d00c      	beq.n	80011f0 <EXTI_Config+0x1a0>
		break;
	case FALLING_RISING_IT:
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
		break;
	default: break;
 80011d6:	e02e      	b.n	8001236 <EXTI_Config+0x1e6>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 80011d8:	4b43      	ldr	r3, [pc, #268]	@ (80012e8 <EXTI_Config+0x298>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	7852      	ldrb	r2, [r2, #1]
 80011e0:	4611      	mov	r1, r2
 80011e2:	2201      	movs	r2, #1
 80011e4:	408a      	lsls	r2, r1
 80011e6:	4611      	mov	r1, r2
 80011e8:	4a3f      	ldr	r2, [pc, #252]	@ (80012e8 <EXTI_Config+0x298>)
 80011ea:	430b      	orrs	r3, r1
 80011ec:	60d3      	str	r3, [r2, #12]
		break;
 80011ee:	e023      	b.n	8001238 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 80011f0:	4b3d      	ldr	r3, [pc, #244]	@ (80012e8 <EXTI_Config+0x298>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	7852      	ldrb	r2, [r2, #1]
 80011f8:	4611      	mov	r1, r2
 80011fa:	2201      	movs	r2, #1
 80011fc:	408a      	lsls	r2, r1
 80011fe:	4611      	mov	r1, r2
 8001200:	4a39      	ldr	r2, [pc, #228]	@ (80012e8 <EXTI_Config+0x298>)
 8001202:	430b      	orrs	r3, r1
 8001204:	60d3      	str	r3, [r2, #12]
		break;
 8001206:	e017      	b.n	8001238 <EXTI_Config+0x1e8>
		EXTI -> FTSR |= (1<<exti_t->exti_pin);
 8001208:	4b37      	ldr	r3, [pc, #220]	@ (80012e8 <EXTI_Config+0x298>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	7852      	ldrb	r2, [r2, #1]
 8001210:	4611      	mov	r1, r2
 8001212:	2201      	movs	r2, #1
 8001214:	408a      	lsls	r2, r1
 8001216:	4611      	mov	r1, r2
 8001218:	4a33      	ldr	r2, [pc, #204]	@ (80012e8 <EXTI_Config+0x298>)
 800121a:	430b      	orrs	r3, r1
 800121c:	60d3      	str	r3, [r2, #12]
		EXTI -> RTSR |= (1<<exti_t->exti_pin);
 800121e:	4b32      	ldr	r3, [pc, #200]	@ (80012e8 <EXTI_Config+0x298>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	7852      	ldrb	r2, [r2, #1]
 8001226:	4611      	mov	r1, r2
 8001228:	2201      	movs	r2, #1
 800122a:	408a      	lsls	r2, r1
 800122c:	4611      	mov	r1, r2
 800122e:	4a2e      	ldr	r2, [pc, #184]	@ (80012e8 <EXTI_Config+0x298>)
 8001230:	430b      	orrs	r3, r1
 8001232:	6093      	str	r3, [r2, #8]
		break;
 8001234:	e000      	b.n	8001238 <EXTI_Config+0x1e8>
	default: break;
 8001236:	bf00      	nop
	}

	//NVIC
	if(exti_t->exti_pin == 0)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	785b      	ldrb	r3, [r3, #1]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d117      	bne.n	8001270 <EXTI_Config+0x220>
	{
		NVIC_SetPriority(EXTI0_IRQn, exti_t->priority);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	78db      	ldrb	r3, [r3, #3]
 8001244:	4619      	mov	r1, r3
 8001246:	2006      	movs	r0, #6
 8001248:	f7ff fd50 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI0_IRQn);
 800124c:	2006      	movs	r0, #6
 800124e:	f7ff fd11 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 8001252:	4b25      	ldr	r3, [pc, #148]	@ (80012e8 <EXTI_Config+0x298>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	7852      	ldrb	r2, [r2, #1]
 800125a:	4611      	mov	r1, r2
 800125c:	2201      	movs	r2, #1
 800125e:	408a      	lsls	r2, r1
 8001260:	4611      	mov	r1, r2
 8001262:	4a21      	ldr	r2, [pc, #132]	@ (80012e8 <EXTI_Config+0x298>)
 8001264:	430b      	orrs	r3, r1
 8001266:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8001268:	2006      	movs	r0, #6
 800126a:	f7ff fd21 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
		EXTI -> PR |= (1<<exti_t->exti_pin);
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
	}

}
 800126e:	e0c2      	b.n	80013f6 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 1)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	785b      	ldrb	r3, [r3, #1]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d117      	bne.n	80012a8 <EXTI_Config+0x258>
		NVIC_SetPriority(EXTI1_IRQn, exti_t->priority);
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	78db      	ldrb	r3, [r3, #3]
 800127c:	4619      	mov	r1, r3
 800127e:	2007      	movs	r0, #7
 8001280:	f7ff fd34 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI1_IRQn);
 8001284:	2007      	movs	r0, #7
 8001286:	f7ff fcf5 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800128a:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <EXTI_Config+0x298>)
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	7852      	ldrb	r2, [r2, #1]
 8001292:	4611      	mov	r1, r2
 8001294:	2201      	movs	r2, #1
 8001296:	408a      	lsls	r2, r1
 8001298:	4611      	mov	r1, r2
 800129a:	4a13      	ldr	r2, [pc, #76]	@ (80012e8 <EXTI_Config+0x298>)
 800129c:	430b      	orrs	r3, r1
 800129e:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80012a0:	2007      	movs	r0, #7
 80012a2:	f7ff fd05 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 80012a6:	e0a6      	b.n	80013f6 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 2)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	785b      	ldrb	r3, [r3, #1]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d12b      	bne.n	8001308 <EXTI_Config+0x2b8>
		NVIC_SetPriority(EXTI2_IRQn, exti_t->priority);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	78db      	ldrb	r3, [r3, #3]
 80012b4:	4619      	mov	r1, r3
 80012b6:	2008      	movs	r0, #8
 80012b8:	f7ff fd18 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI2_IRQn);
 80012bc:	2008      	movs	r0, #8
 80012be:	f7ff fcd9 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <EXTI_Config+0x298>)
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	7852      	ldrb	r2, [r2, #1]
 80012ca:	4611      	mov	r1, r2
 80012cc:	2201      	movs	r2, #1
 80012ce:	408a      	lsls	r2, r1
 80012d0:	4611      	mov	r1, r2
 80012d2:	4a05      	ldr	r2, [pc, #20]	@ (80012e8 <EXTI_Config+0x298>)
 80012d4:	430b      	orrs	r3, r1
 80012d6:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80012d8:	2008      	movs	r0, #8
 80012da:	f7ff fce9 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 80012de:	e08a      	b.n	80013f6 <EXTI_Config+0x3a6>
 80012e0:	40100000 	.word	0x40100000
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40013c00 	.word	0x40013c00
 80012ec:	40013800 	.word	0x40013800
 80012f0:	40020000 	.word	0x40020000
 80012f4:	40020400 	.word	0x40020400
 80012f8:	40020800 	.word	0x40020800
 80012fc:	40020c00 	.word	0x40020c00
 8001300:	40021000 	.word	0x40021000
 8001304:	40021c00 	.word	0x40021c00
	else if(exti_t->exti_pin == 3)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	785b      	ldrb	r3, [r3, #1]
 800130c:	2b03      	cmp	r3, #3
 800130e:	d117      	bne.n	8001340 <EXTI_Config+0x2f0>
		NVIC_SetPriority(EXTI3_IRQn, exti_t->priority);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	78db      	ldrb	r3, [r3, #3]
 8001314:	4619      	mov	r1, r3
 8001316:	2009      	movs	r0, #9
 8001318:	f7ff fce8 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI3_IRQn);
 800131c:	2009      	movs	r0, #9
 800131e:	f7ff fca9 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 8001322:	4b37      	ldr	r3, [pc, #220]	@ (8001400 <EXTI_Config+0x3b0>)
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	7852      	ldrb	r2, [r2, #1]
 800132a:	4611      	mov	r1, r2
 800132c:	2201      	movs	r2, #1
 800132e:	408a      	lsls	r2, r1
 8001330:	4611      	mov	r1, r2
 8001332:	4a33      	ldr	r2, [pc, #204]	@ (8001400 <EXTI_Config+0x3b0>)
 8001334:	430b      	orrs	r3, r1
 8001336:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI3_IRQn);
 8001338:	2009      	movs	r0, #9
 800133a:	f7ff fcb9 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 800133e:	e05a      	b.n	80013f6 <EXTI_Config+0x3a6>
	else if(exti_t->exti_pin == 4)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	785b      	ldrb	r3, [r3, #1]
 8001344:	2b04      	cmp	r3, #4
 8001346:	d117      	bne.n	8001378 <EXTI_Config+0x328>
		NVIC_SetPriority(EXTI4_IRQn,exti_t->priority);
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	78db      	ldrb	r3, [r3, #3]
 800134c:	4619      	mov	r1, r3
 800134e:	200a      	movs	r0, #10
 8001350:	f7ff fccc 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI4_IRQn);
 8001354:	200a      	movs	r0, #10
 8001356:	f7ff fc8d 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800135a:	4b29      	ldr	r3, [pc, #164]	@ (8001400 <EXTI_Config+0x3b0>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	7852      	ldrb	r2, [r2, #1]
 8001362:	4611      	mov	r1, r2
 8001364:	2201      	movs	r2, #1
 8001366:	408a      	lsls	r2, r1
 8001368:	4611      	mov	r1, r2
 800136a:	4a25      	ldr	r2, [pc, #148]	@ (8001400 <EXTI_Config+0x3b0>)
 800136c:	430b      	orrs	r3, r1
 800136e:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI4_IRQn);
 8001370:	200a      	movs	r0, #10
 8001372:	f7ff fc9d 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 8001376:	e03e      	b.n	80013f6 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=5) && (exti_t->exti_pin<=9))
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	785b      	ldrb	r3, [r3, #1]
 800137c:	2b04      	cmp	r3, #4
 800137e:	d91b      	bls.n	80013b8 <EXTI_Config+0x368>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	785b      	ldrb	r3, [r3, #1]
 8001384:	2b09      	cmp	r3, #9
 8001386:	d817      	bhi.n	80013b8 <EXTI_Config+0x368>
		NVIC_SetPriority(EXTI9_5_IRQn, exti_t->priority);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	78db      	ldrb	r3, [r3, #3]
 800138c:	4619      	mov	r1, r3
 800138e:	2017      	movs	r0, #23
 8001390:	f7ff fcac 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001394:	2017      	movs	r0, #23
 8001396:	f7ff fc6d 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <EXTI_Config+0x3b0>)
 800139c:	695b      	ldr	r3, [r3, #20]
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	7852      	ldrb	r2, [r2, #1]
 80013a2:	4611      	mov	r1, r2
 80013a4:	2201      	movs	r2, #1
 80013a6:	408a      	lsls	r2, r1
 80013a8:	4611      	mov	r1, r2
 80013aa:	4a15      	ldr	r2, [pc, #84]	@ (8001400 <EXTI_Config+0x3b0>)
 80013ac:	430b      	orrs	r3, r1
 80013ae:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 80013b0:	2017      	movs	r0, #23
 80013b2:	f7ff fc7d 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 80013b6:	e01e      	b.n	80013f6 <EXTI_Config+0x3a6>
	else if((exti_t->exti_pin>=10) && (exti_t->exti_pin<=15))
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	785b      	ldrb	r3, [r3, #1]
 80013bc:	2b09      	cmp	r3, #9
 80013be:	d91a      	bls.n	80013f6 <EXTI_Config+0x3a6>
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	785b      	ldrb	r3, [r3, #1]
 80013c4:	2b0f      	cmp	r3, #15
 80013c6:	d816      	bhi.n	80013f6 <EXTI_Config+0x3a6>
		NVIC_SetPriority(EXTI15_10_IRQn, exti_t->priority);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	78db      	ldrb	r3, [r3, #3]
 80013cc:	4619      	mov	r1, r3
 80013ce:	2028      	movs	r0, #40	@ 0x28
 80013d0:	f7ff fc8c 	bl	8000cec <__NVIC_SetPriority>
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013d4:	2028      	movs	r0, #40	@ 0x28
 80013d6:	f7ff fc4d 	bl	8000c74 <__NVIC_EnableIRQ>
		EXTI -> PR |= (1<<exti_t->exti_pin);
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <EXTI_Config+0x3b0>)
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	683a      	ldr	r2, [r7, #0]
 80013e0:	7852      	ldrb	r2, [r2, #1]
 80013e2:	4611      	mov	r1, r2
 80013e4:	2201      	movs	r2, #1
 80013e6:	408a      	lsls	r2, r1
 80013e8:	4611      	mov	r1, r2
 80013ea:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <EXTI_Config+0x3b0>)
 80013ec:	430b      	orrs	r3, r1
 80013ee:	6153      	str	r3, [r2, #20]
		NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 80013f0:	2028      	movs	r0, #40	@ 0x28
 80013f2:	f7ff fc5d 	bl	8000cb0 <__NVIC_ClearPendingIRQ>
}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40013c00 	.word	0x40013c00

08001404 <GPIO_Analog_Config>:

void GPIO_Analog_Config(GPIO_TypeDef *GPIOx, uint8_t Pin, ADC1_Sample_Ch_e sample_ch)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	70fb      	strb	r3, [r7, #3]
 8001410:	4613      	mov	r3, r2
 8001412:	70bb      	strb	r3, [r7, #2]
	//Enable Clock
	ENABLE_GPIO_CLOCK(GPIOx);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a54      	ldr	r2, [pc, #336]	@ (8001568 <GPIO_Analog_Config+0x164>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d106      	bne.n	800142a <GPIO_Analog_Config+0x26>
 800141c:	4b53      	ldr	r3, [pc, #332]	@ (800156c <GPIO_Analog_Config+0x168>)
 800141e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001420:	4a52      	ldr	r2, [pc, #328]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	6313      	str	r3, [r2, #48]	@ 0x30
 8001428:	e035      	b.n	8001496 <GPIO_Analog_Config+0x92>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a50      	ldr	r2, [pc, #320]	@ (8001570 <GPIO_Analog_Config+0x16c>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d106      	bne.n	8001440 <GPIO_Analog_Config+0x3c>
 8001432:	4b4e      	ldr	r3, [pc, #312]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a4d      	ldr	r2, [pc, #308]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001438:	f043 0302 	orr.w	r3, r3, #2
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	e02a      	b.n	8001496 <GPIO_Analog_Config+0x92>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a4c      	ldr	r2, [pc, #304]	@ (8001574 <GPIO_Analog_Config+0x170>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d106      	bne.n	8001456 <GPIO_Analog_Config+0x52>
 8001448:	4b48      	ldr	r3, [pc, #288]	@ (800156c <GPIO_Analog_Config+0x168>)
 800144a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144c:	4a47      	ldr	r2, [pc, #284]	@ (800156c <GPIO_Analog_Config+0x168>)
 800144e:	f043 0304 	orr.w	r3, r3, #4
 8001452:	6313      	str	r3, [r2, #48]	@ 0x30
 8001454:	e01f      	b.n	8001496 <GPIO_Analog_Config+0x92>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a47      	ldr	r2, [pc, #284]	@ (8001578 <GPIO_Analog_Config+0x174>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d106      	bne.n	800146c <GPIO_Analog_Config+0x68>
 800145e:	4b43      	ldr	r3, [pc, #268]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a42      	ldr	r2, [pc, #264]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001464:	f043 0308 	orr.w	r3, r3, #8
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	e014      	b.n	8001496 <GPIO_Analog_Config+0x92>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a43      	ldr	r2, [pc, #268]	@ (800157c <GPIO_Analog_Config+0x178>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d106      	bne.n	8001482 <GPIO_Analog_Config+0x7e>
 8001474:	4b3d      	ldr	r3, [pc, #244]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001478:	4a3c      	ldr	r2, [pc, #240]	@ (800156c <GPIO_Analog_Config+0x168>)
 800147a:	f043 0310 	orr.w	r3, r3, #16
 800147e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001480:	e009      	b.n	8001496 <GPIO_Analog_Config+0x92>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a3e      	ldr	r2, [pc, #248]	@ (8001580 <GPIO_Analog_Config+0x17c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d105      	bne.n	8001496 <GPIO_Analog_Config+0x92>
 800148a:	4b38      	ldr	r3, [pc, #224]	@ (800156c <GPIO_Analog_Config+0x168>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a37      	ldr	r2, [pc, #220]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30

	//Habilitamos ADC para configurar
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001496:	4b35      	ldr	r3, [pc, #212]	@ (800156c <GPIO_Analog_Config+0x168>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	4a34      	ldr	r2, [pc, #208]	@ (800156c <GPIO_Analog_Config+0x168>)
 800149c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a0:	6453      	str	r3, [r2, #68]	@ 0x44

	//Analog Mode
	GPIOx->MODER &= ~(MODER_MASK<<(2*Pin));
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	78fb      	ldrb	r3, [r7, #3]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2103      	movs	r1, #3
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	401a      	ands	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	601a      	str	r2, [r3, #0]
	GPIOx->MODER |= (MODER_ANALOG<<(2*Pin));
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	2103      	movs	r1, #3
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	601a      	str	r2, [r3, #0]

	//No pull-down
	GPIOx->PUPDR &= ~(PUPDR_MASK<<(2*Pin));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68da      	ldr	r2, [r3, #12]
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	2103      	movs	r1, #3
 80014d6:	fa01 f303 	lsl.w	r3, r1, r3
 80014da:	43db      	mvns	r3, r3
 80014dc:	401a      	ands	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60da      	str	r2, [r3, #12]

	//Ch Sampling Time
	if(Pin>=0 && Pin<=9)
 80014e2:	78fb      	ldrb	r3, [r7, #3]
 80014e4:	2b09      	cmp	r3, #9
 80014e6:	d819      	bhi.n	800151c <GPIO_Analog_Config+0x118>
	{
		ADC1->SMPR2 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 80014e8:	4b26      	ldr	r3, [pc, #152]	@ (8001584 <GPIO_Analog_Config+0x180>)
 80014ea:	6919      	ldr	r1, [r3, #16]
 80014ec:	78fa      	ldrb	r2, [r7, #3]
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	2207      	movs	r2, #7
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	4a21      	ldr	r2, [pc, #132]	@ (8001584 <GPIO_Analog_Config+0x180>)
 80014fe:	400b      	ands	r3, r1
 8001500:	6113      	str	r3, [r2, #16]
		ADC1->SMPR2 |= (sample_ch<<(3*Pin));
 8001502:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <GPIO_Analog_Config+0x180>)
 8001504:	6919      	ldr	r1, [r3, #16]
 8001506:	78b8      	ldrb	r0, [r7, #2]
 8001508:	78fa      	ldrb	r2, [r7, #3]
 800150a:	4613      	mov	r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4413      	add	r3, r2
 8001510:	fa00 f303 	lsl.w	r3, r0, r3
 8001514:	4a1b      	ldr	r2, [pc, #108]	@ (8001584 <GPIO_Analog_Config+0x180>)
 8001516:	430b      	orrs	r3, r1
 8001518:	6113      	str	r3, [r2, #16]
	else
	{
		//Nothing
	}

}
 800151a:	e01e      	b.n	800155a <GPIO_Analog_Config+0x156>
	else if(Pin>=10 && Pin<=18)
 800151c:	78fb      	ldrb	r3, [r7, #3]
 800151e:	2b09      	cmp	r3, #9
 8001520:	d91b      	bls.n	800155a <GPIO_Analog_Config+0x156>
 8001522:	78fb      	ldrb	r3, [r7, #3]
 8001524:	2b12      	cmp	r3, #18
 8001526:	d818      	bhi.n	800155a <GPIO_Analog_Config+0x156>
		ADC1->SMPR1 &= ~(ADC1_SMPR_Msk<<(3*Pin));
 8001528:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <GPIO_Analog_Config+0x180>)
 800152a:	68d9      	ldr	r1, [r3, #12]
 800152c:	78fa      	ldrb	r2, [r7, #3]
 800152e:	4613      	mov	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	4413      	add	r3, r2
 8001534:	2207      	movs	r2, #7
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43db      	mvns	r3, r3
 800153c:	4a11      	ldr	r2, [pc, #68]	@ (8001584 <GPIO_Analog_Config+0x180>)
 800153e:	400b      	ands	r3, r1
 8001540:	60d3      	str	r3, [r2, #12]
		ADC1->SMPR1 |= (sample_ch<<(3*Pin));
 8001542:	4b10      	ldr	r3, [pc, #64]	@ (8001584 <GPIO_Analog_Config+0x180>)
 8001544:	68d9      	ldr	r1, [r3, #12]
 8001546:	78b8      	ldrb	r0, [r7, #2]
 8001548:	78fa      	ldrb	r2, [r7, #3]
 800154a:	4613      	mov	r3, r2
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4413      	add	r3, r2
 8001550:	fa00 f303 	lsl.w	r3, r0, r3
 8001554:	4a0b      	ldr	r2, [pc, #44]	@ (8001584 <GPIO_Analog_Config+0x180>)
 8001556:	430b      	orrs	r3, r1
 8001558:	60d3      	str	r3, [r2, #12]
}
 800155a:	bf00      	nop
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	40020000 	.word	0x40020000
 800156c:	40023800 	.word	0x40023800
 8001570:	40020400 	.word	0x40020400
 8001574:	40020800 	.word	0x40020800
 8001578:	40020c00 	.word	0x40020c00
 800157c:	40021000 	.word	0x40021000
 8001580:	40021c00 	.word	0x40021c00
 8001584:	40012000 	.word	0x40012000

08001588 <flash_config>:
 */

#include "RCC.h"

void flash_config(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
	/**Se habilita por recomendación*/
	FLASH -> ACR |= 1<<9;
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <flash_config+0x4c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a10      	ldr	r2, [pc, #64]	@ (80015d4 <flash_config+0x4c>)
 8001592:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001596:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<10;
 8001598:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <flash_config+0x4c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <flash_config+0x4c>)
 800159e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015a2:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= 1<<8;
 80015a4:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <flash_config+0x4c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a0a      	ldr	r2, [pc, #40]	@ (80015d4 <flash_config+0x4c>)
 80015aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ae:	6013      	str	r3, [r2, #0]

	/*Se habilitan algunos clocks*/
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80015b0:	4b09      	ldr	r3, [pc, #36]	@ (80015d8 <flash_config+0x50>)
 80015b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b4:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <flash_config+0x50>)
 80015b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ba:	6453      	str	r3, [r2, #68]	@ 0x44
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80015bc:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <flash_config+0x50>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c0:	4a05      	ldr	r2, [pc, #20]	@ (80015d8 <flash_config+0x50>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015c6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40023c00 	.word	0x40023c00
 80015d8:	40023800 	.word	0x40023800

080015dc <HSI_Config_PLL>:
#endif

#ifdef PLL_ON

void HSI_Config_PLL(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSION;
 80015e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <HSI_Config_PLL+0x34>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <HSI_Config_PLL+0x34>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSIRDY));
 80015ec:	bf00      	nop
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <HSI_Config_PLL+0x34>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f9      	beq.n	80015ee <HSI_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 80015fa:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <HSI_Config_PLL+0x34>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	4a04      	ldr	r2, [pc, #16]	@ (8001610 <HSI_Config_PLL+0x34>)
 8001600:	f023 0303 	bic.w	r3, r3, #3
 8001604:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 8001606:	f7ff fa3b 	bl	8000a80 <SystemCoreClockUpdate>
}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40023800 	.word	0x40023800

08001614 <HSE_Config_PLL>:

void HSE_Config_PLL(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	/*Activamos el HSE*/
	RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8001618:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <HSE_Config_PLL+0x34>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0a      	ldr	r2, [pc, #40]	@ (8001648 <HSE_Config_PLL+0x34>)
 800161e:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8001622:	6013      	str	r3, [r2, #0]
	/*Esperamos a que esté listo el oscilador*/
	while(!(RCC->CR & RCC_CR_HSERDY));
 8001624:	bf00      	nop
 8001626:	4b08      	ldr	r3, [pc, #32]	@ (8001648 <HSE_Config_PLL+0x34>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0f9      	beq.n	8001626 <HSE_Config_PLL+0x12>
	/*Limpiamos la anterior fuente de reloj*/
	RCC->CFGR &=~ RCC_CFGR_SW_Msk;
 8001632:	4b05      	ldr	r3, [pc, #20]	@ (8001648 <HSE_Config_PLL+0x34>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <HSE_Config_PLL+0x34>)
 8001638:	f023 0303 	bic.w	r3, r3, #3
 800163c:	6093      	str	r3, [r2, #8]
	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 800163e:	f7ff fa1f 	bl	8000a80 <SystemCoreClockUpdate>
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800

0800164c <PLL_Config>:

void PLL_Config(uint8_t Source)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
	/*Apagamos el PLL  por las dudas*/
	RCC -> CR &= ~RCC_CR_PLLON_Msk;
 8001656:	4b58      	ldr	r3, [pc, #352]	@ (80017b8 <PLL_Config+0x16c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a57      	ldr	r2, [pc, #348]	@ (80017b8 <PLL_Config+0x16c>)
 800165c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001660:	6013      	str	r3, [r2, #0]

	/*Escojemos fuente de reloj para PLL*/

	switch(Source)
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d030      	beq.n	80016ca <PLL_Config+0x7e>
 8001668:	2b01      	cmp	r3, #1
 800166a:	d15b      	bne.n	8001724 <PLL_Config+0xd8>
	{
		case HSE_SOURCE:

			HSE_Config_PLL(); //FOSC= 8Mhz, M=/4, N=*168, P=1(/4)
 800166c:	f7ff ffd2 	bl	8001614 <HSE_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 8001670:	4b51      	ldr	r3, [pc, #324]	@ (80017b8 <PLL_Config+0x16c>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	4a50      	ldr	r2, [pc, #320]	@ (80017b8 <PLL_Config+0x16c>)
 8001676:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800167a:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 8Mhz / 4 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800167c:	4b4e      	ldr	r3, [pc, #312]	@ (80017b8 <PLL_Config+0x16c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	4a4d      	ldr	r2, [pc, #308]	@ (80017b8 <PLL_Config+0x16c>)
 8001682:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001686:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (4<<0); //M 1-2Mhz
 8001688:	4b4b      	ldr	r3, [pc, #300]	@ (80017b8 <PLL_Config+0x16c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4a4a      	ldr	r2, [pc, #296]	@ (80017b8 <PLL_Config+0x16c>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	6053      	str	r3, [r2, #4]

			//2Mhz * 84 = 168Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8001694:	4b48      	ldr	r3, [pc, #288]	@ (80017b8 <PLL_Config+0x16c>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	4a47      	ldr	r2, [pc, #284]	@ (80017b8 <PLL_Config+0x16c>)
 800169a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800169e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80016a2:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 80016a4:	4b44      	ldr	r3, [pc, #272]	@ (80017b8 <PLL_Config+0x16c>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	4a43      	ldr	r2, [pc, #268]	@ (80017b8 <PLL_Config+0x16c>)
 80016aa:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 80016ae:	6053      	str	r3, [r2, #4]

			//336Mhz / 2 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80016b0:	4b41      	ldr	r3, [pc, #260]	@ (80017b8 <PLL_Config+0x16c>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	4a40      	ldr	r2, [pc, #256]	@ (80017b8 <PLL_Config+0x16c>)
 80016b6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80016ba:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 80016bc:	4b3e      	ldr	r3, [pc, #248]	@ (80017b8 <PLL_Config+0x16c>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	4a3d      	ldr	r2, [pc, #244]	@ (80017b8 <PLL_Config+0x16c>)
 80016c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c6:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 80016c8:	e02d      	b.n	8001726 <PLL_Config+0xda>

		case HSI_SOURCE:

			HSI_Config_PLL(); //FOSC= 16Mhz, M=/8, N=*168, P=1(/4)
 80016ca:	f7ff ff87 	bl	80015dc <HSI_Config_PLL>
			/*Configurar la fuente de reloj de PLL*/
			RCC -> PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSI;
 80016ce:	4b3a      	ldr	r3, [pc, #232]	@ (80017b8 <PLL_Config+0x16c>)
 80016d0:	4a39      	ldr	r2, [pc, #228]	@ (80017b8 <PLL_Config+0x16c>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	6053      	str	r3, [r2, #4]

			/*Configurar M,N,P,Q*/

			// 16Mhz / 8 = 2Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80016d6:	4b38      	ldr	r3, [pc, #224]	@ (80017b8 <PLL_Config+0x16c>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	4a37      	ldr	r2, [pc, #220]	@ (80017b8 <PLL_Config+0x16c>)
 80016dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016e0:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (8<<0); //M 1-2Mhz
 80016e2:	4b35      	ldr	r3, [pc, #212]	@ (80017b8 <PLL_Config+0x16c>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4a34      	ldr	r2, [pc, #208]	@ (80017b8 <PLL_Config+0x16c>)
 80016e8:	f043 0308 	orr.w	r3, r3, #8
 80016ec:	6053      	str	r3, [r2, #4]

			//2Mhz * 168 = 336Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80016ee:	4b32      	ldr	r3, [pc, #200]	@ (80017b8 <PLL_Config+0x16c>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	4a31      	ldr	r2, [pc, #196]	@ (80017b8 <PLL_Config+0x16c>)
 80016f4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80016f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80016fc:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (168<<6);//N 192-472Mhz
 80016fe:	4b2e      	ldr	r3, [pc, #184]	@ (80017b8 <PLL_Config+0x16c>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	4a2d      	ldr	r2, [pc, #180]	@ (80017b8 <PLL_Config+0x16c>)
 8001704:	f443 5328 	orr.w	r3, r3, #10752	@ 0x2a00
 8001708:	6053      	str	r3, [r2, #4]

			//336Mhz / 4 = 84Mhz
			RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 800170a:	4b2b      	ldr	r3, [pc, #172]	@ (80017b8 <PLL_Config+0x16c>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	4a2a      	ldr	r2, [pc, #168]	@ (80017b8 <PLL_Config+0x16c>)
 8001710:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001714:	6053      	str	r3, [r2, #4]
			RCC -> PLLCFGR |= (1<<16);//P <=84Mhz
 8001716:	4b28      	ldr	r3, [pc, #160]	@ (80017b8 <PLL_Config+0x16c>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	4a27      	ldr	r2, [pc, #156]	@ (80017b8 <PLL_Config+0x16c>)
 800171c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001720:	6053      	str	r3, [r2, #4]

			//Q <= 48Mhz (Opcional Configurar
			//RCC -> PLLCFGR &= ~RCC_PLLCFGR_PLLQ;
			//RCC -> PLLCFGR |= (4<<24);

			break;
 8001722:	e000      	b.n	8001726 <PLL_Config+0xda>
		default: break;
 8001724:	bf00      	nop
	}

	/*Habilitar el PLL*/
	RCC -> CR |= RCC_CR_PLLON;
 8001726:	4b24      	ldr	r3, [pc, #144]	@ (80017b8 <PLL_Config+0x16c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a23      	ldr	r2, [pc, #140]	@ (80017b8 <PLL_Config+0x16c>)
 800172c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001730:	6013      	str	r3, [r2, #0]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8001732:	bf00      	nop
 8001734:	4b20      	ldr	r3, [pc, #128]	@ (80017b8 <PLL_Config+0x16c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f9      	beq.n	8001734 <PLL_Config+0xe8>

	/*Configurar Prescalers*/

	RCC -> CFGR &= ~RCC_CFGR_PPRE2_Msk;
 8001740:	4b1d      	ldr	r3, [pc, #116]	@ (80017b8 <PLL_Config+0x16c>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	4a1c      	ldr	r2, [pc, #112]	@ (80017b8 <PLL_Config+0x16c>)
 8001746:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800174a:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV1; //APB2 <=84Mhz
 800174c:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <PLL_Config+0x16c>)
 800174e:	4a1a      	ldr	r2, [pc, #104]	@ (80017b8 <PLL_Config+0x16c>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	6093      	str	r3, [r2, #8]

	RCC -> CFGR &= ~RCC_CFGR_PPRE1_Msk;
 8001754:	4b18      	ldr	r3, [pc, #96]	@ (80017b8 <PLL_Config+0x16c>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a17      	ldr	r2, [pc, #92]	@ (80017b8 <PLL_Config+0x16c>)
 800175a:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800175e:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV2; //APB1 <=42Mhz
 8001760:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <PLL_Config+0x16c>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	4a14      	ldr	r2, [pc, #80]	@ (80017b8 <PLL_Config+0x16c>)
 8001766:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800176a:	6093      	str	r3, [r2, #8]

	/*Configurar la latencia de la flash (Revisar Pag. 46 ref. manual STM32F401X)*/
	FLASH -> ACR &= ~FLASH_ACR_LATENCY;
 800176c:	4b13      	ldr	r3, [pc, #76]	@ (80017bc <PLL_Config+0x170>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a12      	ldr	r2, [pc, #72]	@ (80017bc <PLL_Config+0x170>)
 8001772:	f023 0307 	bic.w	r3, r3, #7
 8001776:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_LATENCY_2WS;
 8001778:	4b10      	ldr	r3, [pc, #64]	@ (80017bc <PLL_Config+0x170>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a0f      	ldr	r2, [pc, #60]	@ (80017bc <PLL_Config+0x170>)
 800177e:	f043 0302 	orr.w	r3, r3, #2
 8001782:	6013      	str	r3, [r2, #0]

	/*Seleccionar la fuente dek sysclk*/
	RCC->CFGR 	&= ~RCC_CFGR_SW_Msk;
 8001784:	4b0c      	ldr	r3, [pc, #48]	@ (80017b8 <PLL_Config+0x16c>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	4a0b      	ldr	r2, [pc, #44]	@ (80017b8 <PLL_Config+0x16c>)
 800178a:	f023 0303 	bic.w	r3, r3, #3
 800178e:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8001790:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <PLL_Config+0x16c>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	4a08      	ldr	r2, [pc, #32]	@ (80017b8 <PLL_Config+0x16c>)
 8001796:	f043 0302 	orr.w	r3, r3, #2
 800179a:	6093      	str	r3, [r2, #8]

	/*Esperamos a que esté listo el cambio de oscilador*/
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 800179c:	bf00      	nop
 800179e:	4b06      	ldr	r3, [pc, #24]	@ (80017b8 <PLL_Config+0x16c>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d0f9      	beq.n	800179e <PLL_Config+0x152>

	/*Actualiza SystemCoreClock*/
	SystemCoreClockUpdate();
 80017aa:	f7ff f969 	bl	8000a80 <SystemCoreClockUpdate>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800
 80017bc:	40023c00 	.word	0x40023c00

080017c0 <__NVIC_EnableIRQ>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	db0b      	blt.n	80017ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 021f 	and.w	r2, r3, #31
 80017d8:	4907      	ldr	r1, [pc, #28]	@ (80017f8 <__NVIC_EnableIRQ+0x38>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	095b      	lsrs	r3, r3, #5
 80017e0:	2001      	movs	r0, #1
 80017e2:	fa00 f202 	lsl.w	r2, r0, r2
 80017e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000e100 	.word	0xe000e100

080017fc <adc1_config>:
 * @param	*adc1_params	Puntero a una estructura de datos que contiene las directrices
 * 							para la configuración del ADC1
 *
 */
void adc1_config(ADC1_Params_t *adc1_params)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	uint8_t interr = adc1_params->adc_interrupt;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	799b      	ldrb	r3, [r3, #6]
 8001808:	73fb      	strb	r3, [r7, #15]

	//Configuración Incial
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; //Habilitamos el periférico
 800180a:	4b40      	ldr	r3, [pc, #256]	@ (800190c <adc1_config+0x110>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	4a3f      	ldr	r2, [pc, #252]	@ (800190c <adc1_config+0x110>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001814:	6453      	str	r3, [r2, #68]	@ 0x44
	ADC1->CR2 &= ~ADC_CR2_ADON_Msk; //Apagamos ADC
 8001816:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <adc1_config+0x114>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	4a3d      	ldr	r2, [pc, #244]	@ (8001910 <adc1_config+0x114>)
 800181c:	f023 0301 	bic.w	r3, r3, #1
 8001820:	6093      	str	r3, [r2, #8]
	ADC1->CR1 &= ~ADC_CR1_EOCIE_Msk; //Desactivamos interrupcion
 8001822:	4b3b      	ldr	r3, [pc, #236]	@ (8001910 <adc1_config+0x114>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	4a3a      	ldr	r2, [pc, #232]	@ (8001910 <adc1_config+0x114>)
 8001828:	f023 0320 	bic.w	r3, r3, #32
 800182c:	6053      	str	r3, [r2, #4]
	ADC1->SR = 0; //Limpiamos flags
 800182e:	4b38      	ldr	r3, [pc, #224]	@ (8001910 <adc1_config+0x114>)
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]

	//Resolution
	ADC1->CR1 &= ~ADC_CR1_RES_Msk;
 8001834:	4b36      	ldr	r3, [pc, #216]	@ (8001910 <adc1_config+0x114>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	4a35      	ldr	r2, [pc, #212]	@ (8001910 <adc1_config+0x114>)
 800183a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800183e:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= (adc1_params->resolution<<ADC_CR1_RES_Pos);
 8001840:	4b33      	ldr	r3, [pc, #204]	@ (8001910 <adc1_config+0x114>)
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	4931      	ldr	r1, [pc, #196]	@ (8001910 <adc1_config+0x114>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]

	//Alignment
	ADC1->CR2 &= ~ADC_CR2_ALIGN_Msk; //Clear
 8001850:	4b2f      	ldr	r3, [pc, #188]	@ (8001910 <adc1_config+0x114>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	4a2e      	ldr	r2, [pc, #184]	@ (8001910 <adc1_config+0x114>)
 8001856:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800185a:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (adc1_params->align_mode<<ADC_CR2_ALIGN_Pos);
 800185c:	4b2c      	ldr	r3, [pc, #176]	@ (8001910 <adc1_config+0x114>)
 800185e:	689a      	ldr	r2, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	785b      	ldrb	r3, [r3, #1]
 8001864:	02db      	lsls	r3, r3, #11
 8001866:	492a      	ldr	r1, [pc, #168]	@ (8001910 <adc1_config+0x114>)
 8001868:	4313      	orrs	r3, r2
 800186a:	608b      	str	r3, [r1, #8]

	//Configurar ADCCLK
	ADC1_COMMON->CCR &= ~ADC_CCR_ADCPRE_Msk; //Clear
 800186c:	4b29      	ldr	r3, [pc, #164]	@ (8001914 <adc1_config+0x118>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	4a28      	ldr	r2, [pc, #160]	@ (8001914 <adc1_config+0x118>)
 8001872:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001876:	6053      	str	r3, [r2, #4]
	ADC1_COMMON->CCR |= (adc1_params->clk_div<<ADC_CCR_ADCPRE_Pos);
 8001878:	4b26      	ldr	r3, [pc, #152]	@ (8001914 <adc1_config+0x118>)
 800187a:	685a      	ldr	r2, [r3, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	789b      	ldrb	r3, [r3, #2]
 8001880:	041b      	lsls	r3, r3, #16
 8001882:	4924      	ldr	r1, [pc, #144]	@ (8001914 <adc1_config+0x118>)
 8001884:	4313      	orrs	r3, r2
 8001886:	604b      	str	r3, [r1, #4]

	//Modo de conversión
	ADC1->CR2 &= ~ADC_CR2_CONT_Msk; //Clear
 8001888:	4b21      	ldr	r3, [pc, #132]	@ (8001910 <adc1_config+0x114>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	4a20      	ldr	r2, [pc, #128]	@ (8001910 <adc1_config+0x114>)
 800188e:	f023 0302 	bic.w	r3, r3, #2
 8001892:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (adc1_params->conversion_mode<<ADC_CR2_CONT_Pos);
 8001894:	4b1e      	ldr	r3, [pc, #120]	@ (8001910 <adc1_config+0x114>)
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	78db      	ldrb	r3, [r3, #3]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	491c      	ldr	r1, [pc, #112]	@ (8001910 <adc1_config+0x114>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	608b      	str	r3, [r1, #8]

	//Scan
	ADC1->CR1 &= ~ADC_CR1_SCAN_Msk; //Clear
 80018a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <adc1_config+0x114>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	4a19      	ldr	r2, [pc, #100]	@ (8001910 <adc1_config+0x114>)
 80018aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018ae:	6053      	str	r3, [r2, #4]
	ADC1->CR1 |= (adc1_params->scan_mode<<ADC_CR1_SCAN_Pos);
 80018b0:	4b17      	ldr	r3, [pc, #92]	@ (8001910 <adc1_config+0x114>)
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	791b      	ldrb	r3, [r3, #4]
 80018b8:	021b      	lsls	r3, r3, #8
 80018ba:	4915      	ldr	r1, [pc, #84]	@ (8001910 <adc1_config+0x114>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	604b      	str	r3, [r1, #4]

	//EOC se activa al final de cada secuencia regular finalizada.
	ADC1->CR2 &= ~ADC_CR2_EOCS_Msk; //Clear
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <adc1_config+0x114>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <adc1_config+0x114>)
 80018c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80018ca:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (adc1_params->eocs_var<<ADC_CR2_EOCS_Pos);
 80018cc:	4b10      	ldr	r3, [pc, #64]	@ (8001910 <adc1_config+0x114>)
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	795b      	ldrb	r3, [r3, #5]
 80018d4:	029b      	lsls	r3, r3, #10
 80018d6:	490e      	ldr	r1, [pc, #56]	@ (8001910 <adc1_config+0x114>)
 80018d8:	4313      	orrs	r3, r2
 80018da:	608b      	str	r3, [r1, #8]

	//Encendemos ADC
	ADC1->CR2 |= ADC_CR2_ADON;
 80018dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <adc1_config+0x114>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001910 <adc1_config+0x114>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	6093      	str	r3, [r2, #8]

	//Interrupt
	if(interr)
 80018e8:	7bfb      	ldrb	r3, [r7, #15]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00a      	beq.n	8001904 <adc1_config+0x108>
	{
		ADC1->CR1 |= (adc1_params->adc_interrupt<<ADC_CR1_EOCIE_Pos);
 80018ee:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <adc1_config+0x114>)
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	799b      	ldrb	r3, [r3, #6]
 80018f6:	015b      	lsls	r3, r3, #5
 80018f8:	4905      	ldr	r1, [pc, #20]	@ (8001910 <adc1_config+0x114>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
		NVIC_EnableIRQ(ADC_IRQn);
 80018fe:	2012      	movs	r0, #18
 8001900:	f7ff ff5e 	bl	80017c0 <__NVIC_EnableIRQ>
	}

}
 8001904:	bf00      	nop
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40023800 	.word	0x40023800
 8001910:	40012000 	.word	0x40012000
 8001914:	40012300 	.word	0x40012300

08001918 <adc1_start_regular_conversion>:
/*
 * @brief Iniciar conversión regular del ADC1
 *
 */
void adc1_start_regular_conversion(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
	//Start regular channel
	ADC1->CR2 |= ADC_CR2_SWSTART;
 800191c:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <adc1_start_regular_conversion+0x1c>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	4a04      	ldr	r2, [pc, #16]	@ (8001934 <adc1_start_regular_conversion+0x1c>)
 8001922:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001926:	6093      	str	r3, [r2, #8]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40012000 	.word	0x40012000

08001938 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001940:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001944:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	2b00      	cmp	r3, #0
 800194e:	d013      	beq.n	8001978 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001950:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001954:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001958:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800195c:	2b00      	cmp	r3, #0
 800195e:	d00b      	beq.n	8001978 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001960:	e000      	b.n	8001964 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001962:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001964:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f9      	beq.n	8001962 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800196e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001978:	687b      	ldr	r3, [r7, #4]
}
 800197a:	4618      	mov	r0, r3
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
	...

08001988 <main>:
void adc1_ch_config(void);
void adc_user_handler(); //Extern created in stm32f4xx_it.c

/* Función principal */
int main(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af02      	add	r7, sp, #8
	flash_config();
 800198e:	f7ff fdfb 	bl	8001588 <flash_config>
	PLL_Config(HSI_SOURCE);
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff fe5a 	bl	800164c <PLL_Config>
	#if USE_DELAY_US == 1
		Delay_Init(SystemCoreClock/1000000);
	#else
		Delay_Init(SystemCoreClock/1000);
 8001998:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <main+0x80>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a0c <main+0x84>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	099b      	lsrs	r3, r3, #6
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff f921 	bl	8000bec <Delay_Init>
	#endif

	/*GPIO Config*/
	GPIO_Output_Config(GPIOA, 5, PUPDR_NONE, OSPEEDR_HIGH, OTYPER_PP);
 80019aa:	2300      	movs	r3, #0
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2302      	movs	r3, #2
 80019b0:	2200      	movs	r2, #0
 80019b2:	2105      	movs	r1, #5
 80019b4:	4816      	ldr	r0, [pc, #88]	@ (8001a10 <main+0x88>)
 80019b6:	f7ff fa97 	bl	8000ee8 <GPIO_Output_Config>
	GPIO_Input_Config(BUTTON_GPIO, BUTTON_PIN, PULL_NONE, &button_exti);
 80019ba:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <main+0x8c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	210d      	movs	r1, #13
 80019c0:	4815      	ldr	r0, [pc, #84]	@ (8001a18 <main+0x90>)
 80019c2:	f7ff f9bd 	bl	8000d40 <GPIO_Input_Config>
	GPIO_Analog_Config(AN0_GPIO, AN0_Pin, ADC1_Cycles_3);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	4811      	ldr	r0, [pc, #68]	@ (8001a10 <main+0x88>)
 80019cc:	f7ff fd1a 	bl	8001404 <GPIO_Analog_Config>
	GPIO_Analog_Config(AN1_GPIO, AN1_Pin, ADC1_Cycles_3);
 80019d0:	2200      	movs	r2, #0
 80019d2:	2101      	movs	r1, #1
 80019d4:	480e      	ldr	r0, [pc, #56]	@ (8001a10 <main+0x88>)
 80019d6:	f7ff fd15 	bl	8001404 <GPIO_Analog_Config>
	printf("Configuracion de canales ADC listos con clock -> %lu\n",SystemCoreClock);
 80019da:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <main+0x80>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4619      	mov	r1, r3
 80019e0:	480e      	ldr	r0, [pc, #56]	@ (8001a1c <main+0x94>)
 80019e2:	f000 fa13 	bl	8001e0c <iprintf>
	adc1_config(&adc1_config1);
 80019e6:	480e      	ldr	r0, [pc, #56]	@ (8001a20 <main+0x98>)
 80019e8:	f7ff ff08 	bl	80017fc <adc1_config>
			delay_ms(10);
		}

#elif MODE == INTERRUPT

	if(GPIO_ReadPin(BUTTON_GPIO, BUTTON_PIN) == GPIO_PIN_RESET)
 80019ec:	210d      	movs	r1, #13
 80019ee:	480a      	ldr	r0, [pc, #40]	@ (8001a18 <main+0x90>)
 80019f0:	f7ff fa4c 	bl	8000e8c <GPIO_ReadPin>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f8      	bne.n	80019ec <main+0x64>
	{
		delay_ms(500);
 80019fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019fe:	f7ff f921 	bl	8000c44 <delay_ms>
		adc1_start_regular_conversion();
 8001a02:	f7ff ff89 	bl	8001918 <adc1_start_regular_conversion>
	if(GPIO_ReadPin(BUTTON_GPIO, BUTTON_PIN) == GPIO_PIN_RESET)
 8001a06:	e7f1      	b.n	80019ec <main+0x64>
 8001a08:	20000000 	.word	0x20000000
 8001a0c:	10624dd3 	.word	0x10624dd3
 8001a10:	40020000 	.word	0x40020000
 8001a14:	20000088 	.word	0x20000088
 8001a18:	40020800 	.word	0x40020800
 8001a1c:	08002afc 	.word	0x08002afc
 8001a20:	20000004 	.word	0x20000004

08001a24 <__io_putchar>:
	}
}

/* Definición de funciones */
int __io_putchar(int ch)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
	uint8_t c = ch & 0xFF;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	73fb      	strb	r3, [r7, #15]
	ITM_SendChar(c);
 8001a30:	7bfb      	ldrb	r3, [r7, #15]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff80 	bl	8001938 <ITM_SendChar>
	return ch;
 8001a38:	687b      	ldr	r3, [r7, #4]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <adc_user_handler>:


void adc_user_handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	//Luego de empezar el start, se esperará a que realice la conversión e ingresará a la función
	pot0 = ((uint16_t)(ADC1->DR & 0x0000FFFF));
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <adc_user_handler+0x20>)
 8001a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <adc_user_handler+0x24>)
 8001a50:	801a      	strh	r2, [r3, #0]
	printf("Pot 0 -> %u\n", pot0);
 8001a52:	4b05      	ldr	r3, [pc, #20]	@ (8001a68 <adc_user_handler+0x24>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4804      	ldr	r0, [pc, #16]	@ (8001a6c <adc_user_handler+0x28>)
 8001a5a:	f000 f9d7 	bl	8001e0c <iprintf>
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40012000 	.word	0x40012000
 8001a68:	2000008c 	.word	0x2000008c
 8001a6c:	08002b34 	.word	0x08002b34

08001a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <NMI_Handler+0x4>

08001a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0

  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <HardFault_Handler+0x4>

08001a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <MemManage_Handler+0x4>

08001a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <BusFault_Handler+0x4>

08001a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <UsageFault_Handler+0x4>

08001a98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0

}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0

}
 8001aaa:	bf00      	nop
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
	uwTick++;
 8001ac8:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <SysTick_Handler+0x18>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	3301      	adds	r3, #1
 8001ace:	4a03      	ldr	r2, [pc, #12]	@ (8001adc <SysTick_Handler+0x18>)
 8001ad0:	6013      	str	r3, [r2, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	20000084 	.word	0x20000084

08001ae0 <ADC_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

void ADC_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	adc_user_handler();
 8001ae4:	f7ff ffae 	bl	8001a44 <adc_user_handler>

	return;
 8001ae8:	bf00      	nop
}
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	e00a      	b.n	8001b14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001afe:	f3af 8000 	nop.w
 8001b02:	4601      	mov	r1, r0
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	1c5a      	adds	r2, r3, #1
 8001b08:	60ba      	str	r2, [r7, #8]
 8001b0a:	b2ca      	uxtb	r2, r1
 8001b0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3301      	adds	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	dbf0      	blt.n	8001afe <_read+0x12>
  }

  return len;
 8001b1c:	687b      	ldr	r3, [r7, #4]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b086      	sub	sp, #24
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	e009      	b.n	8001b4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	1c5a      	adds	r2, r3, #1
 8001b3c:	60ba      	str	r2, [r7, #8]
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff6f 	bl	8001a24 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf1      	blt.n	8001b38 <_write+0x12>
  }
  return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_close>:

int _close(int file)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
 8001b7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b86:	605a      	str	r2, [r3, #4]
  return 0;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <_isatty>:

int _isatty(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b9e:	2301      	movs	r3, #1
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <_sbrk+0x5c>)
 8001bd2:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <_sbrk+0x60>)
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bdc:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <_sbrk+0x64>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d102      	bne.n	8001bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <_sbrk+0x64>)
 8001be6:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <_sbrk+0x68>)
 8001be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <_sbrk+0x64>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d207      	bcs.n	8001c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bf8:	f000 f9ac 	bl	8001f54 <__errno>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	220c      	movs	r2, #12
 8001c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
 8001c06:	e009      	b.n	8001c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <_sbrk+0x64>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c0e:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <_sbrk+0x64>)
 8001c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20018000 	.word	0x20018000
 8001c28:	00000400 	.word	0x00000400
 8001c2c:	20000090 	.word	0x20000090
 8001c30:	200001e0 	.word	0x200001e0

08001c34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c34:	480d      	ldr	r0, [pc, #52]	@ (8001c6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c36:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c38:	f7fe ff10 	bl	8000a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c3c:	480c      	ldr	r0, [pc, #48]	@ (8001c70 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3e:	490d      	ldr	r1, [pc, #52]	@ (8001c74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c40:	4a0d      	ldr	r2, [pc, #52]	@ (8001c78 <LoopForever+0xe>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c44:	e002      	b.n	8001c4c <LoopCopyDataInit>

08001c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4a:	3304      	adds	r3, #4

08001c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c50:	d3f9      	bcc.n	8001c46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c52:	4a0a      	ldr	r2, [pc, #40]	@ (8001c7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c54:	4c0a      	ldr	r4, [pc, #40]	@ (8001c80 <LoopForever+0x16>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c58:	e001      	b.n	8001c5e <LoopFillZerobss>

08001c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c5c:	3204      	adds	r2, #4

08001c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c60:	d3fb      	bcc.n	8001c5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001c62:	f000 f97d 	bl	8001f60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c66:	f7ff fe8f 	bl	8001988 <main>

08001c6a <LoopForever>:

LoopForever:
  b LoopForever
 8001c6a:	e7fe      	b.n	8001c6a <LoopForever>
  ldr   r0, =_estack
 8001c6c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c74:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001c78:	08002b98 	.word	0x08002b98
  ldr r2, =_sbss
 8001c7c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001c80:	200001e0 	.word	0x200001e0

08001c84 <DMA1_Stream0_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c84:	e7fe      	b.n	8001c84 <DMA1_Stream0_IRQHandler>
	...

08001c88 <std>:
 8001c88:	2300      	movs	r3, #0
 8001c8a:	b510      	push	{r4, lr}
 8001c8c:	4604      	mov	r4, r0
 8001c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8001c92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001c96:	6083      	str	r3, [r0, #8]
 8001c98:	8181      	strh	r1, [r0, #12]
 8001c9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8001c9c:	81c2      	strh	r2, [r0, #14]
 8001c9e:	6183      	str	r3, [r0, #24]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	2208      	movs	r2, #8
 8001ca4:	305c      	adds	r0, #92	@ 0x5c
 8001ca6:	f000 f906 	bl	8001eb6 <memset>
 8001caa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce0 <std+0x58>)
 8001cac:	6263      	str	r3, [r4, #36]	@ 0x24
 8001cae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <std+0x5c>)
 8001cb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce8 <std+0x60>)
 8001cb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <std+0x64>)
 8001cb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8001cba:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <std+0x68>)
 8001cbc:	6224      	str	r4, [r4, #32]
 8001cbe:	429c      	cmp	r4, r3
 8001cc0:	d006      	beq.n	8001cd0 <std+0x48>
 8001cc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001cc6:	4294      	cmp	r4, r2
 8001cc8:	d002      	beq.n	8001cd0 <std+0x48>
 8001cca:	33d0      	adds	r3, #208	@ 0xd0
 8001ccc:	429c      	cmp	r4, r3
 8001cce:	d105      	bne.n	8001cdc <std+0x54>
 8001cd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001cd8:	f000 b966 	b.w	8001fa8 <__retarget_lock_init_recursive>
 8001cdc:	bd10      	pop	{r4, pc}
 8001cde:	bf00      	nop
 8001ce0:	08001e31 	.word	0x08001e31
 8001ce4:	08001e53 	.word	0x08001e53
 8001ce8:	08001e8b 	.word	0x08001e8b
 8001cec:	08001eaf 	.word	0x08001eaf
 8001cf0:	20000094 	.word	0x20000094

08001cf4 <stdio_exit_handler>:
 8001cf4:	4a02      	ldr	r2, [pc, #8]	@ (8001d00 <stdio_exit_handler+0xc>)
 8001cf6:	4903      	ldr	r1, [pc, #12]	@ (8001d04 <stdio_exit_handler+0x10>)
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <stdio_exit_handler+0x14>)
 8001cfa:	f000 b869 	b.w	8001dd0 <_fwalk_sglue>
 8001cfe:	bf00      	nop
 8001d00:	2000000c 	.word	0x2000000c
 8001d04:	08002845 	.word	0x08002845
 8001d08:	2000001c 	.word	0x2000001c

08001d0c <cleanup_stdio>:
 8001d0c:	6841      	ldr	r1, [r0, #4]
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d40 <cleanup_stdio+0x34>)
 8001d10:	4299      	cmp	r1, r3
 8001d12:	b510      	push	{r4, lr}
 8001d14:	4604      	mov	r4, r0
 8001d16:	d001      	beq.n	8001d1c <cleanup_stdio+0x10>
 8001d18:	f000 fd94 	bl	8002844 <_fflush_r>
 8001d1c:	68a1      	ldr	r1, [r4, #8]
 8001d1e:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <cleanup_stdio+0x38>)
 8001d20:	4299      	cmp	r1, r3
 8001d22:	d002      	beq.n	8001d2a <cleanup_stdio+0x1e>
 8001d24:	4620      	mov	r0, r4
 8001d26:	f000 fd8d 	bl	8002844 <_fflush_r>
 8001d2a:	68e1      	ldr	r1, [r4, #12]
 8001d2c:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <cleanup_stdio+0x3c>)
 8001d2e:	4299      	cmp	r1, r3
 8001d30:	d004      	beq.n	8001d3c <cleanup_stdio+0x30>
 8001d32:	4620      	mov	r0, r4
 8001d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d38:	f000 bd84 	b.w	8002844 <_fflush_r>
 8001d3c:	bd10      	pop	{r4, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000094 	.word	0x20000094
 8001d44:	200000fc 	.word	0x200000fc
 8001d48:	20000164 	.word	0x20000164

08001d4c <global_stdio_init.part.0>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <global_stdio_init.part.0+0x30>)
 8001d50:	4c0b      	ldr	r4, [pc, #44]	@ (8001d80 <global_stdio_init.part.0+0x34>)
 8001d52:	4a0c      	ldr	r2, [pc, #48]	@ (8001d84 <global_stdio_init.part.0+0x38>)
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	4620      	mov	r0, r4
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2104      	movs	r1, #4
 8001d5c:	f7ff ff94 	bl	8001c88 <std>
 8001d60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001d64:	2201      	movs	r2, #1
 8001d66:	2109      	movs	r1, #9
 8001d68:	f7ff ff8e 	bl	8001c88 <std>
 8001d6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001d70:	2202      	movs	r2, #2
 8001d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d76:	2112      	movs	r1, #18
 8001d78:	f7ff bf86 	b.w	8001c88 <std>
 8001d7c:	200001cc 	.word	0x200001cc
 8001d80:	20000094 	.word	0x20000094
 8001d84:	08001cf5 	.word	0x08001cf5

08001d88 <__sfp_lock_acquire>:
 8001d88:	4801      	ldr	r0, [pc, #4]	@ (8001d90 <__sfp_lock_acquire+0x8>)
 8001d8a:	f000 b90e 	b.w	8001faa <__retarget_lock_acquire_recursive>
 8001d8e:	bf00      	nop
 8001d90:	200001d5 	.word	0x200001d5

08001d94 <__sfp_lock_release>:
 8001d94:	4801      	ldr	r0, [pc, #4]	@ (8001d9c <__sfp_lock_release+0x8>)
 8001d96:	f000 b909 	b.w	8001fac <__retarget_lock_release_recursive>
 8001d9a:	bf00      	nop
 8001d9c:	200001d5 	.word	0x200001d5

08001da0 <__sinit>:
 8001da0:	b510      	push	{r4, lr}
 8001da2:	4604      	mov	r4, r0
 8001da4:	f7ff fff0 	bl	8001d88 <__sfp_lock_acquire>
 8001da8:	6a23      	ldr	r3, [r4, #32]
 8001daa:	b11b      	cbz	r3, 8001db4 <__sinit+0x14>
 8001dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001db0:	f7ff bff0 	b.w	8001d94 <__sfp_lock_release>
 8001db4:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <__sinit+0x28>)
 8001db6:	6223      	str	r3, [r4, #32]
 8001db8:	4b04      	ldr	r3, [pc, #16]	@ (8001dcc <__sinit+0x2c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1f5      	bne.n	8001dac <__sinit+0xc>
 8001dc0:	f7ff ffc4 	bl	8001d4c <global_stdio_init.part.0>
 8001dc4:	e7f2      	b.n	8001dac <__sinit+0xc>
 8001dc6:	bf00      	nop
 8001dc8:	08001d0d 	.word	0x08001d0d
 8001dcc:	200001cc 	.word	0x200001cc

08001dd0 <_fwalk_sglue>:
 8001dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001dd4:	4607      	mov	r7, r0
 8001dd6:	4688      	mov	r8, r1
 8001dd8:	4614      	mov	r4, r2
 8001dda:	2600      	movs	r6, #0
 8001ddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001de0:	f1b9 0901 	subs.w	r9, r9, #1
 8001de4:	d505      	bpl.n	8001df2 <_fwalk_sglue+0x22>
 8001de6:	6824      	ldr	r4, [r4, #0]
 8001de8:	2c00      	cmp	r4, #0
 8001dea:	d1f7      	bne.n	8001ddc <_fwalk_sglue+0xc>
 8001dec:	4630      	mov	r0, r6
 8001dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001df2:	89ab      	ldrh	r3, [r5, #12]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d907      	bls.n	8001e08 <_fwalk_sglue+0x38>
 8001df8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	d003      	beq.n	8001e08 <_fwalk_sglue+0x38>
 8001e00:	4629      	mov	r1, r5
 8001e02:	4638      	mov	r0, r7
 8001e04:	47c0      	blx	r8
 8001e06:	4306      	orrs	r6, r0
 8001e08:	3568      	adds	r5, #104	@ 0x68
 8001e0a:	e7e9      	b.n	8001de0 <_fwalk_sglue+0x10>

08001e0c <iprintf>:
 8001e0c:	b40f      	push	{r0, r1, r2, r3}
 8001e0e:	b507      	push	{r0, r1, r2, lr}
 8001e10:	4906      	ldr	r1, [pc, #24]	@ (8001e2c <iprintf+0x20>)
 8001e12:	ab04      	add	r3, sp, #16
 8001e14:	6808      	ldr	r0, [r1, #0]
 8001e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e1a:	6881      	ldr	r1, [r0, #8]
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	f000 f9e9 	bl	80021f4 <_vfiprintf_r>
 8001e22:	b003      	add	sp, #12
 8001e24:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e28:	b004      	add	sp, #16
 8001e2a:	4770      	bx	lr
 8001e2c:	20000018 	.word	0x20000018

08001e30 <__sread>:
 8001e30:	b510      	push	{r4, lr}
 8001e32:	460c      	mov	r4, r1
 8001e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e38:	f000 f868 	bl	8001f0c <_read_r>
 8001e3c:	2800      	cmp	r0, #0
 8001e3e:	bfab      	itete	ge
 8001e40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001e42:	89a3      	ldrhlt	r3, [r4, #12]
 8001e44:	181b      	addge	r3, r3, r0
 8001e46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001e4a:	bfac      	ite	ge
 8001e4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001e4e:	81a3      	strhlt	r3, [r4, #12]
 8001e50:	bd10      	pop	{r4, pc}

08001e52 <__swrite>:
 8001e52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e56:	461f      	mov	r7, r3
 8001e58:	898b      	ldrh	r3, [r1, #12]
 8001e5a:	05db      	lsls	r3, r3, #23
 8001e5c:	4605      	mov	r5, r0
 8001e5e:	460c      	mov	r4, r1
 8001e60:	4616      	mov	r6, r2
 8001e62:	d505      	bpl.n	8001e70 <__swrite+0x1e>
 8001e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e68:	2302      	movs	r3, #2
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f000 f83c 	bl	8001ee8 <_lseek_r>
 8001e70:	89a3      	ldrh	r3, [r4, #12]
 8001e72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001e76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e7a:	81a3      	strh	r3, [r4, #12]
 8001e7c:	4632      	mov	r2, r6
 8001e7e:	463b      	mov	r3, r7
 8001e80:	4628      	mov	r0, r5
 8001e82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e86:	f000 b853 	b.w	8001f30 <_write_r>

08001e8a <__sseek>:
 8001e8a:	b510      	push	{r4, lr}
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e92:	f000 f829 	bl	8001ee8 <_lseek_r>
 8001e96:	1c43      	adds	r3, r0, #1
 8001e98:	89a3      	ldrh	r3, [r4, #12]
 8001e9a:	bf15      	itete	ne
 8001e9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001e9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001ea2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001ea6:	81a3      	strheq	r3, [r4, #12]
 8001ea8:	bf18      	it	ne
 8001eaa:	81a3      	strhne	r3, [r4, #12]
 8001eac:	bd10      	pop	{r4, pc}

08001eae <__sclose>:
 8001eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eb2:	f000 b809 	b.w	8001ec8 <_close_r>

08001eb6 <memset>:
 8001eb6:	4402      	add	r2, r0
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d100      	bne.n	8001ec0 <memset+0xa>
 8001ebe:	4770      	bx	lr
 8001ec0:	f803 1b01 	strb.w	r1, [r3], #1
 8001ec4:	e7f9      	b.n	8001eba <memset+0x4>
	...

08001ec8 <_close_r>:
 8001ec8:	b538      	push	{r3, r4, r5, lr}
 8001eca:	4d06      	ldr	r5, [pc, #24]	@ (8001ee4 <_close_r+0x1c>)
 8001ecc:	2300      	movs	r3, #0
 8001ece:	4604      	mov	r4, r0
 8001ed0:	4608      	mov	r0, r1
 8001ed2:	602b      	str	r3, [r5, #0]
 8001ed4:	f7ff fe43 	bl	8001b5e <_close>
 8001ed8:	1c43      	adds	r3, r0, #1
 8001eda:	d102      	bne.n	8001ee2 <_close_r+0x1a>
 8001edc:	682b      	ldr	r3, [r5, #0]
 8001ede:	b103      	cbz	r3, 8001ee2 <_close_r+0x1a>
 8001ee0:	6023      	str	r3, [r4, #0]
 8001ee2:	bd38      	pop	{r3, r4, r5, pc}
 8001ee4:	200001d0 	.word	0x200001d0

08001ee8 <_lseek_r>:
 8001ee8:	b538      	push	{r3, r4, r5, lr}
 8001eea:	4d07      	ldr	r5, [pc, #28]	@ (8001f08 <_lseek_r+0x20>)
 8001eec:	4604      	mov	r4, r0
 8001eee:	4608      	mov	r0, r1
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	602a      	str	r2, [r5, #0]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f7ff fe58 	bl	8001bac <_lseek>
 8001efc:	1c43      	adds	r3, r0, #1
 8001efe:	d102      	bne.n	8001f06 <_lseek_r+0x1e>
 8001f00:	682b      	ldr	r3, [r5, #0]
 8001f02:	b103      	cbz	r3, 8001f06 <_lseek_r+0x1e>
 8001f04:	6023      	str	r3, [r4, #0]
 8001f06:	bd38      	pop	{r3, r4, r5, pc}
 8001f08:	200001d0 	.word	0x200001d0

08001f0c <_read_r>:
 8001f0c:	b538      	push	{r3, r4, r5, lr}
 8001f0e:	4d07      	ldr	r5, [pc, #28]	@ (8001f2c <_read_r+0x20>)
 8001f10:	4604      	mov	r4, r0
 8001f12:	4608      	mov	r0, r1
 8001f14:	4611      	mov	r1, r2
 8001f16:	2200      	movs	r2, #0
 8001f18:	602a      	str	r2, [r5, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	f7ff fde6 	bl	8001aec <_read>
 8001f20:	1c43      	adds	r3, r0, #1
 8001f22:	d102      	bne.n	8001f2a <_read_r+0x1e>
 8001f24:	682b      	ldr	r3, [r5, #0]
 8001f26:	b103      	cbz	r3, 8001f2a <_read_r+0x1e>
 8001f28:	6023      	str	r3, [r4, #0]
 8001f2a:	bd38      	pop	{r3, r4, r5, pc}
 8001f2c:	200001d0 	.word	0x200001d0

08001f30 <_write_r>:
 8001f30:	b538      	push	{r3, r4, r5, lr}
 8001f32:	4d07      	ldr	r5, [pc, #28]	@ (8001f50 <_write_r+0x20>)
 8001f34:	4604      	mov	r4, r0
 8001f36:	4608      	mov	r0, r1
 8001f38:	4611      	mov	r1, r2
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	602a      	str	r2, [r5, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	f7ff fdf1 	bl	8001b26 <_write>
 8001f44:	1c43      	adds	r3, r0, #1
 8001f46:	d102      	bne.n	8001f4e <_write_r+0x1e>
 8001f48:	682b      	ldr	r3, [r5, #0]
 8001f4a:	b103      	cbz	r3, 8001f4e <_write_r+0x1e>
 8001f4c:	6023      	str	r3, [r4, #0]
 8001f4e:	bd38      	pop	{r3, r4, r5, pc}
 8001f50:	200001d0 	.word	0x200001d0

08001f54 <__errno>:
 8001f54:	4b01      	ldr	r3, [pc, #4]	@ (8001f5c <__errno+0x8>)
 8001f56:	6818      	ldr	r0, [r3, #0]
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	20000018 	.word	0x20000018

08001f60 <__libc_init_array>:
 8001f60:	b570      	push	{r4, r5, r6, lr}
 8001f62:	4d0d      	ldr	r5, [pc, #52]	@ (8001f98 <__libc_init_array+0x38>)
 8001f64:	4c0d      	ldr	r4, [pc, #52]	@ (8001f9c <__libc_init_array+0x3c>)
 8001f66:	1b64      	subs	r4, r4, r5
 8001f68:	10a4      	asrs	r4, r4, #2
 8001f6a:	2600      	movs	r6, #0
 8001f6c:	42a6      	cmp	r6, r4
 8001f6e:	d109      	bne.n	8001f84 <__libc_init_array+0x24>
 8001f70:	4d0b      	ldr	r5, [pc, #44]	@ (8001fa0 <__libc_init_array+0x40>)
 8001f72:	4c0c      	ldr	r4, [pc, #48]	@ (8001fa4 <__libc_init_array+0x44>)
 8001f74:	f000 fdb6 	bl	8002ae4 <_init>
 8001f78:	1b64      	subs	r4, r4, r5
 8001f7a:	10a4      	asrs	r4, r4, #2
 8001f7c:	2600      	movs	r6, #0
 8001f7e:	42a6      	cmp	r6, r4
 8001f80:	d105      	bne.n	8001f8e <__libc_init_array+0x2e>
 8001f82:	bd70      	pop	{r4, r5, r6, pc}
 8001f84:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f88:	4798      	blx	r3
 8001f8a:	3601      	adds	r6, #1
 8001f8c:	e7ee      	b.n	8001f6c <__libc_init_array+0xc>
 8001f8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f92:	4798      	blx	r3
 8001f94:	3601      	adds	r6, #1
 8001f96:	e7f2      	b.n	8001f7e <__libc_init_array+0x1e>
 8001f98:	08002b90 	.word	0x08002b90
 8001f9c:	08002b90 	.word	0x08002b90
 8001fa0:	08002b90 	.word	0x08002b90
 8001fa4:	08002b94 	.word	0x08002b94

08001fa8 <__retarget_lock_init_recursive>:
 8001fa8:	4770      	bx	lr

08001faa <__retarget_lock_acquire_recursive>:
 8001faa:	4770      	bx	lr

08001fac <__retarget_lock_release_recursive>:
 8001fac:	4770      	bx	lr
	...

08001fb0 <_free_r>:
 8001fb0:	b538      	push	{r3, r4, r5, lr}
 8001fb2:	4605      	mov	r5, r0
 8001fb4:	2900      	cmp	r1, #0
 8001fb6:	d041      	beq.n	800203c <_free_r+0x8c>
 8001fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fbc:	1f0c      	subs	r4, r1, #4
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bfb8      	it	lt
 8001fc2:	18e4      	addlt	r4, r4, r3
 8001fc4:	f000 f8e0 	bl	8002188 <__malloc_lock>
 8001fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002040 <_free_r+0x90>)
 8001fca:	6813      	ldr	r3, [r2, #0]
 8001fcc:	b933      	cbnz	r3, 8001fdc <_free_r+0x2c>
 8001fce:	6063      	str	r3, [r4, #4]
 8001fd0:	6014      	str	r4, [r2, #0]
 8001fd2:	4628      	mov	r0, r5
 8001fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001fd8:	f000 b8dc 	b.w	8002194 <__malloc_unlock>
 8001fdc:	42a3      	cmp	r3, r4
 8001fde:	d908      	bls.n	8001ff2 <_free_r+0x42>
 8001fe0:	6820      	ldr	r0, [r4, #0]
 8001fe2:	1821      	adds	r1, r4, r0
 8001fe4:	428b      	cmp	r3, r1
 8001fe6:	bf01      	itttt	eq
 8001fe8:	6819      	ldreq	r1, [r3, #0]
 8001fea:	685b      	ldreq	r3, [r3, #4]
 8001fec:	1809      	addeq	r1, r1, r0
 8001fee:	6021      	streq	r1, [r4, #0]
 8001ff0:	e7ed      	b.n	8001fce <_free_r+0x1e>
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	b10b      	cbz	r3, 8001ffc <_free_r+0x4c>
 8001ff8:	42a3      	cmp	r3, r4
 8001ffa:	d9fa      	bls.n	8001ff2 <_free_r+0x42>
 8001ffc:	6811      	ldr	r1, [r2, #0]
 8001ffe:	1850      	adds	r0, r2, r1
 8002000:	42a0      	cmp	r0, r4
 8002002:	d10b      	bne.n	800201c <_free_r+0x6c>
 8002004:	6820      	ldr	r0, [r4, #0]
 8002006:	4401      	add	r1, r0
 8002008:	1850      	adds	r0, r2, r1
 800200a:	4283      	cmp	r3, r0
 800200c:	6011      	str	r1, [r2, #0]
 800200e:	d1e0      	bne.n	8001fd2 <_free_r+0x22>
 8002010:	6818      	ldr	r0, [r3, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	6053      	str	r3, [r2, #4]
 8002016:	4408      	add	r0, r1
 8002018:	6010      	str	r0, [r2, #0]
 800201a:	e7da      	b.n	8001fd2 <_free_r+0x22>
 800201c:	d902      	bls.n	8002024 <_free_r+0x74>
 800201e:	230c      	movs	r3, #12
 8002020:	602b      	str	r3, [r5, #0]
 8002022:	e7d6      	b.n	8001fd2 <_free_r+0x22>
 8002024:	6820      	ldr	r0, [r4, #0]
 8002026:	1821      	adds	r1, r4, r0
 8002028:	428b      	cmp	r3, r1
 800202a:	bf04      	itt	eq
 800202c:	6819      	ldreq	r1, [r3, #0]
 800202e:	685b      	ldreq	r3, [r3, #4]
 8002030:	6063      	str	r3, [r4, #4]
 8002032:	bf04      	itt	eq
 8002034:	1809      	addeq	r1, r1, r0
 8002036:	6021      	streq	r1, [r4, #0]
 8002038:	6054      	str	r4, [r2, #4]
 800203a:	e7ca      	b.n	8001fd2 <_free_r+0x22>
 800203c:	bd38      	pop	{r3, r4, r5, pc}
 800203e:	bf00      	nop
 8002040:	200001dc 	.word	0x200001dc

08002044 <sbrk_aligned>:
 8002044:	b570      	push	{r4, r5, r6, lr}
 8002046:	4e0f      	ldr	r6, [pc, #60]	@ (8002084 <sbrk_aligned+0x40>)
 8002048:	460c      	mov	r4, r1
 800204a:	6831      	ldr	r1, [r6, #0]
 800204c:	4605      	mov	r5, r0
 800204e:	b911      	cbnz	r1, 8002056 <sbrk_aligned+0x12>
 8002050:	f000 fcb4 	bl	80029bc <_sbrk_r>
 8002054:	6030      	str	r0, [r6, #0]
 8002056:	4621      	mov	r1, r4
 8002058:	4628      	mov	r0, r5
 800205a:	f000 fcaf 	bl	80029bc <_sbrk_r>
 800205e:	1c43      	adds	r3, r0, #1
 8002060:	d103      	bne.n	800206a <sbrk_aligned+0x26>
 8002062:	f04f 34ff 	mov.w	r4, #4294967295
 8002066:	4620      	mov	r0, r4
 8002068:	bd70      	pop	{r4, r5, r6, pc}
 800206a:	1cc4      	adds	r4, r0, #3
 800206c:	f024 0403 	bic.w	r4, r4, #3
 8002070:	42a0      	cmp	r0, r4
 8002072:	d0f8      	beq.n	8002066 <sbrk_aligned+0x22>
 8002074:	1a21      	subs	r1, r4, r0
 8002076:	4628      	mov	r0, r5
 8002078:	f000 fca0 	bl	80029bc <_sbrk_r>
 800207c:	3001      	adds	r0, #1
 800207e:	d1f2      	bne.n	8002066 <sbrk_aligned+0x22>
 8002080:	e7ef      	b.n	8002062 <sbrk_aligned+0x1e>
 8002082:	bf00      	nop
 8002084:	200001d8 	.word	0x200001d8

08002088 <_malloc_r>:
 8002088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800208c:	1ccd      	adds	r5, r1, #3
 800208e:	f025 0503 	bic.w	r5, r5, #3
 8002092:	3508      	adds	r5, #8
 8002094:	2d0c      	cmp	r5, #12
 8002096:	bf38      	it	cc
 8002098:	250c      	movcc	r5, #12
 800209a:	2d00      	cmp	r5, #0
 800209c:	4606      	mov	r6, r0
 800209e:	db01      	blt.n	80020a4 <_malloc_r+0x1c>
 80020a0:	42a9      	cmp	r1, r5
 80020a2:	d904      	bls.n	80020ae <_malloc_r+0x26>
 80020a4:	230c      	movs	r3, #12
 80020a6:	6033      	str	r3, [r6, #0]
 80020a8:	2000      	movs	r0, #0
 80020aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002184 <_malloc_r+0xfc>
 80020b2:	f000 f869 	bl	8002188 <__malloc_lock>
 80020b6:	f8d8 3000 	ldr.w	r3, [r8]
 80020ba:	461c      	mov	r4, r3
 80020bc:	bb44      	cbnz	r4, 8002110 <_malloc_r+0x88>
 80020be:	4629      	mov	r1, r5
 80020c0:	4630      	mov	r0, r6
 80020c2:	f7ff ffbf 	bl	8002044 <sbrk_aligned>
 80020c6:	1c43      	adds	r3, r0, #1
 80020c8:	4604      	mov	r4, r0
 80020ca:	d158      	bne.n	800217e <_malloc_r+0xf6>
 80020cc:	f8d8 4000 	ldr.w	r4, [r8]
 80020d0:	4627      	mov	r7, r4
 80020d2:	2f00      	cmp	r7, #0
 80020d4:	d143      	bne.n	800215e <_malloc_r+0xd6>
 80020d6:	2c00      	cmp	r4, #0
 80020d8:	d04b      	beq.n	8002172 <_malloc_r+0xea>
 80020da:	6823      	ldr	r3, [r4, #0]
 80020dc:	4639      	mov	r1, r7
 80020de:	4630      	mov	r0, r6
 80020e0:	eb04 0903 	add.w	r9, r4, r3
 80020e4:	f000 fc6a 	bl	80029bc <_sbrk_r>
 80020e8:	4581      	cmp	r9, r0
 80020ea:	d142      	bne.n	8002172 <_malloc_r+0xea>
 80020ec:	6821      	ldr	r1, [r4, #0]
 80020ee:	1a6d      	subs	r5, r5, r1
 80020f0:	4629      	mov	r1, r5
 80020f2:	4630      	mov	r0, r6
 80020f4:	f7ff ffa6 	bl	8002044 <sbrk_aligned>
 80020f8:	3001      	adds	r0, #1
 80020fa:	d03a      	beq.n	8002172 <_malloc_r+0xea>
 80020fc:	6823      	ldr	r3, [r4, #0]
 80020fe:	442b      	add	r3, r5
 8002100:	6023      	str	r3, [r4, #0]
 8002102:	f8d8 3000 	ldr.w	r3, [r8]
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	bb62      	cbnz	r2, 8002164 <_malloc_r+0xdc>
 800210a:	f8c8 7000 	str.w	r7, [r8]
 800210e:	e00f      	b.n	8002130 <_malloc_r+0xa8>
 8002110:	6822      	ldr	r2, [r4, #0]
 8002112:	1b52      	subs	r2, r2, r5
 8002114:	d420      	bmi.n	8002158 <_malloc_r+0xd0>
 8002116:	2a0b      	cmp	r2, #11
 8002118:	d917      	bls.n	800214a <_malloc_r+0xc2>
 800211a:	1961      	adds	r1, r4, r5
 800211c:	42a3      	cmp	r3, r4
 800211e:	6025      	str	r5, [r4, #0]
 8002120:	bf18      	it	ne
 8002122:	6059      	strne	r1, [r3, #4]
 8002124:	6863      	ldr	r3, [r4, #4]
 8002126:	bf08      	it	eq
 8002128:	f8c8 1000 	streq.w	r1, [r8]
 800212c:	5162      	str	r2, [r4, r5]
 800212e:	604b      	str	r3, [r1, #4]
 8002130:	4630      	mov	r0, r6
 8002132:	f000 f82f 	bl	8002194 <__malloc_unlock>
 8002136:	f104 000b 	add.w	r0, r4, #11
 800213a:	1d23      	adds	r3, r4, #4
 800213c:	f020 0007 	bic.w	r0, r0, #7
 8002140:	1ac2      	subs	r2, r0, r3
 8002142:	bf1c      	itt	ne
 8002144:	1a1b      	subne	r3, r3, r0
 8002146:	50a3      	strne	r3, [r4, r2]
 8002148:	e7af      	b.n	80020aa <_malloc_r+0x22>
 800214a:	6862      	ldr	r2, [r4, #4]
 800214c:	42a3      	cmp	r3, r4
 800214e:	bf0c      	ite	eq
 8002150:	f8c8 2000 	streq.w	r2, [r8]
 8002154:	605a      	strne	r2, [r3, #4]
 8002156:	e7eb      	b.n	8002130 <_malloc_r+0xa8>
 8002158:	4623      	mov	r3, r4
 800215a:	6864      	ldr	r4, [r4, #4]
 800215c:	e7ae      	b.n	80020bc <_malloc_r+0x34>
 800215e:	463c      	mov	r4, r7
 8002160:	687f      	ldr	r7, [r7, #4]
 8002162:	e7b6      	b.n	80020d2 <_malloc_r+0x4a>
 8002164:	461a      	mov	r2, r3
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	42a3      	cmp	r3, r4
 800216a:	d1fb      	bne.n	8002164 <_malloc_r+0xdc>
 800216c:	2300      	movs	r3, #0
 800216e:	6053      	str	r3, [r2, #4]
 8002170:	e7de      	b.n	8002130 <_malloc_r+0xa8>
 8002172:	230c      	movs	r3, #12
 8002174:	6033      	str	r3, [r6, #0]
 8002176:	4630      	mov	r0, r6
 8002178:	f000 f80c 	bl	8002194 <__malloc_unlock>
 800217c:	e794      	b.n	80020a8 <_malloc_r+0x20>
 800217e:	6005      	str	r5, [r0, #0]
 8002180:	e7d6      	b.n	8002130 <_malloc_r+0xa8>
 8002182:	bf00      	nop
 8002184:	200001dc 	.word	0x200001dc

08002188 <__malloc_lock>:
 8002188:	4801      	ldr	r0, [pc, #4]	@ (8002190 <__malloc_lock+0x8>)
 800218a:	f7ff bf0e 	b.w	8001faa <__retarget_lock_acquire_recursive>
 800218e:	bf00      	nop
 8002190:	200001d4 	.word	0x200001d4

08002194 <__malloc_unlock>:
 8002194:	4801      	ldr	r0, [pc, #4]	@ (800219c <__malloc_unlock+0x8>)
 8002196:	f7ff bf09 	b.w	8001fac <__retarget_lock_release_recursive>
 800219a:	bf00      	nop
 800219c:	200001d4 	.word	0x200001d4

080021a0 <__sfputc_r>:
 80021a0:	6893      	ldr	r3, [r2, #8]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	b410      	push	{r4}
 80021a8:	6093      	str	r3, [r2, #8]
 80021aa:	da08      	bge.n	80021be <__sfputc_r+0x1e>
 80021ac:	6994      	ldr	r4, [r2, #24]
 80021ae:	42a3      	cmp	r3, r4
 80021b0:	db01      	blt.n	80021b6 <__sfputc_r+0x16>
 80021b2:	290a      	cmp	r1, #10
 80021b4:	d103      	bne.n	80021be <__sfputc_r+0x1e>
 80021b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021ba:	f000 bb6b 	b.w	8002894 <__swbuf_r>
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	1c58      	adds	r0, r3, #1
 80021c2:	6010      	str	r0, [r2, #0]
 80021c4:	7019      	strb	r1, [r3, #0]
 80021c6:	4608      	mov	r0, r1
 80021c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <__sfputs_r>:
 80021ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d0:	4606      	mov	r6, r0
 80021d2:	460f      	mov	r7, r1
 80021d4:	4614      	mov	r4, r2
 80021d6:	18d5      	adds	r5, r2, r3
 80021d8:	42ac      	cmp	r4, r5
 80021da:	d101      	bne.n	80021e0 <__sfputs_r+0x12>
 80021dc:	2000      	movs	r0, #0
 80021de:	e007      	b.n	80021f0 <__sfputs_r+0x22>
 80021e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80021e4:	463a      	mov	r2, r7
 80021e6:	4630      	mov	r0, r6
 80021e8:	f7ff ffda 	bl	80021a0 <__sfputc_r>
 80021ec:	1c43      	adds	r3, r0, #1
 80021ee:	d1f3      	bne.n	80021d8 <__sfputs_r+0xa>
 80021f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080021f4 <_vfiprintf_r>:
 80021f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021f8:	460d      	mov	r5, r1
 80021fa:	b09d      	sub	sp, #116	@ 0x74
 80021fc:	4614      	mov	r4, r2
 80021fe:	4698      	mov	r8, r3
 8002200:	4606      	mov	r6, r0
 8002202:	b118      	cbz	r0, 800220c <_vfiprintf_r+0x18>
 8002204:	6a03      	ldr	r3, [r0, #32]
 8002206:	b90b      	cbnz	r3, 800220c <_vfiprintf_r+0x18>
 8002208:	f7ff fdca 	bl	8001da0 <__sinit>
 800220c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800220e:	07d9      	lsls	r1, r3, #31
 8002210:	d405      	bmi.n	800221e <_vfiprintf_r+0x2a>
 8002212:	89ab      	ldrh	r3, [r5, #12]
 8002214:	059a      	lsls	r2, r3, #22
 8002216:	d402      	bmi.n	800221e <_vfiprintf_r+0x2a>
 8002218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800221a:	f7ff fec6 	bl	8001faa <__retarget_lock_acquire_recursive>
 800221e:	89ab      	ldrh	r3, [r5, #12]
 8002220:	071b      	lsls	r3, r3, #28
 8002222:	d501      	bpl.n	8002228 <_vfiprintf_r+0x34>
 8002224:	692b      	ldr	r3, [r5, #16]
 8002226:	b99b      	cbnz	r3, 8002250 <_vfiprintf_r+0x5c>
 8002228:	4629      	mov	r1, r5
 800222a:	4630      	mov	r0, r6
 800222c:	f000 fb70 	bl	8002910 <__swsetup_r>
 8002230:	b170      	cbz	r0, 8002250 <_vfiprintf_r+0x5c>
 8002232:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002234:	07dc      	lsls	r4, r3, #31
 8002236:	d504      	bpl.n	8002242 <_vfiprintf_r+0x4e>
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	b01d      	add	sp, #116	@ 0x74
 800223e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002242:	89ab      	ldrh	r3, [r5, #12]
 8002244:	0598      	lsls	r0, r3, #22
 8002246:	d4f7      	bmi.n	8002238 <_vfiprintf_r+0x44>
 8002248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800224a:	f7ff feaf 	bl	8001fac <__retarget_lock_release_recursive>
 800224e:	e7f3      	b.n	8002238 <_vfiprintf_r+0x44>
 8002250:	2300      	movs	r3, #0
 8002252:	9309      	str	r3, [sp, #36]	@ 0x24
 8002254:	2320      	movs	r3, #32
 8002256:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800225a:	f8cd 800c 	str.w	r8, [sp, #12]
 800225e:	2330      	movs	r3, #48	@ 0x30
 8002260:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002410 <_vfiprintf_r+0x21c>
 8002264:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002268:	f04f 0901 	mov.w	r9, #1
 800226c:	4623      	mov	r3, r4
 800226e:	469a      	mov	sl, r3
 8002270:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002274:	b10a      	cbz	r2, 800227a <_vfiprintf_r+0x86>
 8002276:	2a25      	cmp	r2, #37	@ 0x25
 8002278:	d1f9      	bne.n	800226e <_vfiprintf_r+0x7a>
 800227a:	ebba 0b04 	subs.w	fp, sl, r4
 800227e:	d00b      	beq.n	8002298 <_vfiprintf_r+0xa4>
 8002280:	465b      	mov	r3, fp
 8002282:	4622      	mov	r2, r4
 8002284:	4629      	mov	r1, r5
 8002286:	4630      	mov	r0, r6
 8002288:	f7ff ffa1 	bl	80021ce <__sfputs_r>
 800228c:	3001      	adds	r0, #1
 800228e:	f000 80a7 	beq.w	80023e0 <_vfiprintf_r+0x1ec>
 8002292:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002294:	445a      	add	r2, fp
 8002296:	9209      	str	r2, [sp, #36]	@ 0x24
 8002298:	f89a 3000 	ldrb.w	r3, [sl]
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 809f 	beq.w	80023e0 <_vfiprintf_r+0x1ec>
 80022a2:	2300      	movs	r3, #0
 80022a4:	f04f 32ff 	mov.w	r2, #4294967295
 80022a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022ac:	f10a 0a01 	add.w	sl, sl, #1
 80022b0:	9304      	str	r3, [sp, #16]
 80022b2:	9307      	str	r3, [sp, #28]
 80022b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80022b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80022ba:	4654      	mov	r4, sl
 80022bc:	2205      	movs	r2, #5
 80022be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022c2:	4853      	ldr	r0, [pc, #332]	@ (8002410 <_vfiprintf_r+0x21c>)
 80022c4:	f7fd ff8c 	bl	80001e0 <memchr>
 80022c8:	9a04      	ldr	r2, [sp, #16]
 80022ca:	b9d8      	cbnz	r0, 8002304 <_vfiprintf_r+0x110>
 80022cc:	06d1      	lsls	r1, r2, #27
 80022ce:	bf44      	itt	mi
 80022d0:	2320      	movmi	r3, #32
 80022d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80022d6:	0713      	lsls	r3, r2, #28
 80022d8:	bf44      	itt	mi
 80022da:	232b      	movmi	r3, #43	@ 0x2b
 80022dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80022e0:	f89a 3000 	ldrb.w	r3, [sl]
 80022e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80022e6:	d015      	beq.n	8002314 <_vfiprintf_r+0x120>
 80022e8:	9a07      	ldr	r2, [sp, #28]
 80022ea:	4654      	mov	r4, sl
 80022ec:	2000      	movs	r0, #0
 80022ee:	f04f 0c0a 	mov.w	ip, #10
 80022f2:	4621      	mov	r1, r4
 80022f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80022f8:	3b30      	subs	r3, #48	@ 0x30
 80022fa:	2b09      	cmp	r3, #9
 80022fc:	d94b      	bls.n	8002396 <_vfiprintf_r+0x1a2>
 80022fe:	b1b0      	cbz	r0, 800232e <_vfiprintf_r+0x13a>
 8002300:	9207      	str	r2, [sp, #28]
 8002302:	e014      	b.n	800232e <_vfiprintf_r+0x13a>
 8002304:	eba0 0308 	sub.w	r3, r0, r8
 8002308:	fa09 f303 	lsl.w	r3, r9, r3
 800230c:	4313      	orrs	r3, r2
 800230e:	9304      	str	r3, [sp, #16]
 8002310:	46a2      	mov	sl, r4
 8002312:	e7d2      	b.n	80022ba <_vfiprintf_r+0xc6>
 8002314:	9b03      	ldr	r3, [sp, #12]
 8002316:	1d19      	adds	r1, r3, #4
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	9103      	str	r1, [sp, #12]
 800231c:	2b00      	cmp	r3, #0
 800231e:	bfbb      	ittet	lt
 8002320:	425b      	neglt	r3, r3
 8002322:	f042 0202 	orrlt.w	r2, r2, #2
 8002326:	9307      	strge	r3, [sp, #28]
 8002328:	9307      	strlt	r3, [sp, #28]
 800232a:	bfb8      	it	lt
 800232c:	9204      	strlt	r2, [sp, #16]
 800232e:	7823      	ldrb	r3, [r4, #0]
 8002330:	2b2e      	cmp	r3, #46	@ 0x2e
 8002332:	d10a      	bne.n	800234a <_vfiprintf_r+0x156>
 8002334:	7863      	ldrb	r3, [r4, #1]
 8002336:	2b2a      	cmp	r3, #42	@ 0x2a
 8002338:	d132      	bne.n	80023a0 <_vfiprintf_r+0x1ac>
 800233a:	9b03      	ldr	r3, [sp, #12]
 800233c:	1d1a      	adds	r2, r3, #4
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	9203      	str	r2, [sp, #12]
 8002342:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002346:	3402      	adds	r4, #2
 8002348:	9305      	str	r3, [sp, #20]
 800234a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002420 <_vfiprintf_r+0x22c>
 800234e:	7821      	ldrb	r1, [r4, #0]
 8002350:	2203      	movs	r2, #3
 8002352:	4650      	mov	r0, sl
 8002354:	f7fd ff44 	bl	80001e0 <memchr>
 8002358:	b138      	cbz	r0, 800236a <_vfiprintf_r+0x176>
 800235a:	9b04      	ldr	r3, [sp, #16]
 800235c:	eba0 000a 	sub.w	r0, r0, sl
 8002360:	2240      	movs	r2, #64	@ 0x40
 8002362:	4082      	lsls	r2, r0
 8002364:	4313      	orrs	r3, r2
 8002366:	3401      	adds	r4, #1
 8002368:	9304      	str	r3, [sp, #16]
 800236a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800236e:	4829      	ldr	r0, [pc, #164]	@ (8002414 <_vfiprintf_r+0x220>)
 8002370:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002374:	2206      	movs	r2, #6
 8002376:	f7fd ff33 	bl	80001e0 <memchr>
 800237a:	2800      	cmp	r0, #0
 800237c:	d03f      	beq.n	80023fe <_vfiprintf_r+0x20a>
 800237e:	4b26      	ldr	r3, [pc, #152]	@ (8002418 <_vfiprintf_r+0x224>)
 8002380:	bb1b      	cbnz	r3, 80023ca <_vfiprintf_r+0x1d6>
 8002382:	9b03      	ldr	r3, [sp, #12]
 8002384:	3307      	adds	r3, #7
 8002386:	f023 0307 	bic.w	r3, r3, #7
 800238a:	3308      	adds	r3, #8
 800238c:	9303      	str	r3, [sp, #12]
 800238e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002390:	443b      	add	r3, r7
 8002392:	9309      	str	r3, [sp, #36]	@ 0x24
 8002394:	e76a      	b.n	800226c <_vfiprintf_r+0x78>
 8002396:	fb0c 3202 	mla	r2, ip, r2, r3
 800239a:	460c      	mov	r4, r1
 800239c:	2001      	movs	r0, #1
 800239e:	e7a8      	b.n	80022f2 <_vfiprintf_r+0xfe>
 80023a0:	2300      	movs	r3, #0
 80023a2:	3401      	adds	r4, #1
 80023a4:	9305      	str	r3, [sp, #20]
 80023a6:	4619      	mov	r1, r3
 80023a8:	f04f 0c0a 	mov.w	ip, #10
 80023ac:	4620      	mov	r0, r4
 80023ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023b2:	3a30      	subs	r2, #48	@ 0x30
 80023b4:	2a09      	cmp	r2, #9
 80023b6:	d903      	bls.n	80023c0 <_vfiprintf_r+0x1cc>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0c6      	beq.n	800234a <_vfiprintf_r+0x156>
 80023bc:	9105      	str	r1, [sp, #20]
 80023be:	e7c4      	b.n	800234a <_vfiprintf_r+0x156>
 80023c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80023c4:	4604      	mov	r4, r0
 80023c6:	2301      	movs	r3, #1
 80023c8:	e7f0      	b.n	80023ac <_vfiprintf_r+0x1b8>
 80023ca:	ab03      	add	r3, sp, #12
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	462a      	mov	r2, r5
 80023d0:	4b12      	ldr	r3, [pc, #72]	@ (800241c <_vfiprintf_r+0x228>)
 80023d2:	a904      	add	r1, sp, #16
 80023d4:	4630      	mov	r0, r6
 80023d6:	f3af 8000 	nop.w
 80023da:	4607      	mov	r7, r0
 80023dc:	1c78      	adds	r0, r7, #1
 80023de:	d1d6      	bne.n	800238e <_vfiprintf_r+0x19a>
 80023e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80023e2:	07d9      	lsls	r1, r3, #31
 80023e4:	d405      	bmi.n	80023f2 <_vfiprintf_r+0x1fe>
 80023e6:	89ab      	ldrh	r3, [r5, #12]
 80023e8:	059a      	lsls	r2, r3, #22
 80023ea:	d402      	bmi.n	80023f2 <_vfiprintf_r+0x1fe>
 80023ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80023ee:	f7ff fddd 	bl	8001fac <__retarget_lock_release_recursive>
 80023f2:	89ab      	ldrh	r3, [r5, #12]
 80023f4:	065b      	lsls	r3, r3, #25
 80023f6:	f53f af1f 	bmi.w	8002238 <_vfiprintf_r+0x44>
 80023fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80023fc:	e71e      	b.n	800223c <_vfiprintf_r+0x48>
 80023fe:	ab03      	add	r3, sp, #12
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	462a      	mov	r2, r5
 8002404:	4b05      	ldr	r3, [pc, #20]	@ (800241c <_vfiprintf_r+0x228>)
 8002406:	a904      	add	r1, sp, #16
 8002408:	4630      	mov	r0, r6
 800240a:	f000 f879 	bl	8002500 <_printf_i>
 800240e:	e7e4      	b.n	80023da <_vfiprintf_r+0x1e6>
 8002410:	08002b54 	.word	0x08002b54
 8002414:	08002b5e 	.word	0x08002b5e
 8002418:	00000000 	.word	0x00000000
 800241c:	080021cf 	.word	0x080021cf
 8002420:	08002b5a 	.word	0x08002b5a

08002424 <_printf_common>:
 8002424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002428:	4616      	mov	r6, r2
 800242a:	4698      	mov	r8, r3
 800242c:	688a      	ldr	r2, [r1, #8]
 800242e:	690b      	ldr	r3, [r1, #16]
 8002430:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002434:	4293      	cmp	r3, r2
 8002436:	bfb8      	it	lt
 8002438:	4613      	movlt	r3, r2
 800243a:	6033      	str	r3, [r6, #0]
 800243c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002440:	4607      	mov	r7, r0
 8002442:	460c      	mov	r4, r1
 8002444:	b10a      	cbz	r2, 800244a <_printf_common+0x26>
 8002446:	3301      	adds	r3, #1
 8002448:	6033      	str	r3, [r6, #0]
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	0699      	lsls	r1, r3, #26
 800244e:	bf42      	ittt	mi
 8002450:	6833      	ldrmi	r3, [r6, #0]
 8002452:	3302      	addmi	r3, #2
 8002454:	6033      	strmi	r3, [r6, #0]
 8002456:	6825      	ldr	r5, [r4, #0]
 8002458:	f015 0506 	ands.w	r5, r5, #6
 800245c:	d106      	bne.n	800246c <_printf_common+0x48>
 800245e:	f104 0a19 	add.w	sl, r4, #25
 8002462:	68e3      	ldr	r3, [r4, #12]
 8002464:	6832      	ldr	r2, [r6, #0]
 8002466:	1a9b      	subs	r3, r3, r2
 8002468:	42ab      	cmp	r3, r5
 800246a:	dc26      	bgt.n	80024ba <_printf_common+0x96>
 800246c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002470:	6822      	ldr	r2, [r4, #0]
 8002472:	3b00      	subs	r3, #0
 8002474:	bf18      	it	ne
 8002476:	2301      	movne	r3, #1
 8002478:	0692      	lsls	r2, r2, #26
 800247a:	d42b      	bmi.n	80024d4 <_printf_common+0xb0>
 800247c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002480:	4641      	mov	r1, r8
 8002482:	4638      	mov	r0, r7
 8002484:	47c8      	blx	r9
 8002486:	3001      	adds	r0, #1
 8002488:	d01e      	beq.n	80024c8 <_printf_common+0xa4>
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	6922      	ldr	r2, [r4, #16]
 800248e:	f003 0306 	and.w	r3, r3, #6
 8002492:	2b04      	cmp	r3, #4
 8002494:	bf02      	ittt	eq
 8002496:	68e5      	ldreq	r5, [r4, #12]
 8002498:	6833      	ldreq	r3, [r6, #0]
 800249a:	1aed      	subeq	r5, r5, r3
 800249c:	68a3      	ldr	r3, [r4, #8]
 800249e:	bf0c      	ite	eq
 80024a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024a4:	2500      	movne	r5, #0
 80024a6:	4293      	cmp	r3, r2
 80024a8:	bfc4      	itt	gt
 80024aa:	1a9b      	subgt	r3, r3, r2
 80024ac:	18ed      	addgt	r5, r5, r3
 80024ae:	2600      	movs	r6, #0
 80024b0:	341a      	adds	r4, #26
 80024b2:	42b5      	cmp	r5, r6
 80024b4:	d11a      	bne.n	80024ec <_printf_common+0xc8>
 80024b6:	2000      	movs	r0, #0
 80024b8:	e008      	b.n	80024cc <_printf_common+0xa8>
 80024ba:	2301      	movs	r3, #1
 80024bc:	4652      	mov	r2, sl
 80024be:	4641      	mov	r1, r8
 80024c0:	4638      	mov	r0, r7
 80024c2:	47c8      	blx	r9
 80024c4:	3001      	adds	r0, #1
 80024c6:	d103      	bne.n	80024d0 <_printf_common+0xac>
 80024c8:	f04f 30ff 	mov.w	r0, #4294967295
 80024cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024d0:	3501      	adds	r5, #1
 80024d2:	e7c6      	b.n	8002462 <_printf_common+0x3e>
 80024d4:	18e1      	adds	r1, r4, r3
 80024d6:	1c5a      	adds	r2, r3, #1
 80024d8:	2030      	movs	r0, #48	@ 0x30
 80024da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80024de:	4422      	add	r2, r4
 80024e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80024e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80024e8:	3302      	adds	r3, #2
 80024ea:	e7c7      	b.n	800247c <_printf_common+0x58>
 80024ec:	2301      	movs	r3, #1
 80024ee:	4622      	mov	r2, r4
 80024f0:	4641      	mov	r1, r8
 80024f2:	4638      	mov	r0, r7
 80024f4:	47c8      	blx	r9
 80024f6:	3001      	adds	r0, #1
 80024f8:	d0e6      	beq.n	80024c8 <_printf_common+0xa4>
 80024fa:	3601      	adds	r6, #1
 80024fc:	e7d9      	b.n	80024b2 <_printf_common+0x8e>
	...

08002500 <_printf_i>:
 8002500:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002504:	7e0f      	ldrb	r7, [r1, #24]
 8002506:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002508:	2f78      	cmp	r7, #120	@ 0x78
 800250a:	4691      	mov	r9, r2
 800250c:	4680      	mov	r8, r0
 800250e:	460c      	mov	r4, r1
 8002510:	469a      	mov	sl, r3
 8002512:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002516:	d807      	bhi.n	8002528 <_printf_i+0x28>
 8002518:	2f62      	cmp	r7, #98	@ 0x62
 800251a:	d80a      	bhi.n	8002532 <_printf_i+0x32>
 800251c:	2f00      	cmp	r7, #0
 800251e:	f000 80d1 	beq.w	80026c4 <_printf_i+0x1c4>
 8002522:	2f58      	cmp	r7, #88	@ 0x58
 8002524:	f000 80b8 	beq.w	8002698 <_printf_i+0x198>
 8002528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800252c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002530:	e03a      	b.n	80025a8 <_printf_i+0xa8>
 8002532:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002536:	2b15      	cmp	r3, #21
 8002538:	d8f6      	bhi.n	8002528 <_printf_i+0x28>
 800253a:	a101      	add	r1, pc, #4	@ (adr r1, 8002540 <_printf_i+0x40>)
 800253c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002540:	08002599 	.word	0x08002599
 8002544:	080025ad 	.word	0x080025ad
 8002548:	08002529 	.word	0x08002529
 800254c:	08002529 	.word	0x08002529
 8002550:	08002529 	.word	0x08002529
 8002554:	08002529 	.word	0x08002529
 8002558:	080025ad 	.word	0x080025ad
 800255c:	08002529 	.word	0x08002529
 8002560:	08002529 	.word	0x08002529
 8002564:	08002529 	.word	0x08002529
 8002568:	08002529 	.word	0x08002529
 800256c:	080026ab 	.word	0x080026ab
 8002570:	080025d7 	.word	0x080025d7
 8002574:	08002665 	.word	0x08002665
 8002578:	08002529 	.word	0x08002529
 800257c:	08002529 	.word	0x08002529
 8002580:	080026cd 	.word	0x080026cd
 8002584:	08002529 	.word	0x08002529
 8002588:	080025d7 	.word	0x080025d7
 800258c:	08002529 	.word	0x08002529
 8002590:	08002529 	.word	0x08002529
 8002594:	0800266d 	.word	0x0800266d
 8002598:	6833      	ldr	r3, [r6, #0]
 800259a:	1d1a      	adds	r2, r3, #4
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6032      	str	r2, [r6, #0]
 80025a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80025a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80025a8:	2301      	movs	r3, #1
 80025aa:	e09c      	b.n	80026e6 <_printf_i+0x1e6>
 80025ac:	6833      	ldr	r3, [r6, #0]
 80025ae:	6820      	ldr	r0, [r4, #0]
 80025b0:	1d19      	adds	r1, r3, #4
 80025b2:	6031      	str	r1, [r6, #0]
 80025b4:	0606      	lsls	r6, r0, #24
 80025b6:	d501      	bpl.n	80025bc <_printf_i+0xbc>
 80025b8:	681d      	ldr	r5, [r3, #0]
 80025ba:	e003      	b.n	80025c4 <_printf_i+0xc4>
 80025bc:	0645      	lsls	r5, r0, #25
 80025be:	d5fb      	bpl.n	80025b8 <_printf_i+0xb8>
 80025c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80025c4:	2d00      	cmp	r5, #0
 80025c6:	da03      	bge.n	80025d0 <_printf_i+0xd0>
 80025c8:	232d      	movs	r3, #45	@ 0x2d
 80025ca:	426d      	negs	r5, r5
 80025cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80025d0:	4858      	ldr	r0, [pc, #352]	@ (8002734 <_printf_i+0x234>)
 80025d2:	230a      	movs	r3, #10
 80025d4:	e011      	b.n	80025fa <_printf_i+0xfa>
 80025d6:	6821      	ldr	r1, [r4, #0]
 80025d8:	6833      	ldr	r3, [r6, #0]
 80025da:	0608      	lsls	r0, r1, #24
 80025dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80025e0:	d402      	bmi.n	80025e8 <_printf_i+0xe8>
 80025e2:	0649      	lsls	r1, r1, #25
 80025e4:	bf48      	it	mi
 80025e6:	b2ad      	uxthmi	r5, r5
 80025e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80025ea:	4852      	ldr	r0, [pc, #328]	@ (8002734 <_printf_i+0x234>)
 80025ec:	6033      	str	r3, [r6, #0]
 80025ee:	bf14      	ite	ne
 80025f0:	230a      	movne	r3, #10
 80025f2:	2308      	moveq	r3, #8
 80025f4:	2100      	movs	r1, #0
 80025f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80025fa:	6866      	ldr	r6, [r4, #4]
 80025fc:	60a6      	str	r6, [r4, #8]
 80025fe:	2e00      	cmp	r6, #0
 8002600:	db05      	blt.n	800260e <_printf_i+0x10e>
 8002602:	6821      	ldr	r1, [r4, #0]
 8002604:	432e      	orrs	r6, r5
 8002606:	f021 0104 	bic.w	r1, r1, #4
 800260a:	6021      	str	r1, [r4, #0]
 800260c:	d04b      	beq.n	80026a6 <_printf_i+0x1a6>
 800260e:	4616      	mov	r6, r2
 8002610:	fbb5 f1f3 	udiv	r1, r5, r3
 8002614:	fb03 5711 	mls	r7, r3, r1, r5
 8002618:	5dc7      	ldrb	r7, [r0, r7]
 800261a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800261e:	462f      	mov	r7, r5
 8002620:	42bb      	cmp	r3, r7
 8002622:	460d      	mov	r5, r1
 8002624:	d9f4      	bls.n	8002610 <_printf_i+0x110>
 8002626:	2b08      	cmp	r3, #8
 8002628:	d10b      	bne.n	8002642 <_printf_i+0x142>
 800262a:	6823      	ldr	r3, [r4, #0]
 800262c:	07df      	lsls	r7, r3, #31
 800262e:	d508      	bpl.n	8002642 <_printf_i+0x142>
 8002630:	6923      	ldr	r3, [r4, #16]
 8002632:	6861      	ldr	r1, [r4, #4]
 8002634:	4299      	cmp	r1, r3
 8002636:	bfde      	ittt	le
 8002638:	2330      	movle	r3, #48	@ 0x30
 800263a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800263e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002642:	1b92      	subs	r2, r2, r6
 8002644:	6122      	str	r2, [r4, #16]
 8002646:	f8cd a000 	str.w	sl, [sp]
 800264a:	464b      	mov	r3, r9
 800264c:	aa03      	add	r2, sp, #12
 800264e:	4621      	mov	r1, r4
 8002650:	4640      	mov	r0, r8
 8002652:	f7ff fee7 	bl	8002424 <_printf_common>
 8002656:	3001      	adds	r0, #1
 8002658:	d14a      	bne.n	80026f0 <_printf_i+0x1f0>
 800265a:	f04f 30ff 	mov.w	r0, #4294967295
 800265e:	b004      	add	sp, #16
 8002660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002664:	6823      	ldr	r3, [r4, #0]
 8002666:	f043 0320 	orr.w	r3, r3, #32
 800266a:	6023      	str	r3, [r4, #0]
 800266c:	4832      	ldr	r0, [pc, #200]	@ (8002738 <_printf_i+0x238>)
 800266e:	2778      	movs	r7, #120	@ 0x78
 8002670:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002674:	6823      	ldr	r3, [r4, #0]
 8002676:	6831      	ldr	r1, [r6, #0]
 8002678:	061f      	lsls	r7, r3, #24
 800267a:	f851 5b04 	ldr.w	r5, [r1], #4
 800267e:	d402      	bmi.n	8002686 <_printf_i+0x186>
 8002680:	065f      	lsls	r7, r3, #25
 8002682:	bf48      	it	mi
 8002684:	b2ad      	uxthmi	r5, r5
 8002686:	6031      	str	r1, [r6, #0]
 8002688:	07d9      	lsls	r1, r3, #31
 800268a:	bf44      	itt	mi
 800268c:	f043 0320 	orrmi.w	r3, r3, #32
 8002690:	6023      	strmi	r3, [r4, #0]
 8002692:	b11d      	cbz	r5, 800269c <_printf_i+0x19c>
 8002694:	2310      	movs	r3, #16
 8002696:	e7ad      	b.n	80025f4 <_printf_i+0xf4>
 8002698:	4826      	ldr	r0, [pc, #152]	@ (8002734 <_printf_i+0x234>)
 800269a:	e7e9      	b.n	8002670 <_printf_i+0x170>
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	f023 0320 	bic.w	r3, r3, #32
 80026a2:	6023      	str	r3, [r4, #0]
 80026a4:	e7f6      	b.n	8002694 <_printf_i+0x194>
 80026a6:	4616      	mov	r6, r2
 80026a8:	e7bd      	b.n	8002626 <_printf_i+0x126>
 80026aa:	6833      	ldr	r3, [r6, #0]
 80026ac:	6825      	ldr	r5, [r4, #0]
 80026ae:	6961      	ldr	r1, [r4, #20]
 80026b0:	1d18      	adds	r0, r3, #4
 80026b2:	6030      	str	r0, [r6, #0]
 80026b4:	062e      	lsls	r6, r5, #24
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	d501      	bpl.n	80026be <_printf_i+0x1be>
 80026ba:	6019      	str	r1, [r3, #0]
 80026bc:	e002      	b.n	80026c4 <_printf_i+0x1c4>
 80026be:	0668      	lsls	r0, r5, #25
 80026c0:	d5fb      	bpl.n	80026ba <_printf_i+0x1ba>
 80026c2:	8019      	strh	r1, [r3, #0]
 80026c4:	2300      	movs	r3, #0
 80026c6:	6123      	str	r3, [r4, #16]
 80026c8:	4616      	mov	r6, r2
 80026ca:	e7bc      	b.n	8002646 <_printf_i+0x146>
 80026cc:	6833      	ldr	r3, [r6, #0]
 80026ce:	1d1a      	adds	r2, r3, #4
 80026d0:	6032      	str	r2, [r6, #0]
 80026d2:	681e      	ldr	r6, [r3, #0]
 80026d4:	6862      	ldr	r2, [r4, #4]
 80026d6:	2100      	movs	r1, #0
 80026d8:	4630      	mov	r0, r6
 80026da:	f7fd fd81 	bl	80001e0 <memchr>
 80026de:	b108      	cbz	r0, 80026e4 <_printf_i+0x1e4>
 80026e0:	1b80      	subs	r0, r0, r6
 80026e2:	6060      	str	r0, [r4, #4]
 80026e4:	6863      	ldr	r3, [r4, #4]
 80026e6:	6123      	str	r3, [r4, #16]
 80026e8:	2300      	movs	r3, #0
 80026ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80026ee:	e7aa      	b.n	8002646 <_printf_i+0x146>
 80026f0:	6923      	ldr	r3, [r4, #16]
 80026f2:	4632      	mov	r2, r6
 80026f4:	4649      	mov	r1, r9
 80026f6:	4640      	mov	r0, r8
 80026f8:	47d0      	blx	sl
 80026fa:	3001      	adds	r0, #1
 80026fc:	d0ad      	beq.n	800265a <_printf_i+0x15a>
 80026fe:	6823      	ldr	r3, [r4, #0]
 8002700:	079b      	lsls	r3, r3, #30
 8002702:	d413      	bmi.n	800272c <_printf_i+0x22c>
 8002704:	68e0      	ldr	r0, [r4, #12]
 8002706:	9b03      	ldr	r3, [sp, #12]
 8002708:	4298      	cmp	r0, r3
 800270a:	bfb8      	it	lt
 800270c:	4618      	movlt	r0, r3
 800270e:	e7a6      	b.n	800265e <_printf_i+0x15e>
 8002710:	2301      	movs	r3, #1
 8002712:	4632      	mov	r2, r6
 8002714:	4649      	mov	r1, r9
 8002716:	4640      	mov	r0, r8
 8002718:	47d0      	blx	sl
 800271a:	3001      	adds	r0, #1
 800271c:	d09d      	beq.n	800265a <_printf_i+0x15a>
 800271e:	3501      	adds	r5, #1
 8002720:	68e3      	ldr	r3, [r4, #12]
 8002722:	9903      	ldr	r1, [sp, #12]
 8002724:	1a5b      	subs	r3, r3, r1
 8002726:	42ab      	cmp	r3, r5
 8002728:	dcf2      	bgt.n	8002710 <_printf_i+0x210>
 800272a:	e7eb      	b.n	8002704 <_printf_i+0x204>
 800272c:	2500      	movs	r5, #0
 800272e:	f104 0619 	add.w	r6, r4, #25
 8002732:	e7f5      	b.n	8002720 <_printf_i+0x220>
 8002734:	08002b65 	.word	0x08002b65
 8002738:	08002b76 	.word	0x08002b76

0800273c <__sflush_r>:
 800273c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002744:	0716      	lsls	r6, r2, #28
 8002746:	4605      	mov	r5, r0
 8002748:	460c      	mov	r4, r1
 800274a:	d454      	bmi.n	80027f6 <__sflush_r+0xba>
 800274c:	684b      	ldr	r3, [r1, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	dc02      	bgt.n	8002758 <__sflush_r+0x1c>
 8002752:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	dd48      	ble.n	80027ea <__sflush_r+0xae>
 8002758:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800275a:	2e00      	cmp	r6, #0
 800275c:	d045      	beq.n	80027ea <__sflush_r+0xae>
 800275e:	2300      	movs	r3, #0
 8002760:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002764:	682f      	ldr	r7, [r5, #0]
 8002766:	6a21      	ldr	r1, [r4, #32]
 8002768:	602b      	str	r3, [r5, #0]
 800276a:	d030      	beq.n	80027ce <__sflush_r+0x92>
 800276c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800276e:	89a3      	ldrh	r3, [r4, #12]
 8002770:	0759      	lsls	r1, r3, #29
 8002772:	d505      	bpl.n	8002780 <__sflush_r+0x44>
 8002774:	6863      	ldr	r3, [r4, #4]
 8002776:	1ad2      	subs	r2, r2, r3
 8002778:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800277a:	b10b      	cbz	r3, 8002780 <__sflush_r+0x44>
 800277c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800277e:	1ad2      	subs	r2, r2, r3
 8002780:	2300      	movs	r3, #0
 8002782:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002784:	6a21      	ldr	r1, [r4, #32]
 8002786:	4628      	mov	r0, r5
 8002788:	47b0      	blx	r6
 800278a:	1c43      	adds	r3, r0, #1
 800278c:	89a3      	ldrh	r3, [r4, #12]
 800278e:	d106      	bne.n	800279e <__sflush_r+0x62>
 8002790:	6829      	ldr	r1, [r5, #0]
 8002792:	291d      	cmp	r1, #29
 8002794:	d82b      	bhi.n	80027ee <__sflush_r+0xb2>
 8002796:	4a2a      	ldr	r2, [pc, #168]	@ (8002840 <__sflush_r+0x104>)
 8002798:	40ca      	lsrs	r2, r1
 800279a:	07d6      	lsls	r6, r2, #31
 800279c:	d527      	bpl.n	80027ee <__sflush_r+0xb2>
 800279e:	2200      	movs	r2, #0
 80027a0:	6062      	str	r2, [r4, #4]
 80027a2:	04d9      	lsls	r1, r3, #19
 80027a4:	6922      	ldr	r2, [r4, #16]
 80027a6:	6022      	str	r2, [r4, #0]
 80027a8:	d504      	bpl.n	80027b4 <__sflush_r+0x78>
 80027aa:	1c42      	adds	r2, r0, #1
 80027ac:	d101      	bne.n	80027b2 <__sflush_r+0x76>
 80027ae:	682b      	ldr	r3, [r5, #0]
 80027b0:	b903      	cbnz	r3, 80027b4 <__sflush_r+0x78>
 80027b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80027b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80027b6:	602f      	str	r7, [r5, #0]
 80027b8:	b1b9      	cbz	r1, 80027ea <__sflush_r+0xae>
 80027ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80027be:	4299      	cmp	r1, r3
 80027c0:	d002      	beq.n	80027c8 <__sflush_r+0x8c>
 80027c2:	4628      	mov	r0, r5
 80027c4:	f7ff fbf4 	bl	8001fb0 <_free_r>
 80027c8:	2300      	movs	r3, #0
 80027ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80027cc:	e00d      	b.n	80027ea <__sflush_r+0xae>
 80027ce:	2301      	movs	r3, #1
 80027d0:	4628      	mov	r0, r5
 80027d2:	47b0      	blx	r6
 80027d4:	4602      	mov	r2, r0
 80027d6:	1c50      	adds	r0, r2, #1
 80027d8:	d1c9      	bne.n	800276e <__sflush_r+0x32>
 80027da:	682b      	ldr	r3, [r5, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0c6      	beq.n	800276e <__sflush_r+0x32>
 80027e0:	2b1d      	cmp	r3, #29
 80027e2:	d001      	beq.n	80027e8 <__sflush_r+0xac>
 80027e4:	2b16      	cmp	r3, #22
 80027e6:	d11e      	bne.n	8002826 <__sflush_r+0xea>
 80027e8:	602f      	str	r7, [r5, #0]
 80027ea:	2000      	movs	r0, #0
 80027ec:	e022      	b.n	8002834 <__sflush_r+0xf8>
 80027ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	e01b      	b.n	800282e <__sflush_r+0xf2>
 80027f6:	690f      	ldr	r7, [r1, #16]
 80027f8:	2f00      	cmp	r7, #0
 80027fa:	d0f6      	beq.n	80027ea <__sflush_r+0xae>
 80027fc:	0793      	lsls	r3, r2, #30
 80027fe:	680e      	ldr	r6, [r1, #0]
 8002800:	bf08      	it	eq
 8002802:	694b      	ldreq	r3, [r1, #20]
 8002804:	600f      	str	r7, [r1, #0]
 8002806:	bf18      	it	ne
 8002808:	2300      	movne	r3, #0
 800280a:	eba6 0807 	sub.w	r8, r6, r7
 800280e:	608b      	str	r3, [r1, #8]
 8002810:	f1b8 0f00 	cmp.w	r8, #0
 8002814:	dde9      	ble.n	80027ea <__sflush_r+0xae>
 8002816:	6a21      	ldr	r1, [r4, #32]
 8002818:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800281a:	4643      	mov	r3, r8
 800281c:	463a      	mov	r2, r7
 800281e:	4628      	mov	r0, r5
 8002820:	47b0      	blx	r6
 8002822:	2800      	cmp	r0, #0
 8002824:	dc08      	bgt.n	8002838 <__sflush_r+0xfc>
 8002826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800282a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800282e:	81a3      	strh	r3, [r4, #12]
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002838:	4407      	add	r7, r0
 800283a:	eba8 0800 	sub.w	r8, r8, r0
 800283e:	e7e7      	b.n	8002810 <__sflush_r+0xd4>
 8002840:	20400001 	.word	0x20400001

08002844 <_fflush_r>:
 8002844:	b538      	push	{r3, r4, r5, lr}
 8002846:	690b      	ldr	r3, [r1, #16]
 8002848:	4605      	mov	r5, r0
 800284a:	460c      	mov	r4, r1
 800284c:	b913      	cbnz	r3, 8002854 <_fflush_r+0x10>
 800284e:	2500      	movs	r5, #0
 8002850:	4628      	mov	r0, r5
 8002852:	bd38      	pop	{r3, r4, r5, pc}
 8002854:	b118      	cbz	r0, 800285e <_fflush_r+0x1a>
 8002856:	6a03      	ldr	r3, [r0, #32]
 8002858:	b90b      	cbnz	r3, 800285e <_fflush_r+0x1a>
 800285a:	f7ff faa1 	bl	8001da0 <__sinit>
 800285e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f3      	beq.n	800284e <_fflush_r+0xa>
 8002866:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002868:	07d0      	lsls	r0, r2, #31
 800286a:	d404      	bmi.n	8002876 <_fflush_r+0x32>
 800286c:	0599      	lsls	r1, r3, #22
 800286e:	d402      	bmi.n	8002876 <_fflush_r+0x32>
 8002870:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002872:	f7ff fb9a 	bl	8001faa <__retarget_lock_acquire_recursive>
 8002876:	4628      	mov	r0, r5
 8002878:	4621      	mov	r1, r4
 800287a:	f7ff ff5f 	bl	800273c <__sflush_r>
 800287e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002880:	07da      	lsls	r2, r3, #31
 8002882:	4605      	mov	r5, r0
 8002884:	d4e4      	bmi.n	8002850 <_fflush_r+0xc>
 8002886:	89a3      	ldrh	r3, [r4, #12]
 8002888:	059b      	lsls	r3, r3, #22
 800288a:	d4e1      	bmi.n	8002850 <_fflush_r+0xc>
 800288c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800288e:	f7ff fb8d 	bl	8001fac <__retarget_lock_release_recursive>
 8002892:	e7dd      	b.n	8002850 <_fflush_r+0xc>

08002894 <__swbuf_r>:
 8002894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002896:	460e      	mov	r6, r1
 8002898:	4614      	mov	r4, r2
 800289a:	4605      	mov	r5, r0
 800289c:	b118      	cbz	r0, 80028a6 <__swbuf_r+0x12>
 800289e:	6a03      	ldr	r3, [r0, #32]
 80028a0:	b90b      	cbnz	r3, 80028a6 <__swbuf_r+0x12>
 80028a2:	f7ff fa7d 	bl	8001da0 <__sinit>
 80028a6:	69a3      	ldr	r3, [r4, #24]
 80028a8:	60a3      	str	r3, [r4, #8]
 80028aa:	89a3      	ldrh	r3, [r4, #12]
 80028ac:	071a      	lsls	r2, r3, #28
 80028ae:	d501      	bpl.n	80028b4 <__swbuf_r+0x20>
 80028b0:	6923      	ldr	r3, [r4, #16]
 80028b2:	b943      	cbnz	r3, 80028c6 <__swbuf_r+0x32>
 80028b4:	4621      	mov	r1, r4
 80028b6:	4628      	mov	r0, r5
 80028b8:	f000 f82a 	bl	8002910 <__swsetup_r>
 80028bc:	b118      	cbz	r0, 80028c6 <__swbuf_r+0x32>
 80028be:	f04f 37ff 	mov.w	r7, #4294967295
 80028c2:	4638      	mov	r0, r7
 80028c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	6922      	ldr	r2, [r4, #16]
 80028ca:	1a98      	subs	r0, r3, r2
 80028cc:	6963      	ldr	r3, [r4, #20]
 80028ce:	b2f6      	uxtb	r6, r6
 80028d0:	4283      	cmp	r3, r0
 80028d2:	4637      	mov	r7, r6
 80028d4:	dc05      	bgt.n	80028e2 <__swbuf_r+0x4e>
 80028d6:	4621      	mov	r1, r4
 80028d8:	4628      	mov	r0, r5
 80028da:	f7ff ffb3 	bl	8002844 <_fflush_r>
 80028de:	2800      	cmp	r0, #0
 80028e0:	d1ed      	bne.n	80028be <__swbuf_r+0x2a>
 80028e2:	68a3      	ldr	r3, [r4, #8]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	60a3      	str	r3, [r4, #8]
 80028e8:	6823      	ldr	r3, [r4, #0]
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	6022      	str	r2, [r4, #0]
 80028ee:	701e      	strb	r6, [r3, #0]
 80028f0:	6962      	ldr	r2, [r4, #20]
 80028f2:	1c43      	adds	r3, r0, #1
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d004      	beq.n	8002902 <__swbuf_r+0x6e>
 80028f8:	89a3      	ldrh	r3, [r4, #12]
 80028fa:	07db      	lsls	r3, r3, #31
 80028fc:	d5e1      	bpl.n	80028c2 <__swbuf_r+0x2e>
 80028fe:	2e0a      	cmp	r6, #10
 8002900:	d1df      	bne.n	80028c2 <__swbuf_r+0x2e>
 8002902:	4621      	mov	r1, r4
 8002904:	4628      	mov	r0, r5
 8002906:	f7ff ff9d 	bl	8002844 <_fflush_r>
 800290a:	2800      	cmp	r0, #0
 800290c:	d0d9      	beq.n	80028c2 <__swbuf_r+0x2e>
 800290e:	e7d6      	b.n	80028be <__swbuf_r+0x2a>

08002910 <__swsetup_r>:
 8002910:	b538      	push	{r3, r4, r5, lr}
 8002912:	4b29      	ldr	r3, [pc, #164]	@ (80029b8 <__swsetup_r+0xa8>)
 8002914:	4605      	mov	r5, r0
 8002916:	6818      	ldr	r0, [r3, #0]
 8002918:	460c      	mov	r4, r1
 800291a:	b118      	cbz	r0, 8002924 <__swsetup_r+0x14>
 800291c:	6a03      	ldr	r3, [r0, #32]
 800291e:	b90b      	cbnz	r3, 8002924 <__swsetup_r+0x14>
 8002920:	f7ff fa3e 	bl	8001da0 <__sinit>
 8002924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002928:	0719      	lsls	r1, r3, #28
 800292a:	d422      	bmi.n	8002972 <__swsetup_r+0x62>
 800292c:	06da      	lsls	r2, r3, #27
 800292e:	d407      	bmi.n	8002940 <__swsetup_r+0x30>
 8002930:	2209      	movs	r2, #9
 8002932:	602a      	str	r2, [r5, #0]
 8002934:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002938:	81a3      	strh	r3, [r4, #12]
 800293a:	f04f 30ff 	mov.w	r0, #4294967295
 800293e:	e033      	b.n	80029a8 <__swsetup_r+0x98>
 8002940:	0758      	lsls	r0, r3, #29
 8002942:	d512      	bpl.n	800296a <__swsetup_r+0x5a>
 8002944:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002946:	b141      	cbz	r1, 800295a <__swsetup_r+0x4a>
 8002948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800294c:	4299      	cmp	r1, r3
 800294e:	d002      	beq.n	8002956 <__swsetup_r+0x46>
 8002950:	4628      	mov	r0, r5
 8002952:	f7ff fb2d 	bl	8001fb0 <_free_r>
 8002956:	2300      	movs	r3, #0
 8002958:	6363      	str	r3, [r4, #52]	@ 0x34
 800295a:	89a3      	ldrh	r3, [r4, #12]
 800295c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002960:	81a3      	strh	r3, [r4, #12]
 8002962:	2300      	movs	r3, #0
 8002964:	6063      	str	r3, [r4, #4]
 8002966:	6923      	ldr	r3, [r4, #16]
 8002968:	6023      	str	r3, [r4, #0]
 800296a:	89a3      	ldrh	r3, [r4, #12]
 800296c:	f043 0308 	orr.w	r3, r3, #8
 8002970:	81a3      	strh	r3, [r4, #12]
 8002972:	6923      	ldr	r3, [r4, #16]
 8002974:	b94b      	cbnz	r3, 800298a <__swsetup_r+0x7a>
 8002976:	89a3      	ldrh	r3, [r4, #12]
 8002978:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800297c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002980:	d003      	beq.n	800298a <__swsetup_r+0x7a>
 8002982:	4621      	mov	r1, r4
 8002984:	4628      	mov	r0, r5
 8002986:	f000 f84f 	bl	8002a28 <__smakebuf_r>
 800298a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800298e:	f013 0201 	ands.w	r2, r3, #1
 8002992:	d00a      	beq.n	80029aa <__swsetup_r+0x9a>
 8002994:	2200      	movs	r2, #0
 8002996:	60a2      	str	r2, [r4, #8]
 8002998:	6962      	ldr	r2, [r4, #20]
 800299a:	4252      	negs	r2, r2
 800299c:	61a2      	str	r2, [r4, #24]
 800299e:	6922      	ldr	r2, [r4, #16]
 80029a0:	b942      	cbnz	r2, 80029b4 <__swsetup_r+0xa4>
 80029a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80029a6:	d1c5      	bne.n	8002934 <__swsetup_r+0x24>
 80029a8:	bd38      	pop	{r3, r4, r5, pc}
 80029aa:	0799      	lsls	r1, r3, #30
 80029ac:	bf58      	it	pl
 80029ae:	6962      	ldrpl	r2, [r4, #20]
 80029b0:	60a2      	str	r2, [r4, #8]
 80029b2:	e7f4      	b.n	800299e <__swsetup_r+0x8e>
 80029b4:	2000      	movs	r0, #0
 80029b6:	e7f7      	b.n	80029a8 <__swsetup_r+0x98>
 80029b8:	20000018 	.word	0x20000018

080029bc <_sbrk_r>:
 80029bc:	b538      	push	{r3, r4, r5, lr}
 80029be:	4d06      	ldr	r5, [pc, #24]	@ (80029d8 <_sbrk_r+0x1c>)
 80029c0:	2300      	movs	r3, #0
 80029c2:	4604      	mov	r4, r0
 80029c4:	4608      	mov	r0, r1
 80029c6:	602b      	str	r3, [r5, #0]
 80029c8:	f7ff f8fe 	bl	8001bc8 <_sbrk>
 80029cc:	1c43      	adds	r3, r0, #1
 80029ce:	d102      	bne.n	80029d6 <_sbrk_r+0x1a>
 80029d0:	682b      	ldr	r3, [r5, #0]
 80029d2:	b103      	cbz	r3, 80029d6 <_sbrk_r+0x1a>
 80029d4:	6023      	str	r3, [r4, #0]
 80029d6:	bd38      	pop	{r3, r4, r5, pc}
 80029d8:	200001d0 	.word	0x200001d0

080029dc <__swhatbuf_r>:
 80029dc:	b570      	push	{r4, r5, r6, lr}
 80029de:	460c      	mov	r4, r1
 80029e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029e4:	2900      	cmp	r1, #0
 80029e6:	b096      	sub	sp, #88	@ 0x58
 80029e8:	4615      	mov	r5, r2
 80029ea:	461e      	mov	r6, r3
 80029ec:	da0d      	bge.n	8002a0a <__swhatbuf_r+0x2e>
 80029ee:	89a3      	ldrh	r3, [r4, #12]
 80029f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80029f4:	f04f 0100 	mov.w	r1, #0
 80029f8:	bf14      	ite	ne
 80029fa:	2340      	movne	r3, #64	@ 0x40
 80029fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002a00:	2000      	movs	r0, #0
 8002a02:	6031      	str	r1, [r6, #0]
 8002a04:	602b      	str	r3, [r5, #0]
 8002a06:	b016      	add	sp, #88	@ 0x58
 8002a08:	bd70      	pop	{r4, r5, r6, pc}
 8002a0a:	466a      	mov	r2, sp
 8002a0c:	f000 f848 	bl	8002aa0 <_fstat_r>
 8002a10:	2800      	cmp	r0, #0
 8002a12:	dbec      	blt.n	80029ee <__swhatbuf_r+0x12>
 8002a14:	9901      	ldr	r1, [sp, #4]
 8002a16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002a1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002a1e:	4259      	negs	r1, r3
 8002a20:	4159      	adcs	r1, r3
 8002a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a26:	e7eb      	b.n	8002a00 <__swhatbuf_r+0x24>

08002a28 <__smakebuf_r>:
 8002a28:	898b      	ldrh	r3, [r1, #12]
 8002a2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a2c:	079d      	lsls	r5, r3, #30
 8002a2e:	4606      	mov	r6, r0
 8002a30:	460c      	mov	r4, r1
 8002a32:	d507      	bpl.n	8002a44 <__smakebuf_r+0x1c>
 8002a34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002a38:	6023      	str	r3, [r4, #0]
 8002a3a:	6123      	str	r3, [r4, #16]
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	6163      	str	r3, [r4, #20]
 8002a40:	b003      	add	sp, #12
 8002a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a44:	ab01      	add	r3, sp, #4
 8002a46:	466a      	mov	r2, sp
 8002a48:	f7ff ffc8 	bl	80029dc <__swhatbuf_r>
 8002a4c:	9f00      	ldr	r7, [sp, #0]
 8002a4e:	4605      	mov	r5, r0
 8002a50:	4639      	mov	r1, r7
 8002a52:	4630      	mov	r0, r6
 8002a54:	f7ff fb18 	bl	8002088 <_malloc_r>
 8002a58:	b948      	cbnz	r0, 8002a6e <__smakebuf_r+0x46>
 8002a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a5e:	059a      	lsls	r2, r3, #22
 8002a60:	d4ee      	bmi.n	8002a40 <__smakebuf_r+0x18>
 8002a62:	f023 0303 	bic.w	r3, r3, #3
 8002a66:	f043 0302 	orr.w	r3, r3, #2
 8002a6a:	81a3      	strh	r3, [r4, #12]
 8002a6c:	e7e2      	b.n	8002a34 <__smakebuf_r+0xc>
 8002a6e:	89a3      	ldrh	r3, [r4, #12]
 8002a70:	6020      	str	r0, [r4, #0]
 8002a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a76:	81a3      	strh	r3, [r4, #12]
 8002a78:	9b01      	ldr	r3, [sp, #4]
 8002a7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002a7e:	b15b      	cbz	r3, 8002a98 <__smakebuf_r+0x70>
 8002a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a84:	4630      	mov	r0, r6
 8002a86:	f000 f81d 	bl	8002ac4 <_isatty_r>
 8002a8a:	b128      	cbz	r0, 8002a98 <__smakebuf_r+0x70>
 8002a8c:	89a3      	ldrh	r3, [r4, #12]
 8002a8e:	f023 0303 	bic.w	r3, r3, #3
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	81a3      	strh	r3, [r4, #12]
 8002a98:	89a3      	ldrh	r3, [r4, #12]
 8002a9a:	431d      	orrs	r5, r3
 8002a9c:	81a5      	strh	r5, [r4, #12]
 8002a9e:	e7cf      	b.n	8002a40 <__smakebuf_r+0x18>

08002aa0 <_fstat_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	4d07      	ldr	r5, [pc, #28]	@ (8002ac0 <_fstat_r+0x20>)
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	4604      	mov	r4, r0
 8002aa8:	4608      	mov	r0, r1
 8002aaa:	4611      	mov	r1, r2
 8002aac:	602b      	str	r3, [r5, #0]
 8002aae:	f7ff f862 	bl	8001b76 <_fstat>
 8002ab2:	1c43      	adds	r3, r0, #1
 8002ab4:	d102      	bne.n	8002abc <_fstat_r+0x1c>
 8002ab6:	682b      	ldr	r3, [r5, #0]
 8002ab8:	b103      	cbz	r3, 8002abc <_fstat_r+0x1c>
 8002aba:	6023      	str	r3, [r4, #0]
 8002abc:	bd38      	pop	{r3, r4, r5, pc}
 8002abe:	bf00      	nop
 8002ac0:	200001d0 	.word	0x200001d0

08002ac4 <_isatty_r>:
 8002ac4:	b538      	push	{r3, r4, r5, lr}
 8002ac6:	4d06      	ldr	r5, [pc, #24]	@ (8002ae0 <_isatty_r+0x1c>)
 8002ac8:	2300      	movs	r3, #0
 8002aca:	4604      	mov	r4, r0
 8002acc:	4608      	mov	r0, r1
 8002ace:	602b      	str	r3, [r5, #0]
 8002ad0:	f7ff f861 	bl	8001b96 <_isatty>
 8002ad4:	1c43      	adds	r3, r0, #1
 8002ad6:	d102      	bne.n	8002ade <_isatty_r+0x1a>
 8002ad8:	682b      	ldr	r3, [r5, #0]
 8002ada:	b103      	cbz	r3, 8002ade <_isatty_r+0x1a>
 8002adc:	6023      	str	r3, [r4, #0]
 8002ade:	bd38      	pop	{r3, r4, r5, pc}
 8002ae0:	200001d0 	.word	0x200001d0

08002ae4 <_init>:
 8002ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae6:	bf00      	nop
 8002ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aea:	bc08      	pop	{r3}
 8002aec:	469e      	mov	lr, r3
 8002aee:	4770      	bx	lr

08002af0 <_fini>:
 8002af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af2:	bf00      	nop
 8002af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002af6:	bc08      	pop	{r3}
 8002af8:	469e      	mov	lr, r3
 8002afa:	4770      	bx	lr
