<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1205 ns  Iteration: 16  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadddsbkb_U1/mandelbrot_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 1515 ns  Iteration: 1  Process: /apatb_mandelbrot_top/generate_sim_done_proc  File: /home/raph/zed-design/mandel1/solution1/sim/vhdl/mandelbrot.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 1515 ns  Iteration: 1  Process: /apatb_mandelbrot_top/generate_sim_done_proc  File: /home/raph/zed-design/mandel1/solution1/sim/vhdl/mandelbrot.autotb.vhd&#xA;$finish called at time : 1515 ns&#xA;## quit" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:47.267+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1165100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U4/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.908+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1165100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U3/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.903+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1095 ns  Iteration: 18  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadddsbkb_U1/mandelbrot_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.900+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1055100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U3/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.896+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 1035 ns  Iteration: 16  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadddsbkb_U1/mandelbrot_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.893+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 995100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U4/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.889+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 995100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U3/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.887+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 925 ns  Iteration: 18  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadddsbkb_U1/mandelbrot_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.884+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 885100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U4/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.881+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 885100 ps  Iteration: 10  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U3/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.879+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadddsbkb_U1/mandelbrot_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.872+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dadd_6cud_U2/mandelbrot_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.811+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U3/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.809+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U4/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.805+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mandelbrot_top/AESL_inst_mandelbrot/mandelbrot_dmul_6dEe_U5/mandelbrot_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2016.3/continuous/2016_10_10_1682563/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:44.797+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_sitodp_4_no_dsp_32.vhd:185]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package floating_point_v7_1_3.vt2mutils&#xA;Compiling package floating_point_v7_1_3.vt2mcomps&#xA;Compiling architecture behave of entity xil_defaultlib.mandelbrot_AXILiteS_s_axi [mandelbrot_axilites_s_axi_defaul...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=52)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=54,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=55,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=47,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=56,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.addsub [\addsub(c_xdevicefamily=&quot;zynq&quot;,c...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=6,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=56)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=19,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=28,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=29,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=2)\]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=64,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_dadddsub_3_full_dsp_64_arch of entity xil_defaultlib.mandelbrot_ap_dadddsub_3_full_dsp_64 [mandelbrot_ap_dadddsub_3_full_ds...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_dadddsbkb [mandelbrot_dadddsbkb_default]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.mandelbrot_ap_dadd_3_full_dsp_64 [mandelbrot_ap_dadd_3_full_dsp_64...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_dadd_6cud [\mandelbrot_dadd_6cud(id=1)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=3,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=3,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=3,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=3)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=54,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynq&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.mandelbrot_ap_dmul_4_max_dsp_64 [mandelbrot_ap_dmul_4_max_dsp_64_...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_dmul_6dEe [\mandelbrot_dmul_6dEe(id=1)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=52,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=53,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=54,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=55)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=28,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=11,length=27)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=27,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=27,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=27,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div [\flt_div(c_xdevicefamily=&quot;zynq&quot;,...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_ddiv_29_no_dsp_64_arch of entity xil_defaultlib.mandelbrot_ap_ddiv_29_no_dsp_64 [mandelbrot_ap_ddiv_29_no_dsp_64_...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_ddiv_6eOg [\mandelbrot_ddiv_6eOg(id=1)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=22,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;zynq&quot;,c...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.mandelbrot_ap_dcmp_0_no_dsp_64 [mandelbrot_ap_dcmp_0_no_dsp_64_d...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_dcmp_6fYi [\mandelbrot_dcmp_6fYi(id=1)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=31,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;zynq&quot;,wid...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=32,dist...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xA;Compiling architecture mandelbrot_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.mandelbrot_ap_sitodp_4_no_dsp_32 [mandelbrot_ap_sitodp_4_no_dsp_32...]&#xA;Compiling architecture arch of entity xil_defaultlib.mandelbrot_sitodpg8j [\mandelbrot_sitodpg8j(id=1)\]&#xA;Compiling architecture behav of entity xil_defaultlib.mandelbrot [mandelbrot_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_mandelbrot_top&#xA;Built simulation snapshot mandelbrot&#xA;&#xA;&#xA;****** Webtalk v2016.3 (64-bit)&#xA;  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016&#xA;  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/raph/zed-design/mandel1/solution1/sim/vhdl/xsim.dir/mandelbrot/webtalk/xsim_webtalk.tcl -notrace" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:38.509+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:14.309+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:14.308+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:14.287+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:14.266+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_dcmp_0_no_dsp_64.vhd:189]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:14.258+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.868+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.867+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_ddiv_29_no_dsp_64.vhd:189]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.847+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.445+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.443+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.438+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.435+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.393+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.389+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.327+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.323+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_dmul_4_max_dsp_64.vhd:189]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:13.291+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.900+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.898+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.768+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.767+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.765+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.742+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_dadd_3_full_dsp_64.vhd:189]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:12.367+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.605+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.599+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mandelbrot_ap_dadddsub_3_full_dsp_64.vhd:193]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.594+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.257+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.256+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.236+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.233+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.093+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.084+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.073+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:11.053+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.805+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.804+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.803+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.794+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.752+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.751+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.750+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.742+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.740+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.721+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.718+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.709+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.3/nightly/2016_10_10_1682563/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:10.401+0100" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:08:09.131+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 117e3b4af&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2016.574 ; gain = 108.672 ; free physical = 10312 ; free virtual = 17500&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 117e3b4af&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.574 ; gain = 108.672 ; free physical = 10311 ; free virtual = 17500&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 117e3b4af&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.574 ; gain = 108.672 ; free physical = 10300 ; free virtual = 17490&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 117e3b4af&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.574 ; gain = 108.672 ; free physical = 10300 ; free virtual = 17490&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 150dbfa48&#xA;&#xA;&#xA;Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2027.629 ; gain = 119.727 ; free physical = 10279 ; free virtual = 17470" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:38.867+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.500+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.482+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.477+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.473+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.467+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.448+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.441+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.424+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.417+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.396+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.391+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.364+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.360+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.353+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.339+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.320+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.316+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.299+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.294+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.275+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.259+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.254+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.232+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.211+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.206+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.187+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.183+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.179+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.164+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.160+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.155+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.139+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.134+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.113+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.099+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.082+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.076+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.059+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.033+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.018+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:24.003+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.999+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.994+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.971+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.967+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.952+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.936+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.931+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.911+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.907+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.899+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.874+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:13:23.855+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1273 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.155+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1273 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.149+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1273 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.143+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1273 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.139+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1273 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.134+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1257 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.128+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1257 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.124+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1257 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.118+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1257 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.112+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1257 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.104+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1259 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.098+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1259 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.095+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1259 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.090+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1259 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.084+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1259 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.080+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1261 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.076+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1261 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.073+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1261 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.069+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1261 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.066+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1261 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.060+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1263 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.050+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1263 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.045+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1263 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.041+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1263 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.037+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1263 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.033+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1275 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.028+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1275 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.022+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1275 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.017+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1275 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.013+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1275 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.007+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design carry_chain__parameterized60 has unconnected port B[26]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.004+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1277 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:26.001+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1277 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.998+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1277 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.995+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1277 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.989+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1277 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.984+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.976+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.971+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.965+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.957+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.953+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.950+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.944+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.940+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.921+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.918+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.914+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.905+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.902+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.899+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.895+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.892+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.889+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.887+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.884+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.872+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.866+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.860+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.853+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.844+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.835+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.830+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.827+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.821+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.813+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.810+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.803+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1281 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.795+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1281 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.792+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1281 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.789+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1283 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.786+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1283 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.778+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1283 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.770+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1283 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.764+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1283 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.757+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1279 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.751+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1279 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.749+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1279 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.746+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.742+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.739+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.736+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.721+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.719+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1285 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.716+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1285 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.712+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1285 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.707+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design carry_chain__parameterized55 has unconnected port B[31]" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.704+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1175 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.699+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1175 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.696+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1175 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.692+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1171 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.689+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1171 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.687+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1171 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.684+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1171 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.682+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1171 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.680+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1173 has unconnected port SINIT" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.677+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1173 has unconnected port SSET" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.674+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1173 has unconnected port SCLR" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.669+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1173 has unconnected port CE" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.660+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1173 has unconnected port CLK" projectName="mandel1" solutionName="solution1" date="2016-11-21T10:10:25.647+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:58.389+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dadddsub_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:56.288+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:54.857+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_ddiv_29_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:53.400+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:52.000+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:50.562+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dmul_4_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:38.840+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dadddsub_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:36.683+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_sitodp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:35.202+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_ddiv_29_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:33.737+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:32.297+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mandelbrot_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="mandel1" solutionName="solution1" date="2016-11-21T10:09:30.826+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
