library ieee;
use ieee.std_logic_1164.all;

entity mux is 
	port (i0,i1,i2,i3 : in std_logic_vector(5 downto 0);
			s1, s0 : in std_logic;
			Y : out std_logic_vector(5 downto 0));
end entity mux;

architecture struct of mux is

