$comment
	File created using the following command:
		vcd file mips_single_cycle.msim.vcd -direction
$end
$date
	Tue Nov 08 12:33:29 2016
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module PCupdate_vlg_vec_tst $end
$var reg 1 ! branch $end
$var reg 1 " clk $end
$var reg 26 # jAddr [25:0] $end
$var reg 1 $ jump $end
$var reg 32 % offset [31:0] $end
$var reg 1 & reset $end
$var reg 1 ' zero $end
$var wire 1 ( pc [31] $end
$var wire 1 ) pc [30] $end
$var wire 1 * pc [29] $end
$var wire 1 + pc [28] $end
$var wire 1 , pc [27] $end
$var wire 1 - pc [26] $end
$var wire 1 . pc [25] $end
$var wire 1 / pc [24] $end
$var wire 1 0 pc [23] $end
$var wire 1 1 pc [22] $end
$var wire 1 2 pc [21] $end
$var wire 1 3 pc [20] $end
$var wire 1 4 pc [19] $end
$var wire 1 5 pc [18] $end
$var wire 1 6 pc [17] $end
$var wire 1 7 pc [16] $end
$var wire 1 8 pc [15] $end
$var wire 1 9 pc [14] $end
$var wire 1 : pc [13] $end
$var wire 1 ; pc [12] $end
$var wire 1 < pc [11] $end
$var wire 1 = pc [10] $end
$var wire 1 > pc [9] $end
$var wire 1 ? pc [8] $end
$var wire 1 @ pc [7] $end
$var wire 1 A pc [6] $end
$var wire 1 B pc [5] $end
$var wire 1 C pc [4] $end
$var wire 1 D pc [3] $end
$var wire 1 E pc [2] $end
$var wire 1 F pc [1] $end
$var wire 1 G pc [0] $end

$scope module i1 $end
$var wire 1 H gnd $end
$var wire 1 I vcc $end
$var wire 1 J unknown $end
$var tri1 1 K devclrn $end
$var tri1 1 L devpor $end
$var tri1 1 M devoe $end
$var wire 1 N offset[30]~input_o $end
$var wire 1 O offset[31]~input_o $end
$var wire 1 P pc[0]~output_o $end
$var wire 1 Q pc[1]~output_o $end
$var wire 1 R pc[2]~output_o $end
$var wire 1 S pc[3]~output_o $end
$var wire 1 T pc[4]~output_o $end
$var wire 1 U pc[5]~output_o $end
$var wire 1 V pc[6]~output_o $end
$var wire 1 W pc[7]~output_o $end
$var wire 1 X pc[8]~output_o $end
$var wire 1 Y pc[9]~output_o $end
$var wire 1 Z pc[10]~output_o $end
$var wire 1 [ pc[11]~output_o $end
$var wire 1 \ pc[12]~output_o $end
$var wire 1 ] pc[13]~output_o $end
$var wire 1 ^ pc[14]~output_o $end
$var wire 1 _ pc[15]~output_o $end
$var wire 1 ` pc[16]~output_o $end
$var wire 1 a pc[17]~output_o $end
$var wire 1 b pc[18]~output_o $end
$var wire 1 c pc[19]~output_o $end
$var wire 1 d pc[20]~output_o $end
$var wire 1 e pc[21]~output_o $end
$var wire 1 f pc[22]~output_o $end
$var wire 1 g pc[23]~output_o $end
$var wire 1 h pc[24]~output_o $end
$var wire 1 i pc[25]~output_o $end
$var wire 1 j pc[26]~output_o $end
$var wire 1 k pc[27]~output_o $end
$var wire 1 l pc[28]~output_o $end
$var wire 1 m pc[29]~output_o $end
$var wire 1 n pc[30]~output_o $end
$var wire 1 o pc[31]~output_o $end
$var wire 1 p clk~input_o $end
$var wire 1 q clk~inputclkctrl_outclk $end
$var wire 1 r branch~input_o $end
$var wire 1 s zero~input_o $end
$var wire 1 t s_pc4[2]~0_combout $end
$var wire 1 u offset[0]~input_o $end
$var wire 1 v Add1~0_combout $end
$var wire 1 w jAddr[0]~input_o $end
$var wire 1 x jump~input_o $end
$var wire 1 y Add1~2_combout $end
$var wire 1 z Add1~3_combout $end
$var wire 1 { reset~input_o $end
$var wire 1 | s_pc4[2]~1 $end
$var wire 1 } s_pc4[3]~2_combout $end
$var wire 1 ~ offset[1]~input_o $end
$var wire 1 !! Add1~1 $end
$var wire 1 "! Add1~4_combout $end
$var wire 1 #! jAddr[1]~input_o $end
$var wire 1 $! Add1~6_combout $end
$var wire 1 %! Add1~7_combout $end
$var wire 1 &! jAddr[2]~input_o $end
$var wire 1 '! s_pc4[3]~3 $end
$var wire 1 (! s_pc4[4]~4_combout $end
$var wire 1 )! Add1~10_combout $end
$var wire 1 *! offset[2]~input_o $end
$var wire 1 +! Add1~5 $end
$var wire 1 ,! Add1~8_combout $end
$var wire 1 -! Add1~11_combout $end
$var wire 1 .! offset[3]~input_o $end
$var wire 1 /! s_pc4[4]~5 $end
$var wire 1 0! s_pc4[5]~6_combout $end
$var wire 1 1! Add1~9 $end
$var wire 1 2! Add1~12_combout $end
$var wire 1 3! jAddr[3]~input_o $end
$var wire 1 4! Add1~14_combout $end
$var wire 1 5! Add1~15_combout $end
$var wire 1 6! jAddr[4]~input_o $end
$var wire 1 7! s_pc4[5]~7 $end
$var wire 1 8! s_pc4[6]~8_combout $end
$var wire 1 9! Add1~18_combout $end
$var wire 1 :! offset[4]~input_o $end
$var wire 1 ;! Add1~13 $end
$var wire 1 <! Add1~16_combout $end
$var wire 1 =! Add1~19_combout $end
$var wire 1 >! jAddr[5]~input_o $end
$var wire 1 ?! s_pc4[6]~9 $end
$var wire 1 @! s_pc4[7]~10_combout $end
$var wire 1 A! Add1~22_combout $end
$var wire 1 B! offset[5]~input_o $end
$var wire 1 C! Add1~17 $end
$var wire 1 D! Add1~20_combout $end
$var wire 1 E! Add1~23_combout $end
$var wire 1 F! offset[6]~input_o $end
$var wire 1 G! s_pc4[7]~11 $end
$var wire 1 H! s_pc4[8]~12_combout $end
$var wire 1 I! Add1~21 $end
$var wire 1 J! Add1~24_combout $end
$var wire 1 K! jAddr[6]~input_o $end
$var wire 1 L! Add1~26_combout $end
$var wire 1 M! Add1~27_combout $end
$var wire 1 N! s_pc4[8]~13 $end
$var wire 1 O! s_pc4[9]~14_combout $end
$var wire 1 P! jAddr[7]~input_o $end
$var wire 1 Q! Add1~30_combout $end
$var wire 1 R! offset[7]~input_o $end
$var wire 1 S! Add1~25 $end
$var wire 1 T! Add1~28_combout $end
$var wire 1 U! Add1~31_combout $end
$var wire 1 V! s_pc4[9]~15 $end
$var wire 1 W! s_pc4[10]~16_combout $end
$var wire 1 X! jAddr[8]~input_o $end
$var wire 1 Y! Add1~34_combout $end
$var wire 1 Z! offset[8]~input_o $end
$var wire 1 [! Add1~29 $end
$var wire 1 \! Add1~32_combout $end
$var wire 1 ]! Add1~35_combout $end
$var wire 1 ^! jAddr[9]~input_o $end
$var wire 1 _! s_pc4[10]~17 $end
$var wire 1 `! s_pc4[11]~18_combout $end
$var wire 1 a! Add1~38_combout $end
$var wire 1 b! offset[9]~input_o $end
$var wire 1 c! Add1~33 $end
$var wire 1 d! Add1~36_combout $end
$var wire 1 e! Add1~39_combout $end
$var wire 1 f! jAddr[10]~input_o $end
$var wire 1 g! s_pc4[11]~19 $end
$var wire 1 h! s_pc4[12]~20_combout $end
$var wire 1 i! Add1~42_combout $end
$var wire 1 j! offset[10]~input_o $end
$var wire 1 k! Add1~37 $end
$var wire 1 l! Add1~40_combout $end
$var wire 1 m! Add1~43_combout $end
$var wire 1 n! jAddr[11]~input_o $end
$var wire 1 o! s_pc4[12]~21 $end
$var wire 1 p! s_pc4[13]~22_combout $end
$var wire 1 q! Add1~46_combout $end
$var wire 1 r! offset[11]~input_o $end
$var wire 1 s! Add1~41 $end
$var wire 1 t! Add1~44_combout $end
$var wire 1 u! Add1~47_combout $end
$var wire 1 v! offset[12]~input_o $end
$var wire 1 w! s_pc4[13]~23 $end
$var wire 1 x! s_pc4[14]~24_combout $end
$var wire 1 y! Add1~45 $end
$var wire 1 z! Add1~48_combout $end
$var wire 1 {! jAddr[12]~input_o $end
$var wire 1 |! Add1~50_combout $end
$var wire 1 }! Add1~51_combout $end
$var wire 1 ~! jAddr[13]~input_o $end
$var wire 1 !" s_pc4[14]~25 $end
$var wire 1 "" s_pc4[15]~26_combout $end
$var wire 1 #" Add1~54_combout $end
$var wire 1 $" offset[13]~input_o $end
$var wire 1 %" Add1~49 $end
$var wire 1 &" Add1~52_combout $end
$var wire 1 '" Add1~55_combout $end
$var wire 1 (" s_pc4[15]~27 $end
$var wire 1 )" s_pc4[16]~28_combout $end
$var wire 1 *" offset[14]~input_o $end
$var wire 1 +" Add1~53 $end
$var wire 1 ," Add1~56_combout $end
$var wire 1 -" jAddr[14]~input_o $end
$var wire 1 ." Add1~58_combout $end
$var wire 1 /" Add1~59_combout $end
$var wire 1 0" jAddr[15]~input_o $end
$var wire 1 1" s_pc4[16]~29 $end
$var wire 1 2" s_pc4[17]~30_combout $end
$var wire 1 3" Add1~62_combout $end
$var wire 1 4" offset[15]~input_o $end
$var wire 1 5" Add1~57 $end
$var wire 1 6" Add1~60_combout $end
$var wire 1 7" Add1~63_combout $end
$var wire 1 8" jAddr[16]~input_o $end
$var wire 1 9" s_pc4[17]~31 $end
$var wire 1 :" s_pc4[18]~32_combout $end
$var wire 1 ;" Add1~66_combout $end
$var wire 1 <" offset[16]~input_o $end
$var wire 1 =" Add1~61 $end
$var wire 1 >" Add1~64_combout $end
$var wire 1 ?" Add1~67_combout $end
$var wire 1 @" jAddr[17]~input_o $end
$var wire 1 A" s_pc4[18]~33 $end
$var wire 1 B" s_pc4[19]~34_combout $end
$var wire 1 C" Add1~70_combout $end
$var wire 1 D" offset[17]~input_o $end
$var wire 1 E" Add1~65 $end
$var wire 1 F" Add1~68_combout $end
$var wire 1 G" Add1~71_combout $end
$var wire 1 H" jAddr[18]~input_o $end
$var wire 1 I" s_pc4[19]~35 $end
$var wire 1 J" s_pc4[20]~36_combout $end
$var wire 1 K" Add1~74_combout $end
$var wire 1 L" offset[18]~input_o $end
$var wire 1 M" Add1~69 $end
$var wire 1 N" Add1~72_combout $end
$var wire 1 O" Add1~75_combout $end
$var wire 1 P" offset[19]~input_o $end
$var wire 1 Q" s_pc4[20]~37 $end
$var wire 1 R" s_pc4[21]~38_combout $end
$var wire 1 S" Add1~73 $end
$var wire 1 T" Add1~76_combout $end
$var wire 1 U" jAddr[19]~input_o $end
$var wire 1 V" Add1~78_combout $end
$var wire 1 W" Add1~79_combout $end
$var wire 1 X" offset[20]~input_o $end
$var wire 1 Y" s_pc4[21]~39 $end
$var wire 1 Z" s_pc4[22]~40_combout $end
$var wire 1 [" Add1~77 $end
$var wire 1 \" Add1~80_combout $end
$var wire 1 ]" jAddr[20]~input_o $end
$var wire 1 ^" Add1~82_combout $end
$var wire 1 _" Add1~83_combout $end
$var wire 1 `" offset[21]~input_o $end
$var wire 1 a" s_pc4[22]~41 $end
$var wire 1 b" s_pc4[23]~42_combout $end
$var wire 1 c" Add1~81 $end
$var wire 1 d" Add1~84_combout $end
$var wire 1 e" jAddr[21]~input_o $end
$var wire 1 f" Add1~86_combout $end
$var wire 1 g" Add1~87_combout $end
$var wire 1 h" offset[22]~input_o $end
$var wire 1 i" s_pc4[23]~43 $end
$var wire 1 j" s_pc4[24]~44_combout $end
$var wire 1 k" Add1~85 $end
$var wire 1 l" Add1~88_combout $end
$var wire 1 m" jAddr[22]~input_o $end
$var wire 1 n" Add1~90_combout $end
$var wire 1 o" Add1~91_combout $end
$var wire 1 p" jAddr[23]~input_o $end
$var wire 1 q" s_pc4[24]~45 $end
$var wire 1 r" s_pc4[25]~46_combout $end
$var wire 1 s" Add1~94_combout $end
$var wire 1 t" offset[23]~input_o $end
$var wire 1 u" Add1~89 $end
$var wire 1 v" Add1~92_combout $end
$var wire 1 w" Add1~95_combout $end
$var wire 1 x" jAddr[24]~input_o $end
$var wire 1 y" s_pc4[25]~47 $end
$var wire 1 z" s_pc4[26]~48_combout $end
$var wire 1 {" Add1~98_combout $end
$var wire 1 |" offset[24]~input_o $end
$var wire 1 }" Add1~93 $end
$var wire 1 ~" Add1~96_combout $end
$var wire 1 !# Add1~99_combout $end
$var wire 1 "# jAddr[25]~input_o $end
$var wire 1 ## s_pc4[26]~49 $end
$var wire 1 $# s_pc4[27]~50_combout $end
$var wire 1 %# Add1~102_combout $end
$var wire 1 &# offset[25]~input_o $end
$var wire 1 '# Add1~97 $end
$var wire 1 (# Add1~100_combout $end
$var wire 1 )# Add1~103_combout $end
$var wire 1 *# s_pc4[27]~51 $end
$var wire 1 +# s_pc4[28]~52_combout $end
$var wire 1 ,# offset[26]~input_o $end
$var wire 1 -# Add1~101 $end
$var wire 1 .# Add1~104_combout $end
$var wire 1 /# Add1~106_combout $end
$var wire 1 0# s_pc4[28]~53 $end
$var wire 1 1# s_pc4[29]~54_combout $end
$var wire 1 2# offset[27]~input_o $end
$var wire 1 3# Add1~105 $end
$var wire 1 4# Add1~107_combout $end
$var wire 1 5# Add1~109_combout $end
$var wire 1 6# offset[28]~input_o $end
$var wire 1 7# s_pc4[29]~55 $end
$var wire 1 8# s_pc4[30]~56_combout $end
$var wire 1 9# Add1~108 $end
$var wire 1 :# Add1~110_combout $end
$var wire 1 ;# Add1~112_combout $end
$var wire 1 <# s_pc4[30]~57 $end
$var wire 1 =# s_pc4[31]~58_combout $end
$var wire 1 ># offset[29]~input_o $end
$var wire 1 ?# Add1~111 $end
$var wire 1 @# Add1~113_combout $end
$var wire 1 A# Add1~115_combout $end
$var wire 1 B# s_pc [31] $end
$var wire 1 C# s_pc [30] $end
$var wire 1 D# s_pc [29] $end
$var wire 1 E# s_pc [28] $end
$var wire 1 F# s_pc [27] $end
$var wire 1 G# s_pc [26] $end
$var wire 1 H# s_pc [25] $end
$var wire 1 I# s_pc [24] $end
$var wire 1 J# s_pc [23] $end
$var wire 1 K# s_pc [22] $end
$var wire 1 L# s_pc [21] $end
$var wire 1 M# s_pc [20] $end
$var wire 1 N# s_pc [19] $end
$var wire 1 O# s_pc [18] $end
$var wire 1 P# s_pc [17] $end
$var wire 1 Q# s_pc [16] $end
$var wire 1 R# s_pc [15] $end
$var wire 1 S# s_pc [14] $end
$var wire 1 T# s_pc [13] $end
$var wire 1 U# s_pc [12] $end
$var wire 1 V# s_pc [11] $end
$var wire 1 W# s_pc [10] $end
$var wire 1 X# s_pc [9] $end
$var wire 1 Y# s_pc [8] $end
$var wire 1 Z# s_pc [7] $end
$var wire 1 [# s_pc [6] $end
$var wire 1 \# s_pc [5] $end
$var wire 1 ]# s_pc [4] $end
$var wire 1 ^# s_pc [3] $end
$var wire 1 _# s_pc [2] $end
$var wire 1 `# s_pc [1] $end
$var wire 1 a# s_pc [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b101 #
0$
b0 %
0&
0'
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0H
1I
xJ
1K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
0u
1v
1w
0x
1y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
1'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
19"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
1i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
17#
08#
19#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
za#
z`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
$end
#10000
1"
1$
1p
1x
1q
1)!
1-!
1_#
1R
1|
0t
1E
1}
0v
1"!
#20000
0"
0p
0q
#30000
1"
1p
1q
1]#
1T
1(!
1C
1,!
#50000
0"
0p
0q
#90000
1"
1p
1q
#100000
0"
0p
0q
#110000
1"
1p
1q
#130000
0"
0p
0q
#140000
1"
1p
1q
#160000
0"
0p
0q
#170000
1"
1p
1q
#180000
0"
0p
0q
#220000
1"
1p
1q
#260000
0"
0p
0q
#270000
1"
1p
1q
#280000
0"
0p
0q
#310000
1"
1p
1q
#330000
0"
0p
0q
#350000
1"
1p
1q
#360000
0"
0p
0q
#370000
1"
1p
1q
#430000
0"
0p
0q
#450000
1"
1p
1q
#460000
0"
0p
0q
#470000
1"
1p
1q
#500000
0"
0p
0q
#510000
1"
1p
1q
#530000
0"
0p
0q
#540000
1"
1p
1q
#550000
0"
0p
0q
#560000
1"
1p
1q
#570000
0"
0p
0q
#590000
1"
1p
1q
#600000
0"
0p
0q
#660000
1"
1p
1q
#680000
0"
0p
0q
#700000
1"
1p
1q
#710000
0"
0p
0q
#740000
1"
1p
1q
#750000
0"
0p
0q
#770000
1"
1p
1q
#790000
0"
0p
0q
#820000
1"
1p
1q
#870000
0"
0p
0q
#890000
1"
1p
1q
#930000
0"
0p
0q
#940000
1"
1p
1q
#950000
0"
0p
0q
#1000000
