Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov  6 16:40:00 2023
| Host         : tesla running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -name utilization_1 -file /home/tesla/workspace/08.rtl_design/Simple-10GbE-RUDP-KCU105-Example/firmware/targets/Simple10GbeRudpKcu105Example/images/Simple10GbeRudpKcu105Example-0x02060000-20231106162243-tesla-a8fce19_utilization_report.txt
| Design       : Simple10GbeRudpKcu105Example
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 33355 |     0 |          0 |    242400 | 13.76 |
|   LUT as Logic             | 31778 |     0 |          0 |    242400 | 13.11 |
|   LUT as Memory            |  1577 |     0 |          0 |    112800 |  1.40 |
|     LUT as Distributed RAM |  1174 |     0 |            |           |       |
|     LUT as Shift Register  |   403 |     0 |            |           |       |
| CLB Registers              | 49079 |     0 |          0 |    484800 | 10.12 |
|   Register as Flip Flop    | 49079 |     0 |          0 |    484800 | 10.12 |
|   Register as Latch        |     0 |     0 |          0 |    484800 |  0.00 |
| CARRY8                     |   708 |     0 |          0 |     30300 |  2.34 |
| F7 Muxes                   |   717 |     0 |          0 |    121200 |  0.59 |
| F8 Muxes                   |   155 |     0 |          0 |     60600 |  0.26 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 274   |          Yes |           - |          Set |
| 214   |          Yes |           - |        Reset |
| 3108  |          Yes |         Set |            - |
| 45483 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8159 |     0 |          0 |     30300 | 26.93 |
|   CLBL                                     |  3921 |     0 |            |           |       |
|   CLBM                                     |  4238 |     0 |            |           |       |
| LUT as Logic                               | 31778 |     0 |          0 |    242400 | 13.11 |
|   using O5 output only                     |   376 |       |            |           |       |
|   using O6 output only                     | 23521 |       |            |           |       |
|   using O5 and O6                          |  7881 |       |            |           |       |
| LUT as Memory                              |  1577 |     0 |          0 |    112800 |  1.40 |
|   LUT as Distributed RAM                   |  1174 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   274 |       |            |           |       |
|     using O5 and O6                        |   900 |       |            |           |       |
|   LUT as Shift Register                    |   403 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   270 |       |            |           |       |
|     using O5 and O6                        |   133 |       |            |           |       |
| CLB Registers                              | 49079 |     0 |          0 |    484800 | 10.12 |
|   Register driven from within the CLB      | 24298 |       |            |           |       |
|   Register driven from outside the CLB     | 24781 |       |            |           |       |
|     LUT in front of the register is unused | 17006 |       |            |           |       |
|     LUT in front of the register is used   |  7775 |       |            |           |       |
| Unique Control Sets                        |  1532 |       |          0 |     60600 |  2.53 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 159.5 |     0 |          0 |       600 | 26.58 |
|   RAMB36/FIFO*    |   156 |     0 |          0 |       600 | 26.00 |
|     RAMB36E2 only |   156 |       |            |           |       |
|   RAMB18          |     7 |     0 |          0 |      1200 |  0.58 |
|     RAMB18E2 only |     7 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   24 |     0 |          0 |      1920 |  1.25 |
|   DSP48E2 only |   24 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   19 |    19 |          0 |       520 |  3.65 |
| HPIOB            |    0 |     0 |          0 |       416 |  0.00 |
| HRIO             |   19 |    19 |          0 |       104 | 18.27 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |          0 |       480 |  2.08 |
|   BUFGCE             |    5 |     0 |          0 |       240 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE3_CHANNEL   |    1 |     1 |          0 |        20 |   5.00 |
| GTHE3_COMMON    |    1 |     0 |          0 |         5 |  20.00 |
| IBUFDS_GTE3     |    1 |     1 |          0 |        10 |  10.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |   0.00 |
| SYSMONE1        |    1 |     1 |          0 |         1 | 100.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    1 |     0 |          0 |         1 | 100.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |          0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 45483 |            Register |
| LUT6          | 12661 |                 CLB |
| LUT4          |  8755 |                 CLB |
| LUT5          |  7315 |                 CLB |
| LUT3          |  5170 |                 CLB |
| LUT2          |  4961 |                 CLB |
| FDSE          |  3108 |            Register |
| RAMD32        |  1574 |                 CLB |
| LUT1          |   797 |                 CLB |
| MUXF7         |   717 |                 CLB |
| CARRY8        |   708 |                 CLB |
| SRL16E        |   374 |                 CLB |
| FDPE          |   274 |            Register |
| RAMD64E       |   272 |                 CLB |
| RAMS32        |   228 |                 CLB |
| FDCE          |   214 |            Register |
| SRLC32E       |   160 |                 CLB |
| RAMB36E2      |   156 |            BLOCKRAM |
| MUXF8         |   155 |                 CLB |
| DSP48E2       |    24 |          Arithmetic |
| OBUF          |    14 |                 I/O |
| RAMB18E2      |     7 |            BLOCKRAM |
| INBUF         |     5 |                 I/O |
| IBUFCTRL      |     5 |              Others |
| BUFG_GT       |     5 |               Clock |
| BUFGCE        |     5 |               Clock |
| BUFG_GT_SYNC  |     3 |               Clock |
| SRLC16E       |     2 |                 CLB |
| OBUFT         |     2 |                 I/O |
| SYSMONE1      |     1 |            Advanced |
| STARTUPE3     |     1 |       Configuration |
| ICAPE3        |     1 |       Configuration |
| IBUFDS_GTE3   |     1 |            Advanced |
| GTHE3_COMMON  |     1 |            Advanced |
| GTHE3_CHANNEL |     1 |            Advanced |
| EFUSE_USR     |     1 |       Configuration |
| DNA_PORTE2    |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| u_ila_0                             |    1 |
| dbg_hub                             |    1 |
| UdpDebugBridge                      |    1 |
| TenGigEthGthUltraScale156p25MHzCore |    1 |
| SystemManagementCore                |    1 |
+-------------------------------------+------+


