<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 20:50:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.994MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              15.236ns  (29.0% logic, 71.0% route), 9 logic levels.

 Constraint Details:

     15.236ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.447ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       396     2.296     R10C15B.Q0 to      R6C22D.B0 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452      R6C22D.B0 to      R6C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_562
ROUTE        17     1.689      R6C22D.F0 to     R10C26B.D1 lcd_show_char_inst/n14866
CTOF_DEL    ---     0.452     R10C26B.D1 to     R10C26B.F1 lcd_show_char_inst/char_ram_inst/SLICE_490
ROUTE         2     1.509     R10C26B.F1 to     R12C21A.D1 lcd_show_char_inst/char_ram_inst/n890_adj_689
CTOOFX_DEL  ---     0.661     R12C21A.D1 to   R12C21A.OFX0 lcd_show_char_inst/char_ram_inst/i13186/SLICE_172
ROUTE         1     1.218   R12C21A.OFX0 to     R13C18C.D1 lcd_show_char_inst/char_ram_inst/n13580
CTOF_DEL    ---     0.452     R13C18C.D1 to     R13C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     1.295     R13C18C.F1 to     R10C21C.D1 lcd_show_char_inst/char_ram_inst/n13581
CTOOFX_DEL  ---     0.661     R10C21C.D1 to   R10C21C.OFX0 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     0.000   R10C21C.OFX0 to    R10C21C.FXB lcd_show_char_inst/char_ram_inst/n12856
FXTOOFX_DE  ---     0.223    R10C21C.FXB to   R10C21C.OFX1 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     1.014   R10C21C.OFX1 to     R10C17A.D0 lcd_show_char_inst/char_ram_inst/n12859
CTOOFX_DEL  ---     0.661     R10C17A.D0 to   R10C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_262
ROUTE         1     1.792   R10C17A.OFX0 to     R12C14D.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R12C14D.A0 to     R12C14D.F0 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 lcd_show_char_inst/temp_7_N_356_0 (to sys_clk_50MHz)
                  --------
                   15.236   (29.0% logic, 71.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.675ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              15.008ns  (29.6% logic, 70.4% route), 10 logic levels.

 Constraint Details:

     15.008ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.675ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15A.CLK to     R10C15A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       499     2.024     R10C15A.Q1 to     R16C19D.D1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R16C19D.D1 to     R16C19D.F1 lcd_show_char_inst/char_ram_inst/SLICE_475
ROUTE        14     2.705     R16C19D.F1 to     R12C23A.A1 lcd_show_char_inst/n14777
CTOF_DEL    ---     0.452     R12C23A.A1 to     R12C23A.F1 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE         3     2.032     R12C23A.F1 to      R9C26A.A1 lcd_show_char_inst/char_ram_inst/n1017
CTOOFX_DEL  ---     0.661      R9C26A.A1 to    R9C26A.OFX0 lcd_show_char_inst/char_ram_inst/i12079/SLICE_253
ROUTE         1     0.000    R9C26A.OFX0 to     R9C26A.FXB lcd_show_char_inst/char_ram_inst/n12725
FXTOOFX_DE  ---     0.223     R9C26A.FXB to    R9C26A.OFX1 lcd_show_char_inst/char_ram_inst/i12079/SLICE_253
ROUTE         1     0.873    R9C26A.OFX1 to     R10C26C.A0 lcd_show_char_inst/char_ram_inst/n12816
CTOF_DEL    ---     0.452     R10C26C.A0 to     R10C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_592
ROUTE         1     0.873     R10C26C.F0 to     R10C24B.A1 lcd_show_char_inst/char_ram_inst/n12828
CTOOFX_DEL  ---     0.661     R10C24B.A1 to   R10C24B.OFX0 lcd_show_char_inst/char_ram_inst/i12191/SLICE_275
ROUTE         1     0.000   R10C24B.OFX0 to    R10C24A.FXA lcd_show_char_inst/char_ram_inst/n12837
FXTOOFX_DE  ---     0.223    R10C24A.FXA to   R10C24A.OFX1 lcd_show_char_inst/char_ram_inst/i12192/SLICE_267
ROUTE         1     1.501   R10C24A.OFX1 to     R12C16D.D0 lcd_show_char_inst/char_ram_inst/n12839
CTOF_DEL    ---     0.452     R12C16D.D0 to     R12C16D.F0 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     0.563     R12C16D.F0 to     R12C14B.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R12C14B.D0 to     R12C14B.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R12C14B.F0 to    R12C14B.DI0 lcd_show_char_inst/temp_7_N_356_2 (to sys_clk_50MHz)
                  --------
                   15.008   (29.6% logic, 70.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.714ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.969ns  (29.6% logic, 70.4% route), 10 logic levels.

 Constraint Details:

     14.969ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.714ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C14A.CLK to     R10C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       373     1.985     R10C14A.Q0 to     R16C19D.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R16C19D.B1 to     R16C19D.F1 lcd_show_char_inst/char_ram_inst/SLICE_475
ROUTE        14     2.705     R16C19D.F1 to     R12C23A.A1 lcd_show_char_inst/n14777
CTOF_DEL    ---     0.452     R12C23A.A1 to     R12C23A.F1 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE         3     2.032     R12C23A.F1 to      R9C26A.A1 lcd_show_char_inst/char_ram_inst/n1017
CTOOFX_DEL  ---     0.661      R9C26A.A1 to    R9C26A.OFX0 lcd_show_char_inst/char_ram_inst/i12079/SLICE_253
ROUTE         1     0.000    R9C26A.OFX0 to     R9C26A.FXB lcd_show_char_inst/char_ram_inst/n12725
FXTOOFX_DE  ---     0.223     R9C26A.FXB to    R9C26A.OFX1 lcd_show_char_inst/char_ram_inst/i12079/SLICE_253
ROUTE         1     0.873    R9C26A.OFX1 to     R10C26C.A0 lcd_show_char_inst/char_ram_inst/n12816
CTOF_DEL    ---     0.452     R10C26C.A0 to     R10C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_592
ROUTE         1     0.873     R10C26C.F0 to     R10C24B.A1 lcd_show_char_inst/char_ram_inst/n12828
CTOOFX_DEL  ---     0.661     R10C24B.A1 to   R10C24B.OFX0 lcd_show_char_inst/char_ram_inst/i12191/SLICE_275
ROUTE         1     0.000   R10C24B.OFX0 to    R10C24A.FXA lcd_show_char_inst/char_ram_inst/n12837
FXTOOFX_DE  ---     0.223    R10C24A.FXA to   R10C24A.OFX1 lcd_show_char_inst/char_ram_inst/i12192/SLICE_267
ROUTE         1     1.501   R10C24A.OFX1 to     R12C16D.D0 lcd_show_char_inst/char_ram_inst/n12839
CTOF_DEL    ---     0.452     R12C16D.D0 to     R12C16D.F0 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     0.563     R12C16D.F0 to     R12C14B.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R12C14B.D0 to     R12C14B.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R12C14B.F0 to    R12C14B.DI0 lcd_show_char_inst/temp_7_N_356_2 (to sys_clk_50MHz)
                  --------
                   14.969   (29.6% logic, 70.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.954ns  (29.6% logic, 70.4% route), 9 logic levels.

 Constraint Details:

     14.954ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.729ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       396     2.634     R10C15B.Q0 to     R13C24D.A0 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R13C24D.A0 to     R13C24D.F0 lcd_show_char_inst/char_ram_inst/SLICE_457
ROUTE         5     1.705     R13C24D.F0 to     R14C21C.A0 lcd_show_char_inst/char_ram_inst/n14867
CTOF_DEL    ---     0.452     R14C21C.A0 to     R14C21C.F0 lcd_show_char_inst/char_ram_inst/SLICE_702
ROUTE         1     0.873     R14C21C.F0 to     R12C21A.A0 lcd_show_char_inst/char_ram_inst/n908_adj_719
CTOOFX_DEL  ---     0.661     R12C21A.A0 to   R12C21A.OFX0 lcd_show_char_inst/char_ram_inst/i13186/SLICE_172
ROUTE         1     1.218   R12C21A.OFX0 to     R13C18C.D1 lcd_show_char_inst/char_ram_inst/n13580
CTOF_DEL    ---     0.452     R13C18C.D1 to     R13C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     1.295     R13C18C.F1 to     R10C21C.D1 lcd_show_char_inst/char_ram_inst/n13581
CTOOFX_DEL  ---     0.661     R10C21C.D1 to   R10C21C.OFX0 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     0.000   R10C21C.OFX0 to    R10C21C.FXB lcd_show_char_inst/char_ram_inst/n12856
FXTOOFX_DE  ---     0.223    R10C21C.FXB to   R10C21C.OFX1 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     1.014   R10C21C.OFX1 to     R10C17A.D0 lcd_show_char_inst/char_ram_inst/n12859
CTOOFX_DEL  ---     0.661     R10C17A.D0 to   R10C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_262
ROUTE         1     1.792   R10C17A.OFX0 to     R12C14D.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R12C14D.A0 to     R12C14D.F0 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 lcd_show_char_inst/temp_7_N_356_0 (to sys_clk_50MHz)
                  --------
                   14.954   (29.6% logic, 70.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.734ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.949ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     14.949ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.734ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15A.CLK to     R10C15A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       499     2.464     R10C15A.Q1 to     R15C24C.A1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R15C24C.A1 to     R15C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_443
ROUTE        16     2.015     R15C24C.F1 to     R14C26C.B0 lcd_show_char_inst/char_ram_inst/n14854
CTOF_DEL    ---     0.452     R14C26C.B0 to     R14C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_580
ROUTE         6     0.861     R14C26C.F0 to     R14C23C.D1 lcd_show_char_inst/n1211
CTOOFX_DEL  ---     0.661     R14C23C.D1 to   R14C23C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     0.000   R14C23C.OFX0 to    R14C23C.FXB lcd_show_char_inst/char_ram_inst/n1531
FXTOOFX_DE  ---     0.223    R14C23C.FXB to   R14C23C.OFX1 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     1.470   R14C23C.OFX1 to     R10C20B.D1 lcd_show_char_inst/char_ram_inst/n12786
CTOF_DEL    ---     0.452     R10C20B.D1 to     R10C20B.F1 lcd_show_char_inst/char_ram_inst/SLICE_764
ROUTE         1     1.393     R10C20B.F1 to     R12C22C.B0 lcd_show_char_inst/char_ram_inst/n12796
CTOOFX_DEL  ---     0.661     R12C22C.B0 to   R12C22C.OFX0 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     0.000   R12C22C.OFX0 to    R12C22C.FXB lcd_show_char_inst/char_ram_inst/n12804
FXTOOFX_DE  ---     0.223    R12C22C.FXB to   R12C22C.OFX1 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     1.281   R12C22C.OFX1 to     R12C16D.D1 lcd_show_char_inst/char_ram_inst/n12805
CTOF_DEL    ---     0.452     R12C16D.D1 to     R12C16D.F1 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     1.028     R12C16D.F1 to     R12C14B.C1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R12C14B.F1 to    R12C14B.DI1 lcd_show_char_inst/temp_7_N_356_3 (to sys_clk_50MHz)
                  --------
                   14.949   (29.7% logic, 70.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.760ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.923ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     14.923ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.760ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       396     2.438     R10C15B.Q0 to     R15C24C.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R15C24C.B1 to     R15C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_443
ROUTE        16     2.015     R15C24C.F1 to     R14C26C.B0 lcd_show_char_inst/char_ram_inst/n14854
CTOF_DEL    ---     0.452     R14C26C.B0 to     R14C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_580
ROUTE         6     0.861     R14C26C.F0 to     R14C23C.D1 lcd_show_char_inst/n1211
CTOOFX_DEL  ---     0.661     R14C23C.D1 to   R14C23C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     0.000   R14C23C.OFX0 to    R14C23C.FXB lcd_show_char_inst/char_ram_inst/n1531
FXTOOFX_DE  ---     0.223    R14C23C.FXB to   R14C23C.OFX1 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     1.470   R14C23C.OFX1 to     R10C20B.D1 lcd_show_char_inst/char_ram_inst/n12786
CTOF_DEL    ---     0.452     R10C20B.D1 to     R10C20B.F1 lcd_show_char_inst/char_ram_inst/SLICE_764
ROUTE         1     1.393     R10C20B.F1 to     R12C22C.B0 lcd_show_char_inst/char_ram_inst/n12796
CTOOFX_DEL  ---     0.661     R12C22C.B0 to   R12C22C.OFX0 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     0.000   R12C22C.OFX0 to    R12C22C.FXB lcd_show_char_inst/char_ram_inst/n12804
FXTOOFX_DE  ---     0.223    R12C22C.FXB to   R12C22C.OFX1 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     1.281   R12C22C.OFX1 to     R12C16D.D1 lcd_show_char_inst/char_ram_inst/n12805
CTOF_DEL    ---     0.452     R12C16D.D1 to     R12C16D.F1 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     1.028     R12C16D.F1 to     R12C14B.C1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R12C14B.F1 to    R12C14B.DI1 lcd_show_char_inst/temp_7_N_356_3 (to sys_clk_50MHz)
                  --------
                   14.923   (29.7% logic, 70.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.893ns  (29.8% logic, 70.2% route), 10 logic levels.

 Constraint Details:

     14.893ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.790ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C14A.CLK to     R10C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       373     2.408     R10C14A.Q0 to     R15C24C.D1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_443
ROUTE        16     2.015     R15C24C.F1 to     R14C26C.B0 lcd_show_char_inst/char_ram_inst/n14854
CTOF_DEL    ---     0.452     R14C26C.B0 to     R14C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_580
ROUTE         6     0.861     R14C26C.F0 to     R14C23C.D1 lcd_show_char_inst/n1211
CTOOFX_DEL  ---     0.661     R14C23C.D1 to   R14C23C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     0.000   R14C23C.OFX0 to    R14C23C.FXB lcd_show_char_inst/char_ram_inst/n1531
FXTOOFX_DE  ---     0.223    R14C23C.FXB to   R14C23C.OFX1 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i1531/SLICE_243
ROUTE         1     1.470   R14C23C.OFX1 to     R10C20B.D1 lcd_show_char_inst/char_ram_inst/n12786
CTOF_DEL    ---     0.452     R10C20B.D1 to     R10C20B.F1 lcd_show_char_inst/char_ram_inst/SLICE_764
ROUTE         1     1.393     R10C20B.F1 to     R12C22C.B0 lcd_show_char_inst/char_ram_inst/n12796
CTOOFX_DEL  ---     0.661     R12C22C.B0 to   R12C22C.OFX0 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     0.000   R12C22C.OFX0 to    R12C22C.FXB lcd_show_char_inst/char_ram_inst/n12804
FXTOOFX_DE  ---     0.223    R12C22C.FXB to   R12C22C.OFX1 lcd_show_char_inst/char_ram_inst/i12158/SLICE_272
ROUTE         1     1.281   R12C22C.OFX1 to     R12C16D.D1 lcd_show_char_inst/char_ram_inst/n12805
CTOF_DEL    ---     0.452     R12C16D.D1 to     R12C16D.F1 lcd_show_char_inst/char_ram_inst/SLICE_729
ROUTE         1     1.028     R12C16D.F1 to     R12C14B.C1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R12C14B.F1 to    R12C14B.DI1 lcd_show_char_inst/temp_7_N_356_3 (to sys_clk_50MHz)
                  --------
                   14.893   (29.8% logic, 70.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.893ns  (29.7% logic, 70.3% route), 9 logic levels.

 Constraint Details:

     14.893ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.790ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C14A.CLK to     R10C14A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       373     1.953     R10C14A.Q0 to      R6C22D.D0 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452      R6C22D.D0 to      R6C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_562
ROUTE        17     1.689      R6C22D.F0 to     R10C26B.D1 lcd_show_char_inst/n14866
CTOF_DEL    ---     0.452     R10C26B.D1 to     R10C26B.F1 lcd_show_char_inst/char_ram_inst/SLICE_490
ROUTE         2     1.509     R10C26B.F1 to     R12C21A.D1 lcd_show_char_inst/char_ram_inst/n890_adj_689
CTOOFX_DEL  ---     0.661     R12C21A.D1 to   R12C21A.OFX0 lcd_show_char_inst/char_ram_inst/i13186/SLICE_172
ROUTE         1     1.218   R12C21A.OFX0 to     R13C18C.D1 lcd_show_char_inst/char_ram_inst/n13580
CTOF_DEL    ---     0.452     R13C18C.D1 to     R13C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_755
ROUTE         1     1.295     R13C18C.F1 to     R10C21C.D1 lcd_show_char_inst/char_ram_inst/n13581
CTOOFX_DEL  ---     0.661     R10C21C.D1 to   R10C21C.OFX0 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     0.000   R10C21C.OFX0 to    R10C21C.FXB lcd_show_char_inst/char_ram_inst/n12856
FXTOOFX_DE  ---     0.223    R10C21C.FXB to   R10C21C.OFX1 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     1.014   R10C21C.OFX1 to     R10C17A.D0 lcd_show_char_inst/char_ram_inst/n12859
CTOOFX_DEL  ---     0.661     R10C17A.D0 to   R10C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_262
ROUTE         1     1.792   R10C17A.OFX0 to     R12C14D.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R12C14D.A0 to     R12C14D.F0 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 lcd_show_char_inst/temp_7_N_356_0 (to sys_clk_50MHz)
                  --------
                   14.893   (29.7% logic, 70.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C14A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.878ns  (29.7% logic, 70.3% route), 9 logic levels.

 Constraint Details:

     14.878ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.805ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15A.CLK to     R10C15A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       499     2.464     R10C15A.Q1 to     R15C24C.A1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R15C24C.A1 to     R15C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_443
ROUTE        16     2.015     R15C24C.F1 to     R14C26C.B0 lcd_show_char_inst/char_ram_inst/n14854
CTOF_DEL    ---     0.452     R14C26C.B0 to     R14C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_580
ROUTE         6     1.053     R14C26C.F0 to     R14C22D.D0 lcd_show_char_inst/n1211
CTOF_DEL    ---     0.452     R14C22D.D0 to     R14C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_556
ROUTE         1     1.180     R14C22D.F0 to     R12C21B.B1 lcd_show_char_inst/char_ram_inst/n14344
CTOOFX_DEL  ---     0.661     R12C21B.B1 to   R12C21B.OFX0 lcd_show_char_inst/char_ram_inst/i13728/SLICE_175
ROUTE         1     0.937   R12C21B.OFX0 to     R10C21D.A0 lcd_show_char_inst/char_ram_inst/n14347
CTOOFX_DEL  ---     0.661     R10C21D.A0 to   R10C21D.OFX0 lcd_show_char_inst/char_ram_inst/i12209/SLICE_308
ROUTE         1     0.000   R10C21D.OFX0 to    R10C21C.FXA lcd_show_char_inst/char_ram_inst/n12855
FXTOOFX_DE  ---     0.223    R10C21C.FXA to   R10C21C.OFX1 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     1.014   R10C21C.OFX1 to     R10C17A.D0 lcd_show_char_inst/char_ram_inst/n12859
CTOOFX_DEL  ---     0.661     R10C17A.D0 to   R10C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_262
ROUTE         1     1.792   R10C17A.OFX0 to     R12C14D.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R12C14D.A0 to     R12C14D.F0 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 lcd_show_char_inst/temp_7_N_356_0 (to sys_clk_50MHz)
                  --------
                   14.878   (29.7% logic, 70.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.831ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i0  (to sys_clk_50MHz +)

   Delay:              14.852ns  (29.8% logic, 70.2% route), 9 logic levels.

 Constraint Details:

     14.852ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.831ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       396     2.438     R10C15B.Q0 to     R15C24C.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R15C24C.B1 to     R15C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_443
ROUTE        16     2.015     R15C24C.F1 to     R14C26C.B0 lcd_show_char_inst/char_ram_inst/n14854
CTOF_DEL    ---     0.452     R14C26C.B0 to     R14C26C.F0 lcd_show_char_inst/char_ram_inst/SLICE_580
ROUTE         6     1.053     R14C26C.F0 to     R14C22D.D0 lcd_show_char_inst/n1211
CTOF_DEL    ---     0.452     R14C22D.D0 to     R14C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_556
ROUTE         1     1.180     R14C22D.F0 to     R12C21B.B1 lcd_show_char_inst/char_ram_inst/n14344
CTOOFX_DEL  ---     0.661     R12C21B.B1 to   R12C21B.OFX0 lcd_show_char_inst/char_ram_inst/i13728/SLICE_175
ROUTE         1     0.937   R12C21B.OFX0 to     R10C21D.A0 lcd_show_char_inst/char_ram_inst/n14347
CTOOFX_DEL  ---     0.661     R10C21D.A0 to   R10C21D.OFX0 lcd_show_char_inst/char_ram_inst/i12209/SLICE_308
ROUTE         1     0.000   R10C21D.OFX0 to    R10C21C.FXA lcd_show_char_inst/char_ram_inst/n12855
FXTOOFX_DE  ---     0.223    R10C21C.FXA to   R10C21C.OFX1 lcd_show_char_inst/char_ram_inst/i12210/SLICE_302
ROUTE         1     1.014   R10C21C.OFX1 to     R10C17A.D0 lcd_show_char_inst/char_ram_inst/n12859
CTOOFX_DEL  ---     0.661     R10C17A.D0 to   R10C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_0_i4095/SLICE_262
ROUTE         1     1.792   R10C17A.OFX0 to     R12C14D.A0 lcd_show_char_inst/rom_q_0
CTOF_DEL    ---     0.452     R12C14D.A0 to     R12C14D.F0 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R12C14D.F0 to    R12C14D.DI0 lcd_show_char_inst/temp_7_N_356_0 (to sys_clk_50MHz)
                  --------
                   14.852   (29.8% logic, 70.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R10C15B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     1.580     LPLL.CLKOP to    R12C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.994MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   64.994 MHz|   9  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 132
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;

Clock Domain: debug_led2_c_3   Source: lcd_show_char_inst/SLICE_49.Q0   Loads: 9
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7557 paths, 2 nets, and 6161 connections (98.97% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 20:50:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_502 to SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_502 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9B.CLK to       R7C9B.Q0 SLICE_502 (from sys_clk_50MHz)
ROUTE         1     0.152       R7C9B.Q0 to       R7C9B.M1 lcd_write_inst/n166 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_717 to lcd_write_inst/SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_717 to lcd_write_inst/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9C.CLK to       R8C9C.Q0 lcd_write_inst/SLICE_717 (from sys_clk_50MHz)
ROUTE         1     0.152       R8C9C.Q0 to       R8C9B.M0 lcd_write_inst/n170 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R8C9C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R8C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_774 to lcd_write_inst/SLICE_774 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_774 to lcd_write_inst/SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9B.CLK to       R9C9B.Q0 lcd_write_inst/SLICE_774 (from sys_clk_50MHz)
ROUTE         1     0.152       R9C9B.Q0 to       R9C9B.M1 lcd_write_inst/n164 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R9C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R9C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i3  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C9C.CLK to       R7C9C.Q0 lcd_write_inst/SLICE_500 (from sys_clk_50MHz)
ROUTE         1     0.152       R7C9C.Q0 to       R7C9C.M1 lcd_write_inst/n168 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C9C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C9C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_720 to lcd_show_char_inst/SLICE_720 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_720 to lcd_show_char_inst/SLICE_720:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C15C.CLK to     R14C15C.Q0 lcd_show_char_inst/SLICE_720 (from sys_clk_50MHz)
ROUTE         1     0.152     R14C15C.Q0 to     R14C15C.M1 lcd_show_char_inst/n479 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C15C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R14C15C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_501 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9A.CLK to       R8C9A.Q0 lcd_write_inst/SLICE_501 (from sys_clk_50MHz)
ROUTE         1     0.152       R8C9A.Q0 to       R8C9A.M1 lcd_write_inst/n162 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R8C9A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R8C9A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              show_string_number_ctrl_inst/cnt_ascii_num_FSM_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        show_string_number_ctrl_inst/cnt_ascii_num_FSM_i2  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_128 to SLICE_128 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_128 to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13A.CLK to     R12C13A.Q1 SLICE_128 (from sys_clk_50MHz)
ROUTE         5     0.154     R12C13A.Q1 to     R12C13A.M0 show_string_number_ctrl_inst/n290 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R12C13A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R12C13A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/state2_finish_flag_98  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/state_FSM_i0  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_613 to SLICE_614 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_613 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C7C.CLK to       R7C7C.Q0 SLICE_613 (from sys_clk_50MHz)
ROUTE         2     0.154       R7C7C.Q0 to       R7C7B.M0 lcd_write_inst/state_3_N_44_3 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C7C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to      R7C7B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i13  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_523 to lcd_show_char_inst/SLICE_523 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_523 to lcd_show_char_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C15D.CLK to     R13C15D.Q0 lcd_show_char_inst/SLICE_523 (from sys_clk_50MHz)
ROUTE         2     0.154     R13C15D.Q0 to     R13C15D.M1 lcd_show_char_inst/n467 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R13C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R13C15D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i3  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_684 to lcd_show_char_inst/SLICE_684 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_684 to lcd_show_char_inst/SLICE_684:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13D.CLK to     R10C13D.Q0 lcd_show_char_inst/SLICE_684 (from sys_clk_50MHz)
ROUTE         4     0.154     R10C13D.Q0 to     R10C13D.M1 lcd_show_char_inst/n477 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R10C13D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       132     0.668     LPLL.CLKOP to    R10C13D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 132
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;

Clock Domain: debug_led2_c_3   Source: lcd_show_char_inst/SLICE_49.Q0   Loads: 9
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7557 paths, 2 nets, and 6161 connections (98.97% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
