(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-08-16T16:29:14Z")
 (DESIGN "lesgo_g6")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "lesgo_g6")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb p_controller_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb color_sensor_ready.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\color_sensor_creg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_l_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_r_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_f_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb us_b_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_0.main_7 (3.893:3.893:3.893))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN9_1.main_7 (3.966:3.966:3.966))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_7 (4.517:4.517:4.517))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_0.main_6 (3.709:3.709:3.709))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN9_1.main_6 (2.791:2.791:2.791))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_6 (2.791:2.791:2.791))
    (INTERCONNECT MODIN12_0.q MODIN12_0.main_5 (2.789:2.789:2.789))
    (INTERCONNECT MODIN12_0.q MODIN12_1.main_5 (2.794:2.794:2.794))
    (INTERCONNECT MODIN12_0.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_5 (3.714:3.714:3.714))
    (INTERCONNECT MODIN12_1.q MODIN12_0.main_4 (3.587:3.587:3.587))
    (INTERCONNECT MODIN12_1.q MODIN12_1.main_4 (4.157:4.157:4.157))
    (INTERCONNECT MODIN12_1.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_4 (4.108:4.108:4.108))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_0.main_7 (2.621:2.621:2.621))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN12_1.main_7 (2.608:2.608:2.608))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_7 (3.546:3.546:3.546))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_0.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN12_1.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.720:3.720:3.720))
    (INTERCONNECT MODIN6_0.q MODIN6_0.main_5 (2.822:2.822:2.822))
    (INTERCONNECT MODIN6_0.q MODIN6_1.main_5 (2.824:2.824:2.824))
    (INTERCONNECT MODIN6_0.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_5 (2.823:2.823:2.823))
    (INTERCONNECT MODIN6_1.q MODIN6_0.main_4 (2.996:2.996:2.996))
    (INTERCONNECT MODIN6_1.q MODIN6_1.main_4 (2.852:2.852:2.852))
    (INTERCONNECT MODIN6_1.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_4 (2.995:2.995:2.995))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_0.main_7 (2.863:2.863:2.863))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN6_1.main_7 (2.856:2.856:2.856))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_7 (2.870:2.870:2.870))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_0.main_6 (4.657:4.657:4.657))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN6_1.main_6 (4.665:4.665:4.665))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.980:3.980:3.980))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_5 (2.628:2.628:2.628))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_5 (4.266:4.266:4.266))
    (INTERCONNECT MODIN9_0.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_5 (4.841:4.841:4.841))
    (INTERCONNECT MODIN9_1.q MODIN9_0.main_4 (3.506:3.506:3.506))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_4 (2.589:2.589:2.589))
    (INTERCONNECT MODIN9_1.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_4 (2.593:2.593:2.593))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_f_isr.interrupt (6.320:6.320:6.320))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN12_0.main_0 (10.211:10.211:10.211))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN12_1.main_0 (10.346:10.346:10.346))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN6_0.main_3 (11.255:11.255:11.255))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN6_1.main_3 (11.642:11.642:11.642))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN9_0.main_0 (10.345:10.345:10.345))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp MODIN9_1.main_0 (13.428:13.428:13.428))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_0 (8.584:8.584:8.584))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_0 (8.573:8.573:8.573))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_0 (11.270:11.270:11.270))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.reset (9.550:9.550:9.550))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.977:8.977:8.977))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.570:8.570:8.570))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:timer_enable\\.main_0 (8.574:8.574:8.574))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_b_timer\:TimerUDB\:trig_disable\\.main_0 (8.574:8.574:8.574))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_0 (7.199:7.199:7.199))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.reset (13.319:13.319:13.319))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (12.568:12.568:12.568))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (12.423:12.423:12.423))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:timer_enable\\.main_0 (12.587:12.587:12.587))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_f_timer\:TimerUDB\:trig_disable\\.main_0 (12.587:12.587:12.587))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_3 (12.161:12.161:12.161))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.reset (11.106:11.106:11.106))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (6.395:6.395:6.395))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.798:9.798:9.798))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:timer_enable\\.main_5 (9.773:9.773:9.773))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_l_timer\:TimerUDB\:trig_disable\\.main_3 (9.773:9.773:9.773))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_0 (11.900:11.900:11.900))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.reset (13.326:13.326:13.326))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (11.903:11.903:11.903))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (11.903:11.903:11.903))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:timer_enable\\.main_0 (11.871:11.871:11.871))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp \\us_r_timer\:TimerUDB\:trig_disable\\.main_0 (11.871:11.871:11.871))
    (INTERCONNECT \\us_trigger\:PWMHW\\.cmp trigger\(0\).pin_input (4.081:4.081:4.081))
    (INTERCONNECT us_f_echo\(0\).fb MODIN12_0.main_1 (7.084:7.084:7.084))
    (INTERCONNECT us_f_echo\(0\).fb MODIN12_1.main_1 (6.737:6.737:6.737))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.084:7.084:7.084))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_1 (8.440:8.440:8.440))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:capture_last\\.main_0 (8.440:8.440:8.440))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:run_mode\\.main_1 (6.714:6.714:6.714))
    (INTERCONNECT us_f_echo\(0\).fb \\us_f_timer\:TimerUDB\:timer_enable\\.main_2 (6.714:6.714:6.714))
    (INTERCONNECT us_r_echo\(0\).fb MODIN9_0.main_1 (5.726:5.726:5.726))
    (INTERCONNECT us_r_echo\(0\).fb MODIN9_1.main_1 (7.239:7.239:7.239))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.677:7.677:7.677))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_1 (7.677:7.677:7.677))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:capture_last\\.main_0 (7.677:7.677:7.677))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:run_mode\\.main_1 (8.255:8.255:8.255))
    (INTERCONNECT us_r_echo\(0\).fb \\us_r_timer\:TimerUDB\:timer_enable\\.main_2 (8.255:8.255:8.255))
    (INTERCONNECT \\motor_l_pwm\:PWMHW\\.cmp motor_l_en\(0\).pin_input (7.408:7.408:7.408))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_35.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_0 (7.165:7.165:7.165))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_3 (7.165:7.165:7.165))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:capture_last\\.main_0 (7.165:7.165:7.165))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_3 (7.874:7.874:7.874))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_3 (7.507:7.507:7.507))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:run_mode\\.main_1 (7.871:7.871:7.871))
    (INTERCONNECT us_b_echo\(0\).fb \\us_b_timer\:TimerUDB\:timer_enable\\.main_2 (7.871:7.871:7.871))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_b_isr.interrupt (7.841:7.841:7.841))
    (INTERCONNECT \\motor_r_pwm\:PWMHW\\.cmp motor_r_en\(0\).pin_input (8.697:8.697:8.697))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN12_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN6_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_b_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_f_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_l_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\us_r_timer\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_l_isr.interrupt (9.121:9.121:9.121))
    (INTERCONNECT motor_l_phaseB\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.934:5.934:5.934))
    (INTERCONNECT motor_l_phaseA\(0\).fb \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.583:6.583:6.583))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_l_quaddec\:isr\\.interrupt (7.021:7.021:7.021))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:Stsreg\\.interrupt \\motor_r_quaddec\:isr\\.interrupt (6.949:6.949:6.949))
    (INTERCONNECT motor_r_phaseA\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.543:6.543:6.543))
    (INTERCONNECT motor_r_phaseB\(0\).fb \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.272:6.272:6.272))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_l_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\motor_r_quaddec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_0 (5.404:5.404:5.404))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:reload\\.main_2 (4.063:4.063:4.063))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.381:5.381:5.381))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.reset (4.346:4.346:4.346))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.ar_0 (4.346:4.346:4.346))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.414:5.414:5.414))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (4.196:4.196:4.196))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:status_0\\.ar_0 (3.446:3.446:3.446))
    (INTERCONNECT \\color_sensor_creg\:Sync\:ctrl_reg\\.control_0 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.ar_0 (4.346:4.346:4.346))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:prevCapture\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT Net_35.q \\color_sensor_counter\:CounterUDB\:reload\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\p_controller_timer\:TimerHW\\.irq p_controller_isr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_enable\\.main_3 (6.701:6.701:6.701))
    (INTERCONNECT color_sensor_out\(0\).fb \\color_sensor_counter\:CounterUDB\:count_stored_i\\.main_0 (6.701:6.701:6.701))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.interrupt color_sensor_ready.interrupt (9.364:9.364:9.364))
    (INTERCONNECT Net_544.q Tx_1\(0\).pin_input (8.139:8.139:8.139))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (5.136:5.136:5.136))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (5.136:5.136:5.136))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.136:5.136:5.136))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (7.013:7.013:7.013))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (5.976:5.976:5.976))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (5.130:5.130:5.130))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.976:5.976:5.976))
    (INTERCONNECT us_l_echo\(0\).fb MODIN6_0.main_0 (10.454:10.454:10.454))
    (INTERCONNECT us_l_echo\(0\).fb MODIN6_1.main_0 (9.952:9.952:9.952))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_0 (9.952:9.952:9.952))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_0 (10.474:10.474:10.474))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:capture_last\\.main_0 (10.454:10.454:10.454))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:run_mode\\.main_1 (9.425:9.425:9.425))
    (INTERCONNECT us_l_echo\(0\).fb \\us_l_timer\:TimerUDB\:timer_enable\\.main_1 (9.425:9.425:9.425))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.interrupt us_r_isr.interrupt (5.471:5.471:5.471))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.924:2.924:2.924))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.748:3.748:3.748))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.748:3.748:3.748))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (6.631:6.631:6.631))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.954:3.954:3.954))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.954:3.954:3.954))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (4.348:4.348:4.348))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (7.399:7.399:7.399))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (6.513:6.513:6.513))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (6.513:6.513:6.513))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.729:4.729:4.729))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (3.820:3.820:3.820))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.729:4.729:4.729))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (3.820:3.820:3.820))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.820:3.820:3.820))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.131:7.131:7.131))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (3.187:3.187:3.187))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.187:3.187:3.187))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.379:3.379:3.379))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.662:2.662:2.662))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.379:3.379:3.379))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.662:2.662:2.662))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.389:3.389:3.389))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (3.382:3.382:3.382))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.637:2.637:2.637))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.224:2.224:2.224))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (6.318:6.318:6.318))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.223:2.223:2.223))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (6.584:6.584:6.584))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.602:6.602:6.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.235:2.235:2.235))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (5.346:5.346:5.346))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (7.368:7.368:7.368))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.346:5.346:5.346))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (7.368:7.368:7.368))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (5.346:5.346:5.346))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (7.368:7.368:7.368))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (5.346:5.346:5.346))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (9.777:9.777:9.777))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (3.141:3.141:3.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (3.141:3.141:3.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (3.141:3.141:3.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.245:2.245:2.245))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (3.141:3.141:3.141))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.868:2.868:2.868))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (7.580:7.580:7.580))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.547:4.547:4.547))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.627:2.627:2.627))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.945:4.945:4.945))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.945:4.945:4.945))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.387:4.387:4.387))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (3.704:3.704:3.704))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.785:2.785:2.785))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.704:3.704:3.704))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (3.704:3.704:3.704))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (3.094:3.094:3.094))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.094:3.094:3.094))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (3.103:3.103:3.103))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (5.949:5.949:5.949))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (5.949:5.949:5.949))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (5.949:5.949:5.949))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.637:4.637:4.637))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.750:7.750:7.750))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.191:4.191:4.191))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.214:4.214:4.214))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.660:3.660:3.660))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (2.583:2.583:2.583))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.583:2.583:2.583))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (2.583:2.583:2.583))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (3.675:3.675:3.675))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.266:5.266:5.266))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (5.256:5.256:5.256))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (5.256:5.256:5.256))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (5.256:5.256:5.256))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (4.193:4.193:4.193))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (3.511:3.511:3.511))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.511:3.511:3.511))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.511:3.511:3.511))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_544.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.587:2.587:2.587))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:prevCompare\\.main_0 (2.250:2.250:2.250))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\color_sensor_counter\:CounterUDB\:status_0\\.main_0 (2.250:2.250:2.250))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\color_sensor_counter\:CounterUDB\:count_enable\\.main_0 (3.652:3.652:3.652))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.751:3.751:3.751))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (3.452:3.452:3.452))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (2.832:2.832:2.832))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_enable\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (2.833:2.833:2.833))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:count_stored_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:count_enable\\.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:disable_run_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (5.429:5.429:5.429))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (5.977:5.977:5.977))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (10.267:10.267:10.267))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (9.699:9.699:9.699))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:hwCapture\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (12.772:12.772:12.772))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_3 (2.865:2.865:2.865))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.q \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_1 (2.865:2.865:2.865))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:overflow_status\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.255:2.255:2.255))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:disable_run_i\\.main_2 (2.537:2.537:2.537))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_reg_i\\.main_0 (3.295:3.295:3.295))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:overflow_status\\.main_0 (2.537:2.537:2.537))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\color_sensor_counter\:CounterUDB\:reload\\.main_3 (4.195:4.195:4.195))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:hwCapture\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCapture\\.q \\color_sensor_counter\:CounterUDB\:reload\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:prevCompare\\.q \\color_sensor_counter\:CounterUDB\:status_0\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.242:3.242:3.242))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.233:3.233:3.233))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (4.282:4.282:4.282))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:reload\\.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (4.282:4.282:4.282))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:status_0\\.q \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.263:2.263:2.263))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (2.232:2.232:2.232))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.228:2.228:2.228))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\color_sensor_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.227:2.227:2.227))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_35.main_1 (4.038:4.038:4.038))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.main_0 (4.029:4.029:4.029))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\color_sensor_pwm\:PWMUDB\:status_0\\.main_1 (2.939:2.939:2.939))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:prevCompare1\\.q \\color_sensor_pwm\:PWMUDB\:status_0\\.main_0 (2.908:2.908:2.908))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q Net_35.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.916:4.916:4.916))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.459:5.459:5.459))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:status_2\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_0\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.902:2.902:2.902))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:status_2\\.q \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\color_sensor_pwm\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.658:3.658:3.658))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_2 (4.477:4.477:4.477))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.798:2.798:2.798))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.788:2.788:2.788))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:status_2\\.main_1 (4.477:4.477:4.477))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_2 (4.477:4.477:4.477))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:runmode_enable\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:trig_disable\\.q \\color_sensor_pwm\:PWMUDB\:trig_disable\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.848:3.848:3.848))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.389:4.389:4.389))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_l_quaddec\:Net_1275\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_530\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_l_quaddec\:Net_611\\.main_2 (2.763:2.763:2.763))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.665:3.665:3.665))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.238:4.238:4.238))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.346:6.346:6.346))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.672:4.672:4.672))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.124:6.124:6.124))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.659:4.659:4.659))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.659:4.659:4.659))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_l_quaddec\:Net_1275\\.main_0 (4.672:4.672:4.672))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.799:2.799:2.799))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.799:2.799:2.799))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203\\.q \\motor_l_quaddec\:Net_1203_split\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\motor_l_quaddec\:Net_1203_split\\.q \\motor_l_quaddec\:Net_1203\\.main_5 (2.298:2.298:2.298))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.467:4.467:4.467))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.873:4.873:4.873))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251\\.main_0 (5.444:5.444:5.444))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_1251_split\\.main_0 (4.727:4.727:4.727))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_530\\.main_1 (6.049:6.049:6.049))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251\\.q \\motor_l_quaddec\:Net_611\\.main_1 (6.049:6.049:6.049))
    (INTERCONNECT \\motor_l_quaddec\:Net_1251_split\\.q \\motor_l_quaddec\:Net_1251\\.main_7 (2.298:2.298:2.298))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (7.284:7.284:7.284))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.892:7.892:7.892))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1203_split\\.main_0 (4.667:4.667:4.667))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251\\.main_1 (6.905:6.905:6.905))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1251_split\\.main_1 (7.841:7.841:7.841))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:Net_1260\\.main_0 (4.692:4.692:4.692))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_2 (6.105:6.105:6.105))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_0 (6.905:6.905:6.905))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_0 (4.692:4.692:4.692))
    (INTERCONNECT \\motor_l_quaddec\:Net_1260\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_0 (7.330:7.330:7.330))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_530\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\motor_l_quaddec\:Net_1275\\.q \\motor_l_quaddec\:Net_611\\.main_0 (2.910:2.910:2.910))
    (INTERCONNECT \\motor_l_quaddec\:Net_530\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\motor_l_quaddec\:Net_611\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.327:2.327:2.327))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203\\.main_2 (5.678:5.678:5.678))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1203_split\\.main_4 (5.121:5.121:5.121))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251\\.main_4 (3.283:3.283:3.283))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1251_split\\.main_4 (4.130:4.130:4.130))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:Net_1260\\.main_1 (5.678:5.678:5.678))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:Stsreg\\.status_3 (5.573:5.573:5.573))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_3 (3.283:3.283:3.283))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_3 (5.678:5.678:5.678))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:error\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_3 (4.687:4.687:4.687))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_0 (6.024:6.024:6.024))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_2 (4.660:4.660:4.660))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_2 (5.576:5.576:5.576))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_2 (4.277:4.277:4.277))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_1 (5.576:5.576:5.576))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_1 (6.024:6.024:6.024))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_1 (4.303:4.303:4.303))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203\\.main_1 (4.091:4.091:4.091))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1203_split\\.main_3 (4.114:4.114:4.114))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251\\.main_3 (5.362:5.362:5.362))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:Net_1251_split\\.main_3 (5.329:5.329:5.329))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_2 (5.362:5.362:5.362))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (2.290:2.290:2.290))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_2 (4.091:4.091:4.091))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_2 (5.367:5.367:5.367))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203\\.main_4 (4.173:4.173:4.173))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1203_split\\.main_6 (3.624:3.624:3.624))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251\\.main_6 (5.728:5.728:5.728))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1251_split\\.main_6 (5.160:5.160:5.160))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:Net_1260\\.main_3 (4.173:4.173:4.173))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_5 (5.728:5.728:5.728))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_5 (4.173:4.173:4.173))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_0\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_5 (4.767:4.767:4.767))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203\\.main_3 (4.005:4.005:4.005))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1203_split\\.main_5 (3.869:3.869:3.869))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251\\.main_5 (2.961:2.961:2.961))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1251_split\\.main_5 (3.080:3.080:3.080))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:Net_1260\\.main_2 (4.005:4.005:4.005))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:error\\.main_4 (2.961:2.961:2.961))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_0\\.main_4 (4.005:4.005:4.005))
    (INTERCONNECT \\motor_l_quaddec\:bQuadDec\:state_1\\.q \\motor_l_quaddec\:bQuadDec\:state_1\\.main_4 (3.081:3.081:3.081))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.673:6.673:6.673))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.673:6.673:6.673))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (6.234:6.234:6.234))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (4.619:4.619:4.619))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (5.165:5.165:5.165))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_2 (3.247:3.247:3.247))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.247:3.247:3.247))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\motor_r_quaddec\:Net_1275\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.927:2.927:2.927))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.629:2.629:2.629))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_530\\.main_2 (3.403:3.403:3.403))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:prevCompare\\.q \\motor_r_quaddec\:Net_611\\.main_2 (3.403:3.403:3.403))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.863:3.863:3.863))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.408:4.408:4.408))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_0\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.330:6.330:6.330))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.740:4.740:4.740))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (8.776:8.776:8.776))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.956:5.956:5.956))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.956:5.956:5.956))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\motor_r_quaddec\:Net_1275\\.main_0 (4.740:4.740:4.740))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_2\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.905:2.905:2.905))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.900:2.900:2.900))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.207:3.207:3.207))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.207:3.207:3.207))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203\\.q \\motor_r_quaddec\:Net_1203_split\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\motor_r_quaddec\:Net_1203_split\\.q \\motor_r_quaddec\:Net_1203\\.main_5 (2.292:2.292:2.292))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.262:8.262:8.262))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (8.828:8.828:8.828))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_1251_split\\.main_0 (4.021:4.021:4.021))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_530\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251\\.q \\motor_r_quaddec\:Net_611\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\motor_r_quaddec\:Net_1251_split\\.q \\motor_r_quaddec\:Net_1251\\.main_7 (2.922:2.922:2.922))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:reload\\.main_0 (4.772:4.772:4.772))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.114:4.114:4.114))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1203_split\\.main_0 (4.765:4.765:4.765))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251\\.main_1 (10.408:10.408:10.408))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1251_split\\.main_1 (8.397:8.397:8.397))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:Net_1260\\.main_0 (4.772:4.772:4.772))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_2 (11.363:11.363:11.363))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_0 (4.083:4.083:4.083))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_0 (11.339:11.339:11.339))
    (INTERCONNECT \\motor_r_quaddec\:Net_1260\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_0 (11.339:11.339:11.339))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_530\\.main_0 (6.938:6.938:6.938))
    (INTERCONNECT \\motor_r_quaddec\:Net_1275\\.q \\motor_r_quaddec\:Net_611\\.main_0 (6.938:6.938:6.938))
    (INTERCONNECT \\motor_r_quaddec\:Net_530\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\motor_r_quaddec\:Net_611\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203\\.main_2 (4.266:4.266:4.266))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1203_split\\.main_4 (4.287:4.287:4.287))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251\\.main_4 (10.480:10.480:10.480))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1251_split\\.main_4 (8.208:8.208:8.208))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:Net_1260\\.main_1 (3.592:3.592:3.592))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:Stsreg\\.status_3 (11.039:11.039:11.039))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_3 (4.266:4.266:4.266))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_3 (10.997:10.997:10.997))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:error\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_3 (10.997:10.997:10.997))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.809:6.809:6.809))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_0 (6.798:6.798:6.798))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.main_0 (3.654:3.654:3.654))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_1 (3.654:3.654:3.654))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_0 (5.872:5.872:5.872))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_2 (5.307:5.307:5.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_2 (6.767:6.767:6.767))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_2 (7.553:7.553:7.553))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_1 (5.872:5.872:5.872))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.main_3 (3.473:3.473:3.473))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_1 (7.544:7.544:7.544))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_A_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_1 (7.544:7.544:7.544))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_0\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_1\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_delayed_2\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203\\.main_1 (8.503:8.503:8.503))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1203_split\\.main_3 (8.516:8.516:8.516))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251\\.main_3 (5.933:5.933:5.933))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:Net_1251_split\\.main_3 (6.811:6.811:6.811))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_2 (8.503:8.503:8.503))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.main_3 (4.387:4.387:4.387))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_2 (6.865:6.865:6.865))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:quad_B_filt\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_2 (6.865:6.865:6.865))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203\\.main_4 (8.315:8.315:8.315))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1203_split\\.main_6 (8.759:8.759:8.759))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251\\.main_6 (4.244:4.244:4.244))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1251_split\\.main_6 (5.238:5.238:5.238))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:Net_1260\\.main_3 (9.324:9.324:9.324))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_5 (8.315:8.315:8.315))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_5 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_0\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_5 (2.619:2.619:2.619))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203\\.main_3 (9.874:9.874:9.874))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1203_split\\.main_5 (9.176:9.176:9.176))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251\\.main_5 (4.705:4.705:4.705))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1251_split\\.main_5 (5.621:5.621:5.621))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:Net_1260\\.main_2 (9.873:9.873:9.873))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:error\\.main_4 (9.874:9.874:9.874))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_0\\.main_4 (3.801:3.801:3.801))
    (INTERCONNECT \\motor_r_quaddec\:bQuadDec\:state_1\\.q \\motor_r_quaddec\:bQuadDec\:state_1\\.main_4 (3.801:3.801:3.801))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_fifo_load\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.611:2.611:2.611))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capt_int_temp\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.466:3.466:3.466))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_4 (3.466:3.466:3.466))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_4 (3.189:3.189:3.189))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:capture_last\\.q \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_4 (4.772:4.772:4.772))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.104:3.104:3.104))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_2 (3.093:3.093:3.093))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_2 (3.993:3.993:3.993))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_1 (3.879:3.879:3.879))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_1 (4.443:4.443:4.443))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_1 (4.357:4.357:4.357))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:run_mode\\.main_0 (2.926:2.926:2.926))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_b_timer\:TimerUDB\:timer_enable\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_0\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_7 (2.584:2.584:2.584))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_0\\.q \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_7 (2.581:2.581:2.581))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_0\\.q \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_7 (3.473:3.473:3.473))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_1\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_6 (3.455:3.455:3.455))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_1\\.q \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_6 (3.473:3.473:3.473))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:int_capt_count_1\\.q \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_6 (2.529:2.529:2.529))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.075:3.075:3.075))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:status_tc\\.main_1 (3.080:3.080:3.080))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:timer_enable\\.main_5 (3.080:3.080:3.080))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_b_timer\:TimerUDB\:trig_disable\\.main_3 (3.080:3.080:3.080))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:status_tc\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_4 (2.318:2.318:2.318))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:run_mode\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:status_tc\\.q \\us_b_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.947:3.947:3.947))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:capt_int_temp\\.main_5 (3.947:3.947:3.947))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:int_capt_count_0\\.main_5 (4.089:4.089:4.089))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:int_capt_count_1\\.main_5 (4.970:4.970:4.970))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.094:4.094:4.094))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.891:3.891:3.891))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_3 (3.940:3.940:3.940))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:timer_enable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_1 (3.940:3.940:3.940))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:timer_enable\\.main_6 (2.292:2.292:2.292))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:trig_disable\\.q \\us_b_timer\:TimerUDB\:trig_disable\\.main_4 (2.292:2.292:2.292))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (2.616:2.616:2.616))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_fifo_load\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (2.615:2.615:2.615))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capt_int_temp\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN12_0.main_2 (4.124:4.124:4.124))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q MODIN12_1.main_2 (4.684:4.684:4.684))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_1 (4.124:4.124:4.124))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:capture_last\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:run_mode\\.main_0 (2.348:2.348:2.348))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_f_timer\:TimerUDB\:timer_enable\\.main_1 (2.348:2.348:2.348))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.895:2.895:2.895))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.894:2.894:2.894))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:status_tc\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:timer_enable\\.main_5 (2.911:2.911:2.911))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_f_timer\:TimerUDB\:trig_disable\\.main_3 (2.911:2.911:2.911))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:status_tc\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:run_mode\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_2 (2.300:2.300:2.300))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:status_tc\\.q \\us_f_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.908:2.908:2.908))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN12_0.main_3 (3.752:3.752:3.752))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q MODIN12_1.main_3 (3.738:3.738:3.738))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.752:3.752:3.752))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:capt_int_temp\\.main_3 (4.678:4.678:4.678))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (3.765:3.765:3.765))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (3.744:3.744:3.744))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_3 (3.605:3.605:3.605))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:timer_enable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_1 (3.605:3.605:3.605))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:timer_enable\\.main_6 (2.314:2.314:2.314))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:trig_disable\\.q \\us_f_timer\:TimerUDB\:trig_disable\\.main_4 (2.314:2.314:2.314))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (6.487:6.487:6.487))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_fifo_load\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (8.132:8.132:8.132))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capt_int_temp\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (6.196:6.196:6.196))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q MODIN6_0.main_1 (4.450:4.450:4.450))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q MODIN6_1.main_1 (3.919:3.919:3.919))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.919:3.919:3.919))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:capture_last\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_1 (3.142:3.142:3.142))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:run_mode\\.main_0 (7.419:7.419:7.419))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_l_timer\:TimerUDB\:timer_enable\\.main_0 (7.419:7.419:7.419))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (8.842:8.842:8.842))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (8.421:8.421:8.421))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:status_tc\\.main_1 (7.840:7.840:7.840))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:timer_enable\\.main_4 (7.840:7.840:7.840))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_l_timer\:TimerUDB\:trig_disable\\.main_2 (7.840:7.840:7.840))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:status_tc\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:run_mode\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.611:3.611:3.611))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.625:3.625:3.625))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:status_tc\\.q \\us_l_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.211:5.211:5.211))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q MODIN6_0.main_2 (11.292:11.292:11.292))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q MODIN6_1.main_2 (10.638:10.638:10.638))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_fifo_load\\.main_2 (10.638:10.638:10.638))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:capt_int_temp\\.main_2 (11.302:11.302:11.302))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (7.867:7.867:7.867))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (6.113:6.113:6.113))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_2 (6.089:6.089:6.089))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:timer_enable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_0 (6.089:6.089:6.089))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:timer_enable\\.main_6 (2.310:2.310:2.310))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:trig_disable\\.q \\us_l_timer\:TimerUDB\:trig_disable\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.612:3.612:3.612))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_fifo_load\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (4.181:4.181:4.181))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capt_int_temp\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.326:2.326:2.326))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN9_0.main_2 (4.808:4.808:4.808))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q MODIN9_1.main_2 (3.184:3.184:3.184))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.462:3.462:3.462))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:capture_last\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_2 (3.462:3.462:3.462))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:run_mode\\.main_0 (2.337:2.337:2.337))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\us_r_timer\:TimerUDB\:timer_enable\\.main_1 (2.337:2.337:2.337))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (2.893:2.893:2.893))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (2.890:2.890:2.890))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:status_tc\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:timer_enable\\.main_5 (2.905:2.905:2.905))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\us_r_timer\:TimerUDB\:trig_disable\\.main_3 (2.905:2.905:2.905))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:status_tc\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_4 (2.295:2.295:2.295))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:run_mode\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.307:2.307:2.307))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:status_tc\\.q \\us_r_timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN9_0.main_3 (4.473:4.473:4.473))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q MODIN9_1.main_3 (3.559:3.559:3.559))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_fifo_load\\.main_2 (4.288:4.288:4.288))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:capt_int_temp\\.main_3 (4.288:4.288:4.288))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.717:4.717:4.717))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.262:5.262:5.262))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_3 (4.276:4.276:4.276))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:timer_enable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_1 (4.276:4.276:4.276))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:timer_enable\\.main_6 (2.297:2.297:2.297))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:trig_disable\\.q \\us_r_timer\:TimerUDB\:trig_disable\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_l_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\motor_r_pwm\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\p_controller_timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\us_trigger\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT trigger\(0\).pad_out trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_l_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\motor_r_pwm\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\p_controller_timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\us_trigger\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_l_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\motor_r_quaddec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\color_sensor_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\color_sensor_pwm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_l_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_r_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_f_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\us_b_timer\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\).pad_out motor_l_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_l_en\(0\)_PAD motor_l_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\).pad_out motor_r_en\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT motor_r_en\(0\)_PAD motor_r_en\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in1\(0\)_PAD motor_l_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_in2\(0\)_PAD motor_l_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in1\(0\)_PAD motor_r_in1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_in2\(0\)_PAD motor_r_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseA\(0\)_PAD motor_l_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_l_phaseB\(0\)_PAD motor_l_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseA\(0\)_PAD motor_r_phaseA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT motor_r_phaseB\(0\)_PAD motor_r_phaseB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s0\(0\)_PAD color_sensor_s0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s1\(0\)_PAD color_sensor_s1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s2\(0\)_PAD color_sensor_s2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_s3\(0\)_PAD color_sensor_s3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_led\(0\)_PAD color_sensor_led\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT color_sensor_out\(0\)_PAD color_sensor_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT trigger\(0\).pad_out trigger\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT trigger\(0\)_PAD trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_l_echo\(0\)_PAD us_l_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_r_echo\(0\)_PAD us_r_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_f_echo\(0\)_PAD us_f_echo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT us_b_echo\(0\)_PAD us_b_echo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
