Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 049DC8288A0
	for <lists+qemu-devel@lfdr.de>; Tue,  9 Jan 2024 16:01:08 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rNDZt-0004TC-AF; Tue, 09 Jan 2024 09:59:41 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <irina.ryapolova@syntacore.com>)
 id 1rNDZs-0004Ss-1w; Tue, 09 Jan 2024 09:59:40 -0500
Received: from mta-04.yadro.com ([89.207.88.248])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <irina.ryapolova@syntacore.com>)
 id 1rNDZq-0007h2-6y; Tue, 09 Jan 2024 09:59:39 -0500
DKIM-Filter: OpenDKIM Filter v2.11.0 mta-04.yadro.com 25527C000E
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=syntacore.com;
 s=mta-04; t=1704812372;
 bh=HJZFCGF9tmHBYnGnlqSJ8Wes9m5d58fAWrGHT5MfzNc=;
 h=From:To:Subject:Date:Message-ID:MIME-Version:Content-Type:From;
 b=hWoQbXhYSuxDj3JhLPHgHMvsFKs/UXKkWtah4ooQ+QqnAORa/buuBEVy9igzS30yU
 xjoW1oG35UU/YHO3i+LxPR/d2Zp0P3783BmT/HGCLXAsl/PWcor04QcbUBrGxIvX8Z
 wD5MH9XdIqewPzYWf3L+0bQzo2yPb+oDg6hnKLqAIqe7pUWtyxfrDyJr3a9OTgl81J
 0vZ74hq4quYJVEx3Q7pqaHUXUravcmitSQeG7hIGAVKcBHs8aUim18bDVV/cL7FIXB
 oHtSSVNIcXm/3sQ8iioeA9KSyyC3pES2m7lYF4bI2lFhqEgR3iJ1ypCPqGklJt/DCr
 lXiJfWSK+yVtw==
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=syntacore.com;
 s=mta-03; t=1704812372;
 bh=HJZFCGF9tmHBYnGnlqSJ8Wes9m5d58fAWrGHT5MfzNc=;
 h=From:To:Subject:Date:Message-ID:MIME-Version:Content-Type:From;
 b=hEVbtjbZYVEivqjOzqMda9OmIaj5mxAXdEqcv6sy06vKajHp70CPK+LqyLWfS1toT
 KUUYmkf2oDDcJmKI/QXJqjPSIl4/Czi7E9e9rXkvlA988mRr13HGWXVVub53njSDBt
 ajQsole/Jw+GmMkW8eBHTKu89L+aG1dYVr7xW90ZtiuczQVnL4Qj+5G0u6yeON1UFT
 VLkv3USh7hgqkQf8NuWH4QERLIin7LrdBfEFREDv3AuK52i5kyopXsqwOjfOmrIp7x
 E7PTBBljjjG90vNAGEfuFASgd2eph8ljh91a/zorU616BDcVNtTR0R1MzbIRMySRFH
 FVlmrMDcu59fA==
From: Irina Ryapolova <irina.ryapolova@syntacore.com>
To: <qemu-devel@nongnu.org>
CC: <qemu-riscv@nongnu.org>, <palmer@dabbelt.com>, <alistair.francis@wdc.com>, 
 <bin.meng@windriver.com>, <liwei1518@gmail.com>,
 <dbarboza@ventanamicro.com>, 
 <zhiwei_liu@linux.alibaba.com>, Irina Ryapolova
 <irina.ryapolova@syntacore.com>
Subject: [PATCH v3 1/2] target/riscv: FIX xATP_MODE validation
Date: Tue, 9 Jan 2024 17:59:21 +0300
Message-ID: <20240109145923.37893-1-irina.ryapolova@syntacore.com>
X-Mailer: git-send-email 2.25.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: T-EXCH-08.corp.yadro.com (172.17.11.58) To
 S-Exch-01.corp.yadro.com (10.78.5.241)
Received-SPF: permerror client-ip=89.207.88.248;
 envelope-from=irina.ryapolova@syntacore.com; helo=mta-04.yadro.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_NONE=0.001,
 T_SCC_BODY_TEXT_LINE=-0.01,
 T_SPF_PERMERROR=0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

The SATP register is an SXLEN-bit read/write WARL register. It means that CSR fields are only defined
for a subset of bit encodings, but allow any value to be written while guaranteeing to return a legal
value whenever read (See riscv-privileged-20211203, SATP CSR).

For example on rv64 we are trying to write to SATP CSR val = 0x1000000000000000 (SATP_MODE = 1 - Reserved for standard use)
and after that we are trying to read SATP_CSR. We read from the SATP CSR value = 0x1000000000000000, which is not a correct
operation (return illegal value).

Signed-off-by: Irina Ryapolova <irina.ryapolova@syntacore.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
---
Changes for v2:
  -used satp_mode.map instead of satp_mode.supported
Changes for v3:
  -patch formatting corrected
---
 target/riscv/csr.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index fde7ce1a53..735fb27be7 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -1278,8 +1278,8 @@ static RISCVException read_mstatus(CPURISCVState *env, int csrno,
 
 static bool validate_vm(CPURISCVState *env, target_ulong vm)
 {
-    return (vm & 0xf) <=
-           satp_mode_max_from_map(riscv_cpu_cfg(env)->satp_mode.map);
+    uint64_t mode_supported = riscv_cpu_cfg(env)->satp_mode.map;
+    return get_field(mode_supported, (1 << vm));
 }
 
 static target_ulong legalize_mpp(CPURISCVState *env, target_ulong old_mpp,
-- 
2.25.1


