\hypertarget{structALT__QSPI__TIMING__CONFIG__s}{}\section{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s Struct Reference}
\label{structALT__QSPI__TIMING__CONFIG__s}\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}


{\ttfamily \#include $<$alt\+\_\+qspi.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+t}} \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_af06ef74dd2a0472fcb662da3f8f6fc67}{clk\+\_\+phase}}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+t}} \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_ae0d5397b2c9b15e685afaf15f41eadad}{clk\+\_\+pol}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_a1b408b90b0557dc6ace91c4b583a65d7}{cs\+\_\+da}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_a816a46360c8694d834ab1288c25465b2}{cs\+\_\+dads}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_af0edba2ff209199221fcb9ad6c371a06}{cs\+\_\+eot}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_a881c932e9d97f4b3da676cc99ccbcc3a}{cs\+\_\+sot}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s_ace43abd80a5630904de1b8665e226c5c}{rd\+\_\+datacap}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Q\+S\+PI Controller Timing Configuration

This type defines the structure used to configure timing paramaters used by the Q\+S\+PI controller to communicate with a target flash device.

All timing values are defined in cycles of the S\+PI master ref clock. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_af06ef74dd2a0472fcb662da3f8f6fc67}\label{structALT__QSPI__TIMING__CONFIG__s_af06ef74dd2a0472fcb662da3f8f6fc67}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!clk\_phase@{clk\_phase}}
\index{clk\_phase@{clk\_phase}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{clk\_phase}{clk\_phase}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+t}} A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::clk\+\_\+phase}

Selects whether the clock is in an active or inactive phase outside the S\+PI word. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_ae0d5397b2c9b15e685afaf15f41eadad}\label{structALT__QSPI__TIMING__CONFIG__s_ae0d5397b2c9b15e685afaf15f41eadad}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!clk\_pol@{clk\_pol}}
\index{clk\_pol@{clk\_pol}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{clk\_pol}{clk\_pol}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+t}} A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::clk\+\_\+pol}

Selects whether the clock is quiescent low or high outside the S\+PI word. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_a1b408b90b0557dc6ace91c4b583a65d7}\label{structALT__QSPI__TIMING__CONFIG__s_a1b408b90b0557dc6ace91c4b583a65d7}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!cs\_da@{cs\_da}}
\index{cs\_da@{cs\_da}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{cs\_da}{cs\_da}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::cs\+\_\+da}

Chip Select De-\/\+Assert. Added delay in master reference clocks for the length that the master mode chip select outputs are de-\/asserted between transactions. If C\+S\+DA = {\itshape X}, then the chip select de-\/assert time will be\+: 1 sclk\+\_\+out + 1 ref\+\_\+clk + {\itshape X} ref\+\_\+clks. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_a816a46360c8694d834ab1288c25465b2}\label{structALT__QSPI__TIMING__CONFIG__s_a816a46360c8694d834ab1288c25465b2}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!cs\_dads@{cs\_dads}}
\index{cs\_dads@{cs\_dads}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{cs\_dads}{cs\_dads}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::cs\+\_\+dads}

Chip Select De-\/\+Assert Different Slaves. Delay in master reference clocks between one chip select being de-\/activated and the activation of another. This is used to ensure a quiet period between the selection of two different slaves. C\+S\+D\+A\+DS is only relevant when switching between 2 different external flash devices. If C\+S\+D\+A\+DS = {\itshape X}, then the delay will be\+: 1 sclk\+\_\+out + 3 ref\+\_\+clks + {\itshape X} ref\+\_\+clks. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_af0edba2ff209199221fcb9ad6c371a06}\label{structALT__QSPI__TIMING__CONFIG__s_af0edba2ff209199221fcb9ad6c371a06}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!cs\_eot@{cs\_eot}}
\index{cs\_eot@{cs\_eot}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{cs\_eot}{cs\_eot}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::cs\+\_\+eot}

Chip Select End Of Transfer. Delay in master reference clocks between last bit of current transaction and de-\/asserting the device chip select (n\+\_\+ss\+\_\+out). By default (when C\+S\+E\+OT=0), the chip select will be de-\/asserted on the last falling edge of sclk\+\_\+out at the completion of the current transaction. If C\+S\+E\+OT = {\itshape X}, then chip selected will de-\/assert {\itshape X} ref\+\_\+clks after the last falling edge of sclk\+\_\+out. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_a881c932e9d97f4b3da676cc99ccbcc3a}\label{structALT__QSPI__TIMING__CONFIG__s_a881c932e9d97f4b3da676cc99ccbcc3a}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!cs\_sot@{cs\_sot}}
\index{cs\_sot@{cs\_sot}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{cs\_sot}{cs\_sot}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::cs\+\_\+sot}

Chip Select Start Of Transfer. Delay in master reference clocks between setting n\+\_\+ss\+\_\+out low and first bit transfer. By default (C\+S\+S\+OT=0), chip select will be asserted half a S\+C\+LK period before the first rising edge of sclk\+\_\+out. If C\+S\+S\+OT = {\itshape X}, chip select will be asserted half an sclk\+\_\+out period before the first rising edge of sclk\+\_\+out + {\itshape X} ref\+\_\+clks. \mbox{\Hypertarget{structALT__QSPI__TIMING__CONFIG__s_ace43abd80a5630904de1b8665e226c5c}\label{structALT__QSPI__TIMING__CONFIG__s_ace43abd80a5630904de1b8665e226c5c}} 
\index{ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}!rd\_datacap@{rd\_datacap}}
\index{rd\_datacap@{rd\_datacap}!ALT\_QSPI\_TIMING\_CONFIG\_s@{ALT\_QSPI\_TIMING\_CONFIG\_s}}
\subsubsection{\texorpdfstring{rd\_datacap}{rd\_datacap}}
{\footnotesize\ttfamily uint32\+\_\+t A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s\+::rd\+\_\+datacap}

The additional number of read data capture cycles (ref\+\_\+clk) that should be applied to the internal read data capture circuit. The large clock-\/to-\/out delay of the flash memory together with trace delays as well as other device delays may impose a maximum flash clock frequency which is less than the flash memory device itself can operate at. To compensate, software should set this register to a value that guarantees robust data captures. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/contrib/hwlib/src/hwmgr/\mbox{\hyperlink{contrib_2hwlib_2src_2hwmgr_2alt__qspi_8h}{alt\+\_\+qspi.\+h}}\end{DoxyCompactItemize}
