

================================================================
== Vitis HLS Report for 'Loop_realfft_be_buffer_proc3'
================================================================
* Date:           Fri Oct 15 15:55:01 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      512|  5.110 us|  5.120 us|  511|  512|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_buffer  |      511|      511|         1|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     70|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_128_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln80_fu_178_p2  |      icmp|   0|  0|  11|           9|           2|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |ap_block_state2      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          20|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |din_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i_221_reg_114      |   9|          2|    9|         18|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  41|          9|   12|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  2|   0|    2|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_221_reg_114  |  9|   0|    9|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 12|   0|   12|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc3|  return value|
|descramble_buf_0_M_imag_V_address0  |  out|    8|   ap_memory|     descramble_buf_0_M_imag_V|         array|
|descramble_buf_0_M_imag_V_ce0       |  out|    1|   ap_memory|     descramble_buf_0_M_imag_V|         array|
|descramble_buf_0_M_imag_V_we0       |  out|    1|   ap_memory|     descramble_buf_0_M_imag_V|         array|
|descramble_buf_0_M_imag_V_d0        |  out|   16|   ap_memory|     descramble_buf_0_M_imag_V|         array|
|descramble_buf_1_M_imag_V_address0  |  out|    8|   ap_memory|     descramble_buf_1_M_imag_V|         array|
|descramble_buf_1_M_imag_V_ce0       |  out|    1|   ap_memory|     descramble_buf_1_M_imag_V|         array|
|descramble_buf_1_M_imag_V_we0       |  out|    1|   ap_memory|     descramble_buf_1_M_imag_V|         array|
|descramble_buf_1_M_imag_V_d0        |  out|   16|   ap_memory|     descramble_buf_1_M_imag_V|         array|
|din_V_TDATA                         |   in|   48|        axis|                         din_V|       pointer|
|din_V_TVALID                        |   in|    1|        axis|                         din_V|       pointer|
|din_V_TREADY                        |  out|    1|        axis|                         din_V|       pointer|
|descramble_buf_0_M_real_V_address0  |  out|    8|   ap_memory|     descramble_buf_0_M_real_V|         array|
|descramble_buf_0_M_real_V_ce0       |  out|    1|   ap_memory|     descramble_buf_0_M_real_V|         array|
|descramble_buf_0_M_real_V_we0       |  out|    1|   ap_memory|     descramble_buf_0_M_real_V|         array|
|descramble_buf_0_M_real_V_d0        |  out|   16|   ap_memory|     descramble_buf_0_M_real_V|         array|
|descramble_buf_1_M_real_V_address0  |  out|    8|   ap_memory|     descramble_buf_1_M_real_V|         array|
|descramble_buf_1_M_real_V_ce0       |  out|    1|   ap_memory|     descramble_buf_1_M_real_V|         array|
|descramble_buf_1_M_real_V_we0       |  out|    1|   ap_memory|     descramble_buf_1_M_real_V|         array|
|descramble_buf_1_M_real_V_d0        |  out|   16|   ap_memory|     descramble_buf_1_M_real_V|         array|
+------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %din_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:80]   --->   Operation 4 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_221 = phi i9 0, void %newFuncRoot, i9 %i, void, i9 0, void %.exitStub"   --->   Operation 5 'phi' 'i_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.82ns)   --->   "%i = add i9 %i_221, i9 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:80]   --->   Operation 6 'add' 'i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 9 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%din_V_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %din_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'din_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i48 %din_V_read" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %din_V_read, i32 16, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %i_221, i32 8, i32 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i8 %trunc_ln" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 14 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_real_V_addr = getelementptr i16 %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 15 'getelementptr' 'descramble_buf_0_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_real_V_addr_1 = getelementptr i16 %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 16 'getelementptr' 'descramble_buf_1_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_221, i32 0" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp, void %branch0, void %branch1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 18 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 %trunc_ln145, i8 %descramble_buf_0_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 19 'store' 'store_ln86' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 20 'br' 'br_ln86' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 %trunc_ln145, i8 %descramble_buf_1_M_real_V_addr_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 21 'store' 'store_ln86' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 22 'br' 'br_ln86' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_imag_V_addr = getelementptr i16 %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 23 'getelementptr' 'descramble_buf_0_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_imag_V_addr_1 = getelementptr i16 %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 24 'getelementptr' 'descramble_buf_1_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp, void %branch4, void %branch5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 25 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 %trunc_ln145_2, i8 %descramble_buf_0_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 26 'store' 'store_ln86' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 27 'br' 'br_ln86' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 %trunc_ln145_2, i8 %descramble_buf_1_M_imag_V_addr_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 28 'store' 'store_ln86' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:86]   --->   Operation 29 'br' 'br_ln86' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln80 = icmp_eq  i9 %i_221, i9 511" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:80]   --->   Operation 30 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void, void %.exitStub" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:80]   --->   Operation 31 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%return_ln0 = return void @_ssdm_op_Return"   --->   Operation 32 'return' 'return_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ din_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                (specinterface    ) [ 000]
br_ln80                          (br               ) [ 011]
i_221                            (phi              ) [ 001]
i                                (add              ) [ 011]
empty                            (speclooptripcount) [ 000]
specpipeline_ln0                 (specpipeline     ) [ 000]
specloopname_ln0                 (specloopname     ) [ 000]
din_V_read                       (read             ) [ 000]
trunc_ln145                      (trunc            ) [ 000]
trunc_ln145_2                    (partselect       ) [ 000]
trunc_ln                         (partselect       ) [ 000]
zext_ln86                        (zext             ) [ 000]
descramble_buf_0_M_real_V_addr   (getelementptr    ) [ 000]
descramble_buf_1_M_real_V_addr_1 (getelementptr    ) [ 000]
tmp                              (bitselect        ) [ 001]
br_ln86                          (br               ) [ 000]
store_ln86                       (store            ) [ 000]
br_ln86                          (br               ) [ 000]
store_ln86                       (store            ) [ 000]
br_ln86                          (br               ) [ 000]
descramble_buf_0_M_imag_V_addr   (getelementptr    ) [ 000]
descramble_buf_1_M_imag_V_addr_1 (getelementptr    ) [ 000]
br_ln86                          (br               ) [ 000]
store_ln86                       (store            ) [ 000]
br_ln86                          (br               ) [ 000]
store_ln86                       (store            ) [ 000]
br_ln86                          (br               ) [ 000]
icmp_ln80                        (icmp             ) [ 001]
br_ln80                          (br               ) [ 011]
return_ln0                       (return           ) [ 000]
br_ln0                           (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="din_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="48" slack="0"/>
<pin id="58" dir="0" index="1" bw="48" slack="0"/>
<pin id="59" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_V_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="descramble_buf_0_M_real_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="descramble_buf_1_M_real_V_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="8" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_real_V_addr_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln86_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln86_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="descramble_buf_0_M_imag_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="descramble_buf_1_M_imag_V_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_imag_V_addr_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln86_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln86_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_221_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_221 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_221_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_221/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln145_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="48" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln145_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="48" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln86_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln80_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="return_ln0_fu_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="38" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="69" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="132"><net_src comp="118" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="56" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="150"><net_src comp="140" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="151"><net_src comp="140" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="118" pin="6"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="118" pin="6"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="118" pin="6"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="128" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: descramble_buf_0_M_imag_V | {2 }
	Port: descramble_buf_1_M_imag_V | {2 }
	Port: din_V | {}
	Port: descramble_buf_0_M_real_V | {2 }
	Port: descramble_buf_1_M_real_V | {2 }
 - Input state : 
	Port: Loop_realfft_be_buffer_proc3 : din_V | {2 }
  - Chain level:
	State 1
	State 2
		i : 1
		trunc_ln : 1
		zext_ln86 : 2
		descramble_buf_0_M_real_V_addr : 3
		descramble_buf_1_M_real_V_addr_1 : 3
		tmp : 1
		br_ln86 : 2
		store_ln86 : 4
		store_ln86 : 4
		descramble_buf_0_M_imag_V_addr : 3
		descramble_buf_1_M_imag_V_addr_1 : 3
		br_ln86 : 2
		store_ln86 : 4
		store_ln86 : 4
		icmp_ln80 : 1
		br_ln80 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_128       |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln80_fu_178   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   | din_V_read_read_fu_56 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln145_fu_134  |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|  trunc_ln145_2_fu_140 |    0    |    0    |
|          |    trunc_ln_fu_152    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln86_fu_162   |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_170      |    0    |    0    |
|----------|-----------------------|---------|---------|
|  return  |   return_ln0_fu_184   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    25   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_221_reg_114|    9   |
|  i_reg_186  |    9   |
+-------------+--------+
|    Total    |   18   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   25   |
+-----------+--------+--------+
