Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Dec  6 15:04:46 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4791 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.964        0.000                      0                 6147        0.048        0.000                      0                 6147        3.000        0.000                       0                  4799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          4.279        0.000                      0                   80        0.183        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          1.964        0.000                      0                 6047        0.131        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        4.280        0.000                      0                   80        0.183        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        1.966        0.000                      0                 6047        0.131        0.000                      0                 6047        8.750        0.000                       0                  4740  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          4.279        0.000                      0                   80        0.109        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          5.464        0.000                      0                   13        0.103        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          5.464        0.000                      0                   13        0.103        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          1.964        0.000                      0                 6047        0.048        0.000                      0                 6047  
clk_out1_timer    clk_out1_timer_1        4.279        0.000                      0                   80        0.109        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        5.466        0.000                      0                   13        0.105        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        1.964        0.000                      0                 6047        0.048        0.000                      0                 6047  
clk_out1_timer_1  clk_out2_timer_1        5.466        0.000                      0                   13        0.105        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           5.066        0.000                      0                   15        1.185        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           5.068        0.000                      0                   15        1.187        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         5.066        0.000                      0                   15        1.185        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         5.068        0.000                      0                   15        1.187        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.288ns (27.205%)  route 3.446ns (72.795%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.551     3.780    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X8Y50          FDRE (Setup_fdre_C_R)       -0.524     8.423    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.582    -0.599    D7seg_display/clk_out1
    SLICE_X65Y25         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.330    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.070    -0.513    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.333    Inst_debounce4/delay2[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.072    -0.522    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.963%)  route 0.351ns (58.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.256    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.155    -0.056    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045    -0.011 r  UART_Wrapper/uart_baudClock_inst/baud_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.011    UART_Wrapper/uart_baudClock_inst/baud_clk_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.837    -0.853    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.224    UART_Wrapper/uart_baudClock_inst/baud_clk_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.306    Inst_debounce4/delay1[3]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.053    -0.544    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.488%)  route 0.189ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.245    Inst_debounce4/delay1[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.489    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.679%)  route 0.187ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.246    Inst_debounce4/delay1[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.066    -0.493    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X65Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.182    -0.275    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.525    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.273    Inst_debounce4/delay2[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.524    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.183    -0.273    Inst_debounce4/delay2[4]
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.070    -0.527    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.330    Inst_debounce4/delay2[1]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.011    -0.586    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y32     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y32     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 7.317ns (40.944%)  route 10.554ns (59.056%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           1.058    16.797    my_Master/HCU_Master/Y[28]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  my_Master/HCU_Master/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    16.921    my_Master/Stack_Master/R0/D[28]
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.029    18.885    my_Master/Stack_Master/R0/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 7.317ns (40.954%)  route 10.549ns (59.046%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.839    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.830    16.793    my_Master/HCU_Master/I2[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.124    16.917 r  my_Master/HCU_Master/q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.917    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][28]
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.029    18.883    my_Master/Stack_Master/R2/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 7.058ns (40.192%)  route 10.503ns (59.808%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R3/q_reg[1]/Q
                         net (fo=8, routed)           1.364     0.873    my_Master/Stack_Master/update_counter/q_reg[31]_14[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     0.997 r  my_Master/Stack_Master/update_counter/mult2_i_15/O
                         net (fo=135, routed)         2.021     3.018    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.142 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.142    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.692 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.692    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.026 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.617    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     4.920 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.920    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.321 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.321    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.655 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.336    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.639 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.639    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.015 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.015    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.338 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.291    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.597 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.597    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.147    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.261    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.595 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.441    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.744 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.744    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.294    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.516 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.092    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.391 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.824    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.948 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.892    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.041 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.877    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.232 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.758    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.882 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.732    16.614    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/D
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/WCLK
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 7.268ns (41.612%)  route 10.198ns (58.388%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.881    16.516    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 7.420ns (41.803%)  route 10.330ns (58.197%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.434    15.472    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.596 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           1.052    16.649    my_Master/HCU_Master/Y[31]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.152    16.801 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    16.801    my_Master/Stack_Master/R0/D[31]
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 7.418ns (41.886%)  route 10.292ns (58.114%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.975    16.611    my_Master/HCU_Master/I2[31]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150    16.761 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.761    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.075    18.929    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 7.193ns (41.279%)  route 10.232ns (58.721%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           0.737    16.476    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/D
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/WCLK
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X46Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.409ns  (logic 7.193ns (41.318%)  route 10.216ns (58.682%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.523    15.836    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.960 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__1/O
                         net (fo=2, routed)           0.499    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/D
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/WCLK
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.268ns (41.797%)  route 10.121ns (58.203%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.440    15.478    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.602 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.837    16.439    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 7.268ns (41.848%)  route 10.100ns (58.152%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.435    15.473    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.597 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.821    16.418    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X42Y37         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.414    next_state_reg_inv_n_0
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.075    -0.545    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.586    -0.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/Q
                         net (fo=2, routed)           0.062    -0.369    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3
    SLICE_X61Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091    -0.491    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.553    -0.628    my_Master/HCU_Master/clk_out2
    SLICE_X11Y24         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Master/HCU_Master/wr_data_reg[0]/Q
                         net (fo=64, routed)          0.115    -0.372    my_Master/HCU_Master/wr_dh[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  my_Master/HCU_Master/RAM64bit[15]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.327    my_Master/Inst_mem_Master/multi_bank[16].bank/W48_reg_rep__10_15
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.820    -0.870    my_Master/Inst_mem_Master/multi_bank[16].bank/clk_out2
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.494    my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X43Y18         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[34]/Q
                         net (fo=64, routed)          0.115    -0.369    my_Master/HCU_Master/wr_dh[34]
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.324 r  my_Master/HCU_Master/RAM64bit[63]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Inst_mem_Master/multi_bank[50].bank/W48_reg_rep__1
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[50].bank/clk_out2
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121    -0.491    my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.376%)  route 0.122ns (39.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/Q
                         net (fo=2, routed)           0.122    -0.330    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3
    SLICE_X61Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.285 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.855    -0.835    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092    -0.468    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X59Y32         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/Q
                         net (fo=2, routed)           0.132    -0.320    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[5]
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.075    -0.506    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.566    -0.615    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X13Y46         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/Q
                         net (fo=9, routed)           0.125    -0.349    UART_Wrapper/Inst_uart_dispatch/Q[0]
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.836    -0.854    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.064    -0.535    UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.557    -0.624    my_Master/HCU_Master/clk_out2
    SLICE_X51Y29         FDRE                                         r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/Q
                         net (fo=31, routed)          0.135    -0.349    my_Master/HCU_Master/out[1]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/HCU_Master/clk_out2
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120    -0.491    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X55Y22         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[33]/Q
                         net (fo=64, routed)          0.135    -0.350    my_Master/HCU_Master/wr_dh[33]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  my_Master/HCU_Master/RAM64bit[42]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.305    my_Master/Inst_mem_Master/multi_bank[49].bank/W48_reg_rep__19_4
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[49].bank/clk_out2
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.492    my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.537ns  (logic 0.167ns (31.104%)  route 0.370ns (68.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 9.129 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 9.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.550     9.369    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X42Y24         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167     9.536 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.370     9.906    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.819     9.129    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.404    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.718    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.718    
                         arrival time                           9.906    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y3      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.342    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.342    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.342    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.342    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.866    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.342    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.342    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.288ns (27.205%)  route 3.446ns (72.795%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.551     3.780    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.021    
                         clock uncertainty           -0.074     8.948    
    SLICE_X8Y50          FDRE (Setup_fdre_C_R)       -0.524     8.424    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.449    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.449    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.449    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.449    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.582    -0.599    D7seg_display/clk_out1
    SLICE_X65Y25         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.330    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.070    -0.513    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.333    Inst_debounce4/delay2[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.072    -0.522    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.963%)  route 0.351ns (58.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.256    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.155    -0.056    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045    -0.011 r  UART_Wrapper/uart_baudClock_inst/baud_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.011    UART_Wrapper/uart_baudClock_inst/baud_clk_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.837    -0.853    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.224    UART_Wrapper/uart_baudClock_inst/baud_clk_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.306    Inst_debounce4/delay1[3]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.053    -0.544    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.488%)  route 0.189ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.245    Inst_debounce4/delay1[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.489    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.679%)  route 0.187ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.246    Inst_debounce4/delay1[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.066    -0.493    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X65Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.182    -0.275    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.525    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.273    Inst_debounce4/delay2[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.524    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.183    -0.273    Inst_debounce4/delay2[4]
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.070    -0.527    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.330    Inst_debounce4/delay2[1]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.011    -0.586    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y32     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y32     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22     My_E190/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y25     D7seg_display/my_anodes_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y25     My_E190/cpt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y24     My_E190/cpt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        1.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 7.317ns (40.944%)  route 10.554ns (59.056%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           1.058    16.797    my_Master/HCU_Master/Y[28]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  my_Master/HCU_Master/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    16.921    my_Master/Stack_Master/R0/D[28]
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.029    18.887    my_Master/Stack_Master/R0/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 7.317ns (40.954%)  route 10.549ns (59.046%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.839    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.830    16.793    my_Master/HCU_Master/I2[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.124    16.917 r  my_Master/HCU_Master/q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.917    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][28]
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.082    18.856    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.029    18.885    my_Master/Stack_Master/R2/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 7.058ns (40.192%)  route 10.503ns (59.808%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R3/q_reg[1]/Q
                         net (fo=8, routed)           1.364     0.873    my_Master/Stack_Master/update_counter/q_reg[31]_14[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     0.997 r  my_Master/Stack_Master/update_counter/mult2_i_15/O
                         net (fo=135, routed)         2.021     3.018    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.142 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.142    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.692 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.692    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.026 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.617    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     4.920 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.920    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.321 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.321    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.655 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.336    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.639 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.639    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.015 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.015    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.338 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.291    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.597 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.597    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.147    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.261    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.595 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.441    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.744 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.744    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.294    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.516 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.092    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.391 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.824    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.948 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.892    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.041 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.877    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.232 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.758    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.882 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.732    16.614    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/D
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/WCLK
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.082    18.856    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 7.268ns (41.612%)  route 10.198ns (58.388%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.881    16.516    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.082    18.855    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.647    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 7.420ns (41.803%)  route 10.330ns (58.197%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.434    15.472    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.596 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           1.052    16.649    my_Master/HCU_Master/Y[31]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.152    16.801 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    16.801    my_Master/Stack_Master/R0/D[31]
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.075    18.933    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 7.418ns (41.886%)  route 10.292ns (58.114%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.975    16.611    my_Master/HCU_Master/I2[31]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150    16.761 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.761    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.082    18.856    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 7.193ns (41.279%)  route 10.232ns (58.721%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           0.737    16.476    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/D
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/WCLK
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X46Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.409ns  (logic 7.193ns (41.318%)  route 10.216ns (58.682%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.523    15.836    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.960 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__1/O
                         net (fo=2, routed)           0.499    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/D
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/WCLK
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.082    18.860    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.652    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.268ns (41.797%)  route 10.121ns (58.203%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.440    15.478    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.602 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.837    16.439    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.082    18.855    
    SLICE_X38Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.647    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 7.268ns (41.848%)  route 10.100ns (58.152%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.435    15.473    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.597 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.821    16.418    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.082    18.858    
    SLICE_X42Y37         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.414    next_state_reg_inv_n_0
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.075    -0.545    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.586    -0.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/Q
                         net (fo=2, routed)           0.062    -0.369    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3
    SLICE_X61Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091    -0.491    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.553    -0.628    my_Master/HCU_Master/clk_out2
    SLICE_X11Y24         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Master/HCU_Master/wr_data_reg[0]/Q
                         net (fo=64, routed)          0.115    -0.372    my_Master/HCU_Master/wr_dh[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  my_Master/HCU_Master/RAM64bit[15]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.327    my_Master/Inst_mem_Master/multi_bank[16].bank/W48_reg_rep__10_15
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.820    -0.870    my_Master/Inst_mem_Master/multi_bank[16].bank/clk_out2
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.494    my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X43Y18         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[34]/Q
                         net (fo=64, routed)          0.115    -0.369    my_Master/HCU_Master/wr_dh[34]
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.324 r  my_Master/HCU_Master/RAM64bit[63]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Inst_mem_Master/multi_bank[50].bank/W48_reg_rep__1
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[50].bank/clk_out2
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121    -0.491    my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.376%)  route 0.122ns (39.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/Q
                         net (fo=2, routed)           0.122    -0.330    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3
    SLICE_X61Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.285 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.855    -0.835    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092    -0.468    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X59Y32         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/Q
                         net (fo=2, routed)           0.132    -0.320    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[5]
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.075    -0.506    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.566    -0.615    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X13Y46         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/Q
                         net (fo=9, routed)           0.125    -0.349    UART_Wrapper/Inst_uart_dispatch/Q[0]
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.836    -0.854    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.064    -0.535    UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.557    -0.624    my_Master/HCU_Master/clk_out2
    SLICE_X51Y29         FDRE                                         r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/Q
                         net (fo=31, routed)          0.135    -0.349    my_Master/HCU_Master/out[1]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/HCU_Master/clk_out2
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.611    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120    -0.491    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X55Y22         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[33]/Q
                         net (fo=64, routed)          0.135    -0.350    my_Master/HCU_Master/wr_dh[33]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  my_Master/HCU_Master/RAM64bit[42]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.305    my_Master/Inst_mem_Master/multi_bank[49].bank/W48_reg_rep__19_4
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[49].bank/clk_out2
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.492    my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.537ns  (logic 0.167ns (31.104%)  route 0.370ns (68.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 9.129 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 9.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.550     9.369    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X42Y24         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167     9.536 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.370     9.906    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.819     9.129    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.404    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.718    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.718    
                         arrival time                           9.906    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y3      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y0      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y1      my_Master/Inst_mem_Master/multi_bank[10].bank/RAM64bit_reg[37]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_29_29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y45     my_Master/Stack_Master/ram3/ram_reg_0_15_30_30/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y37     my_Master/Stack_Master/ram3/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y38     my_Master/Stack_Master/ram3/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y47     my_Master/Stack_Master/ram3/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y36     my_Master/Stack_Master/ram0/ram_reg_0_15_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.288ns (27.205%)  route 3.446ns (72.795%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.551     3.780    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X8Y50          FDRE (Setup_fdre_C_R)       -0.524     8.423    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.582    -0.599    D7seg_display/clk_out1
    SLICE_X65Y25         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.330    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.070    -0.439    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.333    Inst_debounce4/delay2[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.072    -0.448    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.963%)  route 0.351ns (58.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.256    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.155    -0.056    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045    -0.011 r  UART_Wrapper/uart_baudClock_inst/baud_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.011    UART_Wrapper/uart_baudClock_inst/baud_clk_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.837    -0.853    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
                         clock pessimism              0.508    -0.344    
                         clock uncertainty            0.074    -0.270    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.150    UART_Wrapper/uart_baudClock_inst/baud_clk_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.306    Inst_debounce4/delay1[3]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.053    -0.470    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.488%)  route 0.189ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.245    Inst_debounce4/delay1[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.415    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.679%)  route 0.187ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.246    Inst_debounce4/delay1[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.066    -0.419    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X65Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.182    -0.275    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.451    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.273    Inst_debounce4/delay2[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.450    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.183    -0.273    Inst_debounce4/delay2[4]
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.070    -0.453    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.330    Inst_debounce4/delay2[1]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.011    -0.512    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.530ns  (logic 0.704ns (19.945%)  route 2.826ns (80.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.767    12.517    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.641 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.641    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.395    12.145    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.124    12.269 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.269    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.032    18.672    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.456%)  route 2.175ns (75.544%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.116    11.866    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.990 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.990    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.482%)  route 2.172ns (75.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    11.863    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.987 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    11.987    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    18.671    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.820ns  (logic 0.580ns (20.570%)  route 2.240ns (79.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.181    11.931    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.507    18.512    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.204    18.707    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.016    18.691    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.213%)  route 2.010ns (75.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     9.108    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     9.626 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           2.010    11.636    Inst_debounce4/delay1[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.760 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.760    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.504    18.509    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.907    
                         clock uncertainty           -0.204    18.704    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    18.735    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  6.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.246ns (34.586%)  route 0.465ns (65.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.465     0.016    Inst_debounce4/delay2[1]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.098     0.114 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.136%)  route 0.591ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.591     0.157    Inst_debounce4/delay1[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.202 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.202    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.204    -0.075    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     0.045    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.768%)  route 0.635ns (75.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.635     0.201    Inst_debounce4/delay1[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.246    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.204    -0.075    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     0.046    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.247ns (30.140%)  route 0.573ns (69.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.573     0.123    Inst_debounce4/delay2[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.099     0.222 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.222    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.092     0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.514     0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.204    -0.077    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.060    -0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.138%)  route 0.726ns (75.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.489     0.315    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.360 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.360    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.014    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.113%)  route 0.727ns (75.887%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.490     0.316    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.091    -0.015    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.127%)  route 0.813ns (77.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.576     0.402    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.014    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.231ns (19.443%)  route 0.957ns (80.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.591    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.231ns (17.798%)  route 1.067ns (82.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.110     0.701    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.145    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.530ns  (logic 0.704ns (19.945%)  route 2.826ns (80.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.767    12.517    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.641 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.641    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.204    18.641    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.029    18.670    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.395    12.145    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.124    12.269 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.269    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.032    18.672    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.456%)  route 2.175ns (75.544%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.116    11.866    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.990 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.990    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.482%)  route 2.172ns (75.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    11.863    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.987 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    11.987    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    18.671    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.820ns  (logic 0.580ns (20.570%)  route 2.240ns (79.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.181    11.931    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.507    18.512    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.204    18.707    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.016    18.691    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.213%)  route 2.010ns (75.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     9.108    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     9.626 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           2.010    11.636    Inst_debounce4/delay1[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.760 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.760    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.504    18.509    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.907    
                         clock uncertainty           -0.204    18.704    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    18.735    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.735    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  6.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.246ns (34.586%)  route 0.465ns (65.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.465     0.016    Inst_debounce4/delay2[1]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.098     0.114 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     0.011    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.136%)  route 0.591ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.591     0.157    Inst_debounce4/delay1[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.202 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.202    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.204    -0.075    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     0.045    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.768%)  route 0.635ns (75.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.635     0.201    Inst_debounce4/delay1[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.246    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.204    -0.075    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     0.046    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.247ns (30.140%)  route 0.573ns (69.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.573     0.123    Inst_debounce4/delay2[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.099     0.222 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.222    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.092     0.012    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.514     0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.204    -0.077    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.060    -0.017    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.138%)  route 0.726ns (75.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.489     0.315    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.360 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.360    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.014    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.113%)  route 0.727ns (75.887%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.490     0.316    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.091    -0.015    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.127%)  route 0.813ns (77.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.576     0.402    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.014    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.231ns (19.443%)  route 0.957ns (80.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.591    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.204    -0.105    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.091    -0.014    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.231ns (17.798%)  route 1.067ns (82.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.110     0.701    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.204    -0.106    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.145    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 7.317ns (40.944%)  route 10.554ns (59.056%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           1.058    16.797    my_Master/HCU_Master/Y[28]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  my_Master/HCU_Master/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    16.921    my_Master/Stack_Master/R0/D[28]
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.029    18.885    my_Master/Stack_Master/R0/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 7.317ns (40.954%)  route 10.549ns (59.046%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.839    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.830    16.793    my_Master/HCU_Master/I2[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.124    16.917 r  my_Master/HCU_Master/q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.917    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][28]
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.029    18.883    my_Master/Stack_Master/R2/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 7.058ns (40.192%)  route 10.503ns (59.808%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R3/q_reg[1]/Q
                         net (fo=8, routed)           1.364     0.873    my_Master/Stack_Master/update_counter/q_reg[31]_14[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     0.997 r  my_Master/Stack_Master/update_counter/mult2_i_15/O
                         net (fo=135, routed)         2.021     3.018    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.142 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.142    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.692 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.692    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.026 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.617    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     4.920 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.920    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.321 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.321    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.655 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.336    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.639 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.639    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.015 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.015    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.338 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.291    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.597 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.597    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.147    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.261    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.595 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.441    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.744 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.744    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.294    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.516 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.092    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.391 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.824    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.948 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.892    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.041 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.877    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.232 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.758    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.882 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.732    16.614    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/D
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/WCLK
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 7.268ns (41.612%)  route 10.198ns (58.388%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.881    16.516    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 7.420ns (41.803%)  route 10.330ns (58.197%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.434    15.472    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.596 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           1.052    16.649    my_Master/HCU_Master/Y[31]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.152    16.801 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    16.801    my_Master/Stack_Master/R0/D[31]
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 7.418ns (41.886%)  route 10.292ns (58.114%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.975    16.611    my_Master/HCU_Master/I2[31]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150    16.761 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.761    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.075    18.929    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 7.193ns (41.279%)  route 10.232ns (58.721%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           0.737    16.476    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/D
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/WCLK
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X46Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.409ns  (logic 7.193ns (41.318%)  route 10.216ns (58.682%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.523    15.836    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.960 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__1/O
                         net (fo=2, routed)           0.499    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/D
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/WCLK
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.268ns (41.797%)  route 10.121ns (58.203%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.440    15.478    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.602 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.837    16.439    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 7.268ns (41.848%)  route 10.100ns (58.152%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.435    15.473    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.597 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.821    16.418    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X42Y37         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.414    next_state_reg_inv_n_0
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.075    -0.462    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.586    -0.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/Q
                         net (fo=2, routed)           0.062    -0.369    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3
    SLICE_X61Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091    -0.408    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.553    -0.628    my_Master/HCU_Master/clk_out2
    SLICE_X11Y24         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Master/HCU_Master/wr_data_reg[0]/Q
                         net (fo=64, routed)          0.115    -0.372    my_Master/HCU_Master/wr_dh[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  my_Master/HCU_Master/RAM64bit[15]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.327    my_Master/Inst_mem_Master/multi_bank[16].bank/W48_reg_rep__10_15
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.820    -0.870    my_Master/Inst_mem_Master/multi_bank[16].bank/clk_out2
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.084    -0.532    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.411    my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X43Y18         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[34]/Q
                         net (fo=64, routed)          0.115    -0.369    my_Master/HCU_Master/wr_dh[34]
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.324 r  my_Master/HCU_Master/RAM64bit[63]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Inst_mem_Master/multi_bank[50].bank/W48_reg_rep__1
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[50].bank/clk_out2
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121    -0.408    my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.376%)  route 0.122ns (39.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/Q
                         net (fo=2, routed)           0.122    -0.330    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3
    SLICE_X61Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.285 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.855    -0.835    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X59Y32         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/Q
                         net (fo=2, routed)           0.132    -0.320    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[5]
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.075    -0.423    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.566    -0.615    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X13Y46         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/Q
                         net (fo=9, routed)           0.125    -0.349    UART_Wrapper/Inst_uart_dispatch/Q[0]
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.836    -0.854    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.064    -0.452    UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.557    -0.624    my_Master/HCU_Master/clk_out2
    SLICE_X51Y29         FDRE                                         r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/Q
                         net (fo=31, routed)          0.135    -0.349    my_Master/HCU_Master/out[1]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/HCU_Master/clk_out2
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120    -0.408    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X55Y22         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[33]/Q
                         net (fo=64, routed)          0.135    -0.350    my_Master/HCU_Master/wr_dh[33]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  my_Master/HCU_Master/RAM64bit[42]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.305    my_Master/Inst_mem_Master/multi_bank[49].bank/W48_reg_rep__19_4
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[49].bank/clk_out2
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.409    my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.537ns  (logic 0.167ns (31.104%)  route 0.370ns (68.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 9.129 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 9.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.550     9.369    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X42Y24         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167     9.536 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.370     9.906    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.819     9.129    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.404    
                         clock uncertainty            0.084     9.487    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.801    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.801    
                         arrival time                           9.906    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.288ns (25.680%)  route 3.728ns (74.320%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.832     4.062    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.451     8.456    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y49          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.484     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.524     8.341    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.341    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 1.288ns (27.205%)  route 3.446ns (72.795%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.551     3.780    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y50          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[10]/C
                         clock pessimism              0.576     9.021    
                         clock uncertainty           -0.074     8.947    
    SLICE_X8Y50          FDRE (Setup_fdre_C_R)       -0.524     8.423    UART_Wrapper/uart_baudClock_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.288ns (27.268%)  route 3.435ns (72.732%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.558    -0.954    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.314     0.878    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.124     1.002 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.831     1.833    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.124     1.957 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.957    UART_Wrapper/uart_baudClock_inst/i__carry_i_2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.355 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.750     3.105    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X8Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.229 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.540     3.769    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.441     8.445    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.601     9.046    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y51          FDRE (Setup_fdre_C_R)       -0.524     8.448    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  4.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.582    -0.599    D7seg_display/clk_out1
    SLICE_X65Y25         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.330    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X65Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.070    -0.439    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.333    Inst_debounce4/delay2[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.072    -0.448    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.254ns (41.963%)  route 0.351ns (58.037%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.565    -0.616    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y51          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  UART_Wrapper/uart_baudClock_inst/count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.256    UART_Wrapper/uart_baudClock_inst/count_reg__0[6]
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.045    -0.211 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_3/O
                         net (fo=2, routed)           0.155    -0.056    UART_Wrapper/uart_baudClock_inst/count[10]_i_3_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.045    -0.011 r  UART_Wrapper/uart_baudClock_inst/baud_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.011    UART_Wrapper/uart_baudClock_inst/baud_clk_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.837    -0.853    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X8Y48          FDRE                                         r  UART_Wrapper/uart_baudClock_inst/baud_clk_reg/C
                         clock pessimism              0.508    -0.344    
                         clock uncertainty            0.074    -0.270    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.150    UART_Wrapper/uart_baudClock_inst/baud_clk_reg
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.203%)  route 0.128ns (43.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.306    Inst_debounce4/delay1[3]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.053    -0.470    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.488%)  route 0.189ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.245    Inst_debounce4/delay1[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.415    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.679%)  route 0.187ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.187    -0.246    Inst_debounce4/delay1[2]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.274    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.066    -0.419    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.583    -0.598    My_E190/clk_out1
    SLICE_X65Y26         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.182    -0.275    My_E190/Q1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    My_E190/clk_out1
    SLICE_X64Y26         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.060    -0.451    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.587    -0.594    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.180    -0.273    Inst_debounce4/delay2[0]
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.856    -0.834    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.070    -0.450    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.183    -0.273    Inst_debounce4/delay2[4]
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.070    -0.453    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.330    Inst_debounce4/delay2[1]
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.011    -0.512    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.530ns  (logic 0.704ns (19.945%)  route 2.826ns (80.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.767    12.517    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.641 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.641    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.395    12.145    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.124    12.269 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.269    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.032    18.674    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.456%)  route 2.175ns (75.544%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.116    11.866    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.990 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.990    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.482%)  route 2.172ns (75.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    11.863    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.987 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    11.987    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    18.673    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.820ns  (logic 0.580ns (20.570%)  route 2.240ns (79.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.181    11.931    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.507    18.512    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.202    18.709    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.016    18.693    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.213%)  route 2.010ns (75.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     9.108    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     9.626 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           2.010    11.636    Inst_debounce4/delay1[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.760 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.760    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.504    18.509    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.907    
                         clock uncertainty           -0.202    18.706    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    18.737    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.246ns (34.586%)  route 0.465ns (65.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.465     0.016    Inst_debounce4/delay2[1]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.098     0.114 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.136%)  route 0.591ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.591     0.157    Inst_debounce4/delay1[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.202 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.202    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.202    -0.077    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     0.043    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.768%)  route 0.635ns (75.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.635     0.201    Inst_debounce4/delay1[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.246    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.202    -0.077    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     0.044    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.247ns (30.140%)  route 0.573ns (69.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.573     0.123    Inst_debounce4/delay2[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.099     0.222 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.222    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.092     0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.514     0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.202    -0.079    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.060    -0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.138%)  route 0.726ns (75.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.489     0.315    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.360 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.360    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.016    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.113%)  route 0.727ns (75.887%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.490     0.316    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.091    -0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.127%)  route 0.813ns (77.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.576     0.402    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.231ns (19.443%)  route 0.957ns (80.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.591    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.091    -0.016    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.231ns (17.798%)  route 1.067ns (82.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.110     0.701    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.147    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 7.317ns (40.944%)  route 10.554ns (59.056%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           1.058    16.797    my_Master/HCU_Master/Y[28]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  my_Master/HCU_Master/q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    16.921    my_Master/Stack_Master/R0/D[28]
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y36         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[28]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.029    18.885    my_Master/Stack_Master/R0/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 7.317ns (40.954%)  route 10.549ns (59.046%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.839    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.830    16.793    my_Master/HCU_Master/I2[28]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.124    16.917 r  my_Master/HCU_Master/q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.917    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][28]
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X36Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[28]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.029    18.883    my_Master/Stack_Master/R2/q_reg[28]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -16.917    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.561ns  (logic 7.058ns (40.192%)  route 10.503ns (59.808%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.565    -0.947    my_Master/Stack_Master/R3/clk_out2
    SLICE_X43Y42         FDRE                                         r  my_Master/Stack_Master/R3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/R3/q_reg[1]/Q
                         net (fo=8, routed)           1.364     0.873    my_Master/Stack_Master/update_counter/q_reg[31]_14[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.124     0.997 r  my_Master/Stack_Master/update_counter/mult2_i_15/O
                         net (fo=135, routed)         2.021     3.018    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X62Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.142 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.142    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.692 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.692    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.026 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.617    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     4.920 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     4.920    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.321 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.321    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.655 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.336    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.639 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.639    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.015 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.015    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.338 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.291    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.597 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.597    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.147 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.147    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.261 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.261    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.595 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.441    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.744 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.744    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.294    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.516 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.092    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.391 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.824    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.948 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.892    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.041 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.877    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.232 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.526    15.758    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.882 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__0/O
                         net (fo=2, routed)           0.732    16.614    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/D
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/WCLK
    SLICE_X34Y38         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    my_Master/Stack_Master/ram2/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -16.614    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 7.268ns (41.612%)  route 10.198ns (58.388%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.881    16.516    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y36         RAMS32                                       r  my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.516    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R0/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 7.420ns (41.803%)  route 10.330ns (58.197%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.434    15.472    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.596 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           1.052    16.649    my_Master/HCU_Master/Y[31]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.152    16.801 r  my_Master/HCU_Master/q[31]_i_2__0/O
                         net (fo=1, routed)           0.000    16.801    my_Master/Stack_Master/R0/D[31]
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/R0/clk_out2
    SLICE_X45Y35         FDRE                                         r  my_Master/Stack_Master/R0/q_reg[31]/C
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.075    18.931    my_Master/Stack_Master/R0/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 7.418ns (41.886%)  route 10.292ns (58.114%))
  Logic Levels:           23  (CARRY4=11 LUT2=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.474    15.512    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.636 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__0/O
                         net (fo=2, routed)           0.975    16.611    my_Master/HCU_Master/I2[31]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150    16.761 r  my_Master/HCU_Master/q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.761    my_Master/Stack_Master/R2/FSM_onehot_current_state_reg[2][31]
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    my_Master/Stack_Master/R2/clk_out2
    SLICE_X39Y37         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[31]/C
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.075    18.929    my_Master/Stack_Master/R2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -16.761    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.425ns  (logic 7.193ns (41.279%)  route 10.232ns (58.721%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.302    15.615    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.739 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__2/O
                         net (fo=2, routed)           0.737    16.476    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/D
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/WCLK
    SLICE_X46Y36         RAMS32                                       r  my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X46Y36         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram0/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.476    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.409ns  (logic 7.193ns (41.318%)  route 10.216ns (58.682%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.597 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[0]
                         net (fo=1, routed)           0.575    12.172    my_Master/HCU_Master/plusOp[28]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.471 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_19/O
                         net (fo=1, routed)           0.433    12.904    my_Master/HCU_Master/ram_reg_0_15_28_28_i_19_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124    13.028 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_10/O
                         net (fo=1, routed)           0.945    13.973    my_Master/HCU_Master/ram_reg_0_15_28_28_i_10_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.149    14.122 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_5/O
                         net (fo=1, routed)           0.836    14.958    my_Master/HCU_Master/ram_reg_0_15_28_28_i_5_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.355    15.313 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_2/O
                         net (fo=4, routed)           0.523    15.836    my_Master/HCU_Master/Tbusst[28]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.960 r  my_Master/HCU_Master/ram_reg_0_15_28_28_i_1__1/O
                         net (fo=2, routed)           0.499    16.459    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/D
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.445    18.450    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/WCLK
    SLICE_X38Y45         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism              0.492    18.941    
                         clock uncertainty           -0.084    18.858    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.650    my_Master/Stack_Master/ram1/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.389ns  (logic 7.268ns (41.797%)  route 10.121ns (58.203%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.440    15.478    my_Master/HCU_Master/Tbusst[31]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.602 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.837    16.439    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/D
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/WCLK
    SLICE_X38Y35         RAMS32                                       r  my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.936    
                         clock uncertainty           -0.084    18.853    
    SLICE_X38Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.645    my_Master/Stack_Master/ram1/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/R2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.368ns  (logic 7.268ns (41.848%)  route 10.100ns (58.152%))
  Logic Levels:           22  (CARRY4=11 LUT2=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.562    -0.950    my_Master/Stack_Master/R2/clk_out2
    SLICE_X35Y40         FDRE                                         r  my_Master/Stack_Master/R2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  my_Master/Stack_Master/R2/q_reg[8]/Q
                         net (fo=8, routed)           1.457     0.927    my_Master/Stack_Master/update_counter/q_reg[31]_15[8]
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.296     1.223 r  my_Master/Stack_Master/update_counter/mult2_i_8/O
                         net (fo=52, routed)          1.876     3.099    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/B[8]
    SLICE_X62Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     3.223    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.773 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.773    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[4]_3
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.590     4.697    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[4].carrychain[5].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.303     5.000 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     5.000    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_11_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.401 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.401    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.735 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17/O[1]
                         net (fo=2, routed)           0.682     6.417    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_17_n_6
    SLICE_X56Y47         LUT2 (Prop_lut2_I0_O)        0.303     6.720 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.720    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_17_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.096 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.096    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_11_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.419 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12/O[1]
                         net (fo=1, routed)           0.953     8.372    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_12_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.306     8.678 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.678    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.228 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.228    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.342    my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.676 r  my_Master/Mmul16.Inst_IP_mul16/mult2/U0/i_mult/gLUT.gLUT_speed.iLUT/P[24]_INST_0/O[1]
                         net (fo=1, routed)           0.847    10.522    my_Master/Mmul16.Inst_IP_mul16/mul2[25]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.303    10.825 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39/O
                         net (fo=1, routed)           0.000    10.825    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_39_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.375 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.375    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_27_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.688 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_27/O[3]
                         net (fo=1, routed)           0.480    12.168    my_Master/HCU_Master/plusOp[31]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.306    12.474 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_19/O
                         net (fo=1, routed)           0.433    12.907    my_Master/HCU_Master/ram_reg_0_15_31_31_i_19_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.031 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_10/O
                         net (fo=1, routed)           0.573    13.604    my_Master/HCU_Master/ram_reg_0_15_31_31_i_10_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.753 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_5/O
                         net (fo=1, routed)           0.953    14.706    my_Master/HCU_Master/ram_reg_0_15_31_31_i_5_n_0
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.332    15.038 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_2/O
                         net (fo=4, routed)           0.435    15.473    my_Master/HCU_Master/Tbusst[31]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124    15.597 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1/O
                         net (fo=2, routed)           0.821    16.418    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.443    18.448    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X42Y37         RAMS32                                       r  my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.939    
                         clock uncertainty           -0.084    18.856    
    SLICE_X42Y37         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    my_Master/Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  2.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.065    -0.414    next_state_reg_inv_n_0
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.830    -0.860    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.075    -0.462    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.586    -0.595    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3_reg/Q
                         net (fo=2, routed)           0.062    -0.369    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q3
    SLICE_X61Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.324 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[4]
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.084    -0.499    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091    -0.408    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.553    -0.628    my_Master/HCU_Master/clk_out2
    SLICE_X11Y24         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_Master/HCU_Master/wr_data_reg[0]/Q
                         net (fo=64, routed)          0.115    -0.372    my_Master/HCU_Master/wr_dh[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.327 r  my_Master/HCU_Master/RAM64bit[15]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.327    my_Master/Inst_mem_Master/multi_bank[16].bank/W48_reg_rep__10_15
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.820    -0.870    my_Master/Inst_mem_Master/multi_bank[16].bank/clk_out2
    SLICE_X10Y24         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.084    -0.532    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121    -0.411    my_Master/Inst_mem_Master/multi_bank[16].bank/RAM64bit_reg[15]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.696%)  route 0.115ns (38.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X43Y18         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[34]/Q
                         net (fo=64, routed)          0.115    -0.369    my_Master/HCU_Master/wr_dh[34]
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.324 r  my_Master/HCU_Master/RAM64bit[63]_i_1__28/O
                         net (fo=1, routed)           0.000    -0.324    my_Master/Inst_mem_Master/multi_bank[50].bank/W48_reg_rep__1
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[50].bank/clk_out2
    SLICE_X42Y18         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.121    -0.408    my_Master/Inst_mem_Master/multi_bank[50].bank/RAM64bit_reg[63]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.376%)  route 0.122ns (39.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X62Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3_reg/Q
                         net (fo=2, routed)           0.122    -0.330    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q3
    SLICE_X61Y31         LUT3 (Prop_lut3_I1_O)        0.045    -0.285 r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.285    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/D[3]
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.855    -0.835    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/clk_out2
    SLICE_X61Y31         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092    -0.385    my_Master/Mwaitbtn.Inst_IPwaitBt/BufO_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.588    -0.593    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X59Y32         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[5]/Q
                         net (fo=2, routed)           0.132    -0.320    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/qbus[5]
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/clk_out2
    SLICE_X58Y30         FDRE                                         r  my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.075    -0.423    my_Master/Mrdm.Inst_IP_Rdm/Inst_rdm/r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.566    -0.615    UART_Wrapper/Inst_uart_rx/buf8/clk_out2
    SLICE_X13Y46         FDRE                                         r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  UART_Wrapper/Inst_uart_rx/buf8/q_tmp_reg[0]/Q
                         net (fo=9, routed)           0.125    -0.349    UART_Wrapper/Inst_uart_dispatch/Q[0]
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.836    -0.854    UART_Wrapper/Inst_uart_dispatch/clk_out2
    SLICE_X14Y45         FDRE                                         r  UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]/C
                         clock pessimism              0.254    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.064    -0.452    UART_Wrapper/Inst_uart_dispatch/buf64_reg[63]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.557    -0.624    my_Master/HCU_Master/clk_out2
    SLICE_X51Y29         FDRE                                         r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_Master/HCU_Master/FSM_sequential_etat_reg[1]/Q
                         net (fo=31, routed)          0.135    -0.349    my_Master/HCU_Master/out[1]
    SLICE_X50Y29         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    my_Master/HCU_Master/clk_out2
    SLICE_X50Y29         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.611    
                         clock uncertainty            0.084    -0.528    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120    -0.408    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/wr_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.556    -0.625    my_Master/HCU_Master/clk_out2
    SLICE_X55Y22         FDRE                                         r  my_Master/HCU_Master/wr_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  my_Master/HCU_Master/wr_data_reg[33]/Q
                         net (fo=64, routed)          0.135    -0.350    my_Master/HCU_Master/wr_dh[33]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  my_Master/HCU_Master/RAM64bit[42]_i_1__29/O
                         net (fo=1, routed)           0.000    -0.305    my_Master/Inst_mem_Master/multi_bank[49].bank/W48_reg_rep__19_4
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.824    -0.866    my_Master/Inst_mem_Master/multi_bank[49].bank/clk_out2
    SLICE_X54Y22         FDRE                                         r  my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.409    my_Master/Inst_mem_Master/multi_bank[49].bank/RAM64bit_reg[42]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.537ns  (logic 0.167ns (31.104%)  route 0.370ns (68.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 9.129 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 9.369 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.550     9.369    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X42Y24         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167     9.536 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.370     9.906    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.819     9.129    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y23         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.274     9.404    
                         clock uncertainty            0.084     9.487    
    SLICE_X46Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.801    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.801    
                         arrival time                           9.906    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.241%)  route 3.155ns (81.759%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.766    12.516    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.640 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.331    12.971    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.530ns  (logic 0.704ns (19.945%)  route 2.826ns (80.055%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.767    12.517    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.124    12.641 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.641    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.441    18.446    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.844    
                         clock uncertainty           -0.202    18.643    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.029    18.672    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.158ns  (logic 0.704ns (22.295%)  route 2.454ns (77.705%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.395    12.145    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.124    12.269 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.269    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.032    18.674    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.456%)  route 2.175ns (75.544%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 f  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.116    11.866    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.990 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.990    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.482%)  route 2.172ns (75.518%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.113    11.863    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124    11.987 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    11.987    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.440    18.445    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    18.673    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.820ns  (logic 0.580ns (20.570%)  route 2.240ns (79.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 18.512 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.623     9.111    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.456     9.567 r  Inst_debounce4/delay1_reg[4]/Q
                         net (fo=2, routed)           1.058    10.626    Inst_debounce4/delay1[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I0_O)        0.124    10.750 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.181    11.931    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.507    18.512    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.910    
                         clock uncertainty           -0.202    18.709    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.016    18.693    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.652ns  (logic 0.642ns (24.213%)  route 2.010ns (75.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 9.108 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.620     9.108    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     9.626 r  Inst_debounce4/delay1_reg[3]/Q
                         net (fo=2, routed)           2.010    11.636    Inst_debounce4/delay1[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.124    11.760 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.760    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.504    18.509    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.907    
                         clock uncertainty           -0.202    18.706    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.031    18.737    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.246ns (34.586%)  route 0.465ns (65.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.465     0.016    Inst_debounce4/delay2[1]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.098     0.114 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.136%)  route 0.591ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.591     0.157    Inst_debounce4/delay1[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.202 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.202    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.202    -0.077    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     0.043    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.209ns (24.768%)  route 0.635ns (75.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.635     0.201    Inst_debounce4/delay1[0]
    SLICE_X64Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.246 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.246    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.856    -0.834    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X64Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.279    
                         clock uncertainty            0.202    -0.077    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     0.044    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.247ns (30.140%)  route 0.573ns (69.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.449 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.573     0.123    Inst_debounce4/delay2[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.099     0.222 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.222    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.851    -0.839    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X61Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.092     0.010    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.849%)  route 0.751ns (80.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.514     0.340    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.854    -0.836    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X60Y30         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.281    
                         clock uncertainty            0.202    -0.079    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.060    -0.019    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.231ns (24.138%)  route 0.726ns (75.862%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.489     0.315    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.360 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.360    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.016    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.231ns (24.113%)  route 0.727ns (75.887%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.490     0.316    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.091    -0.017    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.127%)  route 0.813ns (77.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.576     0.402    My_arbitre/Btn[0]
    SLICE_X53Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.447    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.092    -0.016    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.231ns (19.443%)  route 0.957ns (80.557%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.591    My_arbitre/it_homade_i[0]
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.826    -0.864    My_arbitre/clk_out2
    SLICE_X53Y29         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.202    -0.107    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.091    -0.016    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.231ns (17.798%)  route 1.067ns (82.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.584    -0.597    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.237    -0.220    Inst_debounce4/delay2[4]
    SLICE_X58Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.720     0.546    My_arbitre/Btn[0]
    SLICE_X53Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.110     0.701    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.825    -0.865    My_arbitre/clk_out2
    SLICE_X53Y28         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.202    -0.108    
    SLICE_X53Y28         FDRE (Hold_fdre_C_CE)       -0.039    -0.147    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.210    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.210    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.204     8.708    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.128    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.168    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.210    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.204     8.704    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.210    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.204    -0.079    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.225    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.204    -0.080    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.201    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.223    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.419ns (10.450%)  route 3.591ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.591     3.061    Inst_debounce4/reset
    SLICE_X63Y30         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.508     8.513    Inst_debounce4/clk_out1
    SLICE_X63Y30         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.911    
                         clock uncertainty           -0.202     8.710    
    SLICE_X63Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.130    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.170    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.419ns (11.096%)  route 3.357ns (88.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        1.563    -0.949    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  reset_Homade_reg/Q
                         net (fo=82, routed)          3.357     2.827    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.504     8.509    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.907    
                         clock uncertainty           -0.202     8.706    
    SLICE_X60Y27         FDCE (Recov_fdce_C_CLR)     -0.494     8.212    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                  5.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.128ns (8.099%)  route 1.452ns (91.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.452     0.960    Inst_debounce4/reset
    SLICE_X58Y28         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.852    -0.838    Inst_debounce4/clk_out1
    SLICE_X58Y28         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.283    
                         clock uncertainty            0.202    -0.081    
    SLICE_X58Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.227    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.128ns (7.795%)  route 1.514ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4738, routed)        0.561    -0.620    clk50
    SLICE_X32Y39         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=82, routed)          1.514     1.022    Inst_debounce4/reset
    SLICE_X60Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.851    -0.839    Inst_debounce4/clk_out1
    SLICE_X60Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.284    
                         clock uncertainty            0.202    -0.082    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.203    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.225    





