ispLEVER Auto-Make Log File
---------------------------

Updating: Constraint Editor
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\Synpwrap.exe -e transmitter -target mach -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.0.00.17.20.15

Done sucessfully with exit code 0.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: OPI-B2136-D22

#Implementation: transmitter

$ Start of Compile
#Wed Nov 20 12:57:15 2019

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\umr_capim.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\hypermods.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\cpld\lattice.v"
@I::"C:\ispLEVER_Classic2_0\ispcpld\generic\verilog\synplify\generic.v"
@I::"Z:\3. vuosi\syksy\sek.piirit\transmitter\harhoitustyo.h"
@I::"Z:\3. vuosi\syksy\sek.piirit\transmitter\transmitter.v"
Verilog syntax check successful!
Selecting top level module transmitter
@N: CG364 :"Z:\3. vuosi\syksy\sek.piirit\transmitter\transmitter.v":1:7:1:17|Synthesizing module transmitter

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 20 12:57:15 2019

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 20 12:57:17 2019

###########################################################]
Map & Optimize Report

Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N: MF248 |Running in 64-bit mode.
---------------------------------------
Resource Usage Report

Simple gate primitives:
DFF             6 uses
IBUF            10 uses
OBUF            6 uses
AND2            49 uses
INV             36 uses
XOR2            3 uses
OR2             5 uses


@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 20 12:57:18 2019

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe -edf transmitter.edi -out transmitter.bl0 -err automake.err -log transmitter.log -prj harhoitustyo -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES...'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit transmitter
    Number of input ports   : 3
    Number of output ports  : 2
    Number of bidir ports   : 0
    Number of instances     : 117
    Number of nets          : 127

No design errors found in circuit transmitter

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe transmitter.bl0 -collapse none -reduce none -keepwires -gui -err automake.err'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file transmitter.bl0...
Writing Open-ABEL 2 (BLIF) file transmitter.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblflink.exe "transmitter.bl1" -o "harhoitustyo.bl2" -omod "harhoitustyo" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'transmitter.bl1'

Hierarchical BLIF: 'harhoitustyo.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\impsrc.exe -gui -prj harhoitustyo -lci harhoitustyo.lct -log harhoitustyo.imp -err automake.err -tti harhoitustyo.bl2 -dir z:\3. vuosi\syksy\sek.piirit\transmitter'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci harhoitustyo.lct -blifopt -gui harhoitustyo.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe harhoitustyo.bl2 -sweep -mergefb -err automake.err -o harhoitustyo.bl3 -gui @harhoitustyo.b2_'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file harhoitustyo.bl2...
Merging feedbacks...
Note 13707: Node N_4 is collapsed...
Note 13707: Node N_15 is collapsed...
Note 13707: Node in_i_1__n is collapsed...
Note 13707: Node ser_out_0_un3_n is collapsed...
Note 13707: Node in_i_5__n is collapsed...
Note 13707: Node in_i_3__n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_1_un3_n is collapsed...
Note 13707: Node in_i_4__n is collapsed...
Note 13707: Node in_i_2__n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_un3_n is collapsed...
Note 13707: Node in_i_6__n is collapsed...
Note 13707: Node ce_i is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_2_un3_n is collapsed...
Note 13707: Node in_i_7__n is collapsed...
Note 13707: Node in_i_0__n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_0_un3_n is collapsed...
Note 13707: Node ser_out_0_sqmuxa_i is collapsed...
Note 13707: Node in_c_0__n is collapsed...
Note 13707: Node in_c_1__n is collapsed...
Note 13707: Node in_c_2__n is collapsed...
Note 13707: Node in_c_3__n is collapsed...
Note 13707: Node in_c_4__n is collapsed...
Note 13707: Node in_c_5__n is collapsed...
Note 13707: Node in_c_6__n is collapsed...
Note 13707: Node in_c_7__n is collapsed...
Note 13707: Node N_23_i is collapsed...
Note 13707: Node N_24_i is collapsed...
Note 13707: Node N_32_i is collapsed...
Note 13707: Node N_33_i is collapsed...
Note 13707: Node N_28_i is collapsed...
Note 13707: Node N_29_i is collapsed...
Note 13707: Node N_26_i is collapsed...
Note 13707: Node N_25_i is collapsed...
Note 13707: Node N_30_i is collapsed...
Note 13707: Node N_31_i is collapsed...
Note 13707: Node N_8 is collapsed...
Note 13707: Node state_2_3__n is collapsed...
Note 13707: Node state_i_1__n is collapsed...
Note 13707: Node ce_c is collapsed...
Note 13707: Node N_27_i is collapsed...
Note 13707: Node G_7 is collapsed...
Note 13707: Node ser_out_11_iv_i_2 is collapsed...
Note 13707: Node un4_state_1_0_1__n is collapsed...
Note 13707: Node N_8_0_1 is collapsed...
Note 13707: Node G_9 is collapsed...
Note 13707: Node ser_out_0_sqmuxa is collapsed...
Note 13707: Node ser_out_0_sqmuxa_1 is collapsed...
Note 13707: Node N_33_1 is collapsed...
Note 13707: Node N_32_1 is collapsed...
Note 13707: Node N_31_1 is collapsed...
Note 13707: Node N_31_2 is collapsed...
Note 13707: Node N_30_1 is collapsed...
Note 13707: Node N_30_2 is collapsed...
Note 13707: Node N_29_1 is collapsed...
Note 13707: Node N_29_2 is collapsed...
Note 13707: Node ser_out_11_iv_i_1 is collapsed...
Note 13707: Node N_1 is collapsed...
Note 13707: Node N_28_1 is collapsed...
Note 13707: Node ser_out_0_un0_n is collapsed...
Note 13707: Node N_23_1 is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_0_un1_n is collapsed...
Note 13707: Node ser_out_0_un1_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_0_un0_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_2_un1_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_2_un0_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_un1_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_un0_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_1_un1_n is collapsed...
Note 13707: Node ser_out_11_iv_0_m2_1_un0_n is collapsed...
Note 13707: Node N_25 is collapsed...
Note 13707: Node N_26 is collapsed...
Note 13707: Node G_5_i_x2 is collapsed...
Note 13707: Node N_24 is collapsed...
Note 13707: Node N_12 is collapsed...
Note 13707: Node state_i_3__n is collapsed...
Note 13707: Node state_i_2__n is collapsed...
Note 13707: Node state_i_4__n is collapsed...
Note 13707: Node state_i_0__n is collapsed...
Note 13707: Node state_2_0_3__n is collapsed...
Note 13707: Node N_10 is collapsed...
Note 13707: Node N_27 is collapsed...
Note 13707: Node clk_c is collapsed...
Note 13707: Node N_18 is collapsed...
Note 13707: Node N_17 is collapsed...
Note 13707: Node N_23 is collapsed...
Note 13707: Node N_16 is collapsed...
Note 13707: Node N_28 is collapsed...
Note 13707: Node N_33 is collapsed...
Note 13707: Node N_47 is collapsed...
Note 13707: Node N_35 is collapsed...
Note 13707: Node ser_out25_1 is collapsed...
Note 13707: Node N_15_0 is collapsed...
Note 13707: Node N_32 is collapsed...
Note 13707: Node N_8_0 is collapsed...
Note 13707: Node N_30 is collapsed...
Note 13707: Node N_31 is collapsed...
Note 13707: Node N_19 is collapsed...
Note 13707: Node N_4_0 is collapsed...
Note 13707: Node N_29 is collapsed...
Note 13707: Node ser_out_11_iv_i is collapsed...
Control path optimization...
Performing 'bypin choose' optimization...
..Note    0: 
Estimated (clusters + macrocells): 13, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file harhoitustyo.bl3...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci harhoitustyo.lct -dev mach4a -diofft -gui harhoitustyo.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mdiofft.exe harhoitustyo.bl3 -pla -family AMDMACH -idev van -o harhoitustyo.tt2 -oxrf harhoitustyo.xrf -err automake.err -gui @harhoitustyo.d0'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Input file: harhoitustyo.bl3.
Output file: harhoitustyo.tt2.
Cross reference file: harhoitustyo.xrf.

..............................
Shortening signal names...
Writing signal name cross reference file harhoitustyo.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\tt2tott3.exe -prj harhoitustyo -dir z:\3. vuosi\syksy\sek.piirit\transmitter -log harhoitustyo.log -tti harhoitustyo.tt2 -tto harhoitustyo.tt3'


Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci harhoitustyo.lct -dev mach4a -prefit -gui harhoitustyo.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -inp harhoitustyo.tt3 -out harhoitustyo.tt4 -err automake.err -log harhoitustyo.log -percent harhoitustyo.tte -mod transmitter -gui @harhoitustyo.l0'

Prefit Logic Optimizer (May 31 2012)  Wed Nov 20 12:57:25 2019

C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -inp harhoitustyo.tt3 -out harhoitustyo.tt4 -err automake.err -log harhoitustyo.log -percent harhoitustyo.tte -mod transmitter -gui @harhoitustyo.l0 
Number of pins (IO)    :    16
Number of outputs (MC) :     6
Number of registers    :     6
Number of logic pterms :    27
C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Launching: 'C:\ispLEVER_Classic2_0\ispcpld\bin\lciedit.exe @lattice_cmd.rs2'

