<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>BTI -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">BTI</h2><p id="desc">
      <p class="aml">Branch Target Identification. A <span class="asm-code">BTI</span> instruction is used to guard against the execution of instructions which are not the intended target of a branch.</p>
      <p class="aml">Outside of a guarded memory region, a <span class="asm-code">BTI</span> instruction executes as a <span class="asm-code">NOP</span>. Within a guarded memory region while <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE != 0b00, a <span class="asm-code">BTI</span> instruction compatible with the current value of PSTATE.BTYPE will not generate a Branch Target Exception and will allow execution of subsequent instructions within the memory region.</p>
      <p class="aml">The operand &lt;targets&gt; passed to a <span class="asm-code">BTI</span> instruction determines the values of <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE which the <span class="asm-code">BTI</span> instruction is compatible with.</p>
      
        <p class="aml">Within a guarded memory region, while <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a>.BTYPE</p>
        <p class="aml">!= 0b00, all instructions will generate a Branch Target</p>
        <p class="aml">Exception, other than <span class="asm-code">BRK</span>, <span class="asm-code">BTI</span>, <span class="asm-code">HLT</span>, <span class="asm-code">PACIASP</span>,</p>
        <p class="aml">and <span class="asm-code">PACIBSP</span>, which may not. See the individual instructions for details.</p>
      
    </p>
    <h3 class="classheading"><a name="BTI_HB_hints" id="BTI_HB_hints"></a>System<font style="font-size:smaller;"><br />(Armv8.5)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">x</td><td>x</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr><tr class="secondrow"><td colspan="10"></td><td></td><td colspan="2"></td><td colspan="3"></td><td colspan="4"></td><td colspan="4" class="droppedname">CRm</td><td colspan="3" class="droppedname">op2</td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">System</h4><p class="asm-code"><a name="BTI_HB_hints" id="BTI_HB_hints"></a>BTI  {<a href="#targets" title="Type of indirection (field &quot;op2&lt;2:1&gt;&quot;) [(omitted),c,j,jc]">&lt;targets&gt;</a>}</p></div><p class="pseudocode"><a href="shared_pseudocode.html#SystemHintOp" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp</a> op;

if CRm:op2 == '0100 xx0' then
    op = <a href="shared_pseudocode.html#SystemHintOp_BTI" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_BTI</a>;
    // Check branch target compatibility between BTI instruction and PSTATE.BTYPE
    <a href="shared_pseudocode.html#impl-aarch64.SetBTypeCompatible.1" title="function: SetBTypeCompatible(boolean x)">SetBTypeCompatible</a>(<a href="shared_pseudocode.html#impl-aarch64.BTypeCompatible_BTI.1" title="function: boolean BTypeCompatible_BTI(bits(2) hintcode)">BTypeCompatible_BTI</a>(op2&lt;2:1&gt;));
else
    <a href="shared_pseudocode.html#impl-shared.EndOfInstruction.0" title="function: EndOfInstruction()">EndOfInstruction</a>();</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;targets&gt;</td><td><a name="targets" id="targets"></a>
        Is the type of indirection, 
    encoded in 
    <q>op2&lt;2:1&gt;</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">op2&lt;2:1&gt;</th>
                <th class="symbol">&lt;targets&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">(omitted)</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">c</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">j</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">jc</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">case op of
    when <a href="shared_pseudocode.html#SystemHintOp_YIELD" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_YIELD</a>
        <a href="shared_pseudocode.html#impl-shared.Hint_Yield.0" title="function: Hint_Yield()">Hint_Yield</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_DGH" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_DGH</a>
        <a href="shared_pseudocode.html#impl-shared.Hint_DGH.0" title="function: Hint_DGH()">Hint_DGH</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_WFE" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_WFE</a>
        if <a href="shared_pseudocode.html#impl-shared.IsEventRegisterSet.0" title="function: boolean IsEventRegisterSet()">IsEventRegisterSet</a>() then
            <a href="shared_pseudocode.html#impl-shared.ClearEventRegister.0" title="function: ClearEventRegister()">ClearEventRegister</a>();
        else
            if PSTATE.EL == <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a> then
                // Check for traps described by the OS which may be EL1 or EL2.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'">EL1</a>, TRUE);
            if PSTATE.EL IN {<a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>, <a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'">EL1</a>} &amp;&amp; <a href="shared_pseudocode.html#impl-shared.EL2Enabled.0" title="function: boolean EL2Enabled()">EL2Enabled</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.IsInHost.0" title="function: boolean IsInHost()">IsInHost</a>() then
                // Check for traps described by the Hypervisor.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'">EL2</a>, TRUE);
            if <a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)">HaveEL</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>) &amp;&amp; PSTATE.EL != <a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a> then
                // Check for traps described by the Secure Monitor.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>, TRUE);
            <a href="shared_pseudocode.html#impl-shared.WaitForEvent.0" title="function: WaitForEvent()">WaitForEvent</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_WFI" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_WFI</a>
        if !<a href="shared_pseudocode.html#impl-shared.InterruptPending.0" title="function: boolean InterruptPending()">InterruptPending</a>() then
            if PSTATE.EL == <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a> then
                // Check for traps described by the OS which may be EL1 or EL2.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'">EL1</a>, FALSE);
            if PSTATE.EL IN {<a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>, <a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'">EL1</a>} &amp;&amp; <a href="shared_pseudocode.html#impl-shared.EL2Enabled.0" title="function: boolean EL2Enabled()">EL2Enabled</a>() &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.IsInHost.0" title="function: boolean IsInHost()">IsInHost</a>() then
                // Check for traps described by the Hypervisor.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'">EL2</a>, FALSE);
            if <a href="shared_pseudocode.html#impl-shared.HaveEL.1" title="function: boolean HaveEL(bits(2) el)">HaveEL</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>) &amp;&amp; PSTATE.EL != <a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a> then
                // Check for traps described by the Secure Monitor.
                <a href="shared_pseudocode.html#AArch64.CheckForWFxTrap.2" title="function: AArch64.CheckForWFxTrap(bits(2) target_el, boolean is_wfe)">AArch64.CheckForWFxTrap</a>(<a href="shared_pseudocode.html#EL3" title="constant bits(2) EL3 = '11'">EL3</a>, FALSE);
            <a href="shared_pseudocode.html#impl-shared.WaitForInterrupt.0" title="function: WaitForInterrupt()">WaitForInterrupt</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_SEV" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_SEV</a>
        <a href="shared_pseudocode.html#impl-shared.SendEvent.0" title="function: SendEvent()">SendEvent</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_SEVL" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_SEVL</a>
        <a href="shared_pseudocode.html#impl-shared.SendEventLocal.0" title="function: SendEventLocal()">SendEventLocal</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_ESB" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_ESB</a>
        if TSTATE.depth &gt; 0 then
            <a href="shared_pseudocode.html#impl-aarch64.FailTransaction.2" title="function: FailTransaction(TMFailure cause, boolean retry)">FailTransaction</a>(<a href="shared_pseudocode.html#TMFailure_ERR" title="enumeration TMFailure {&#13; TMFailure_CNCL, TMFailure_DBG, TMFailure_ERR, TMFailure_NEST, TMFailure_SIZE, TMFailure_MEM, TMFailure_TRIVIAL, TMFailure_IMP }">TMFailure_ERR</a>, FALSE);
        <a href="shared_pseudocode.html#impl-shared.SynchronizeErrors.0" title="function: SynchronizeErrors()">SynchronizeErrors</a>();
        <a href="shared_pseudocode.html#AArch64.ESBOperation.0" title="function: AArch64.ESBOperation()">AArch64.ESBOperation</a>();
        if PSTATE.EL IN {<a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>, <a href="shared_pseudocode.html#EL1" title="constant bits(2) EL1 = '01'">EL1</a>} &amp;&amp; <a href="shared_pseudocode.html#impl-shared.EL2Enabled.0" title="function: boolean EL2Enabled()">EL2Enabled</a>() then <a href="shared_pseudocode.html#AArch64.vESBOperation.0" title="function: AArch64.vESBOperation()">AArch64.vESBOperation</a>();
        <a href="shared_pseudocode.html#impl-shared.TakeUnmaskedSErrorInterrupts.0" title="function: TakeUnmaskedSErrorInterrupts()">TakeUnmaskedSErrorInterrupts</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_PSB" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_PSB</a>
        <a href="shared_pseudocode.html#impl-aarch64.ProfilingSynchronizationBarrier.0" title="function: ProfilingSynchronizationBarrier()">ProfilingSynchronizationBarrier</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_TSB" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_TSB</a>
        <a href="shared_pseudocode.html#impl-shared.TraceSynchronizationBarrier.0" title="function: TraceSynchronizationBarrier()">TraceSynchronizationBarrier</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_CSDB" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_CSDB</a>
        <a href="shared_pseudocode.html#impl-shared.ConsumptionOfSpeculativeDataBarrier.0" title="function: ConsumptionOfSpeculativeDataBarrier()">ConsumptionOfSpeculativeDataBarrier</a>();

    when <a href="shared_pseudocode.html#SystemHintOp_BTI" title="enumeration SystemHintOp {&#13; SystemHintOp_NOP,&#13; SystemHintOp_YIELD,&#13; SystemHintOp_WFE,&#13; SystemHintOp_WFI,&#13; SystemHintOp_SEV,&#13; SystemHintOp_SEVL,&#13; SystemHintOp_DGH,&#13; SystemHintOp_ESB,&#13; SystemHintOp_PSB,&#13; SystemHintOp_TSB,&#13; SystemHintOp_BTI,&#13; SystemHintOp_CSDB&#13; }">SystemHintOp_BTI</a>
        <a href="shared_pseudocode.html#impl-aarch64.SetBTypeNext.1" title="function: SetBTypeNext(bits(2) x)">SetBTypeNext</a>('00');

    otherwise    // do nothing</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: 2019-12-13T11:35
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
