
Flying-Probe_tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000118c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f88  08011a98  08011a98  00012a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012a20  08012a20  00014238  2**0
                  CONTENTS
  4 .ARM          00000008  08012a20  08012a20  00013a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012a28  08012a28  00014238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012a28  08012a28  00013a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012a2c  08012a2c  00013a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  08012a30  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000278c  20000238  08012c68  00014238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200029c4  08012c68  000149c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026549  00000000  00000000  00014268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051ee  00000000  00000000  0003a7b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ea8  00000000  00000000  0003f9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017a9  00000000  00000000  00041848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cff2  00000000  00000000  00042ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f5ed  00000000  00000000  0006ffe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc28c  00000000  00000000  0009f5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019b85c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094a8  00000000  00000000  0019b8a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001a4d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000238 	.word	0x20000238
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011a80 	.word	0x08011a80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000023c 	.word	0x2000023c
 800020c:	08011a80 	.word	0x08011a80

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a0 	b.w	8000fd0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff33 	bl	8000b1c <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fca9 	bl	8000638 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc2a 	bl	8000544 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fca0 	bl	8000638 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fae2 	bl	80002c8 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	460c      	mov	r4, r1
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d14e      	bne.n	8000dbe <__udivmoddi4+0xaa>
 8000d20:	4694      	mov	ip, r2
 8000d22:	458c      	cmp	ip, r1
 8000d24:	4686      	mov	lr, r0
 8000d26:	fab2 f282 	clz	r2, r2
 8000d2a:	d962      	bls.n	8000df2 <__udivmoddi4+0xde>
 8000d2c:	b14a      	cbz	r2, 8000d42 <__udivmoddi4+0x2e>
 8000d2e:	f1c2 0320 	rsb	r3, r2, #32
 8000d32:	4091      	lsls	r1, r2
 8000d34:	fa20 f303 	lsr.w	r3, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	4319      	orrs	r1, r3
 8000d3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f f68c 	uxth.w	r6, ip
 8000d4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d52:	fb07 1114 	mls	r1, r7, r4, r1
 8000d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5a:	fb04 f106 	mul.w	r1, r4, r6
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x64>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6a:	f080 8112 	bcs.w	8000f92 <__udivmoddi4+0x27e>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 810f 	bls.w	8000f92 <__udivmoddi4+0x27e>
 8000d74:	3c02      	subs	r4, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a59      	subs	r1, r3, r1
 8000d7a:	fa1f f38e 	uxth.w	r3, lr
 8000d7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d82:	fb07 1110 	mls	r1, r7, r0, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb00 f606 	mul.w	r6, r0, r6
 8000d8e:	429e      	cmp	r6, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x94>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9a:	f080 80fc 	bcs.w	8000f96 <__udivmoddi4+0x282>
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	f240 80f9 	bls.w	8000f96 <__udivmoddi4+0x282>
 8000da4:	4463      	add	r3, ip
 8000da6:	3802      	subs	r0, #2
 8000da8:	1b9b      	subs	r3, r3, r6
 8000daa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dae:	2100      	movs	r1, #0
 8000db0:	b11d      	cbz	r5, 8000dba <__udivmoddi4+0xa6>
 8000db2:	40d3      	lsrs	r3, r2
 8000db4:	2200      	movs	r2, #0
 8000db6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d905      	bls.n	8000dce <__udivmoddi4+0xba>
 8000dc2:	b10d      	cbz	r5, 8000dc8 <__udivmoddi4+0xb4>
 8000dc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e7f5      	b.n	8000dba <__udivmoddi4+0xa6>
 8000dce:	fab3 f183 	clz	r1, r3
 8000dd2:	2900      	cmp	r1, #0
 8000dd4:	d146      	bne.n	8000e64 <__udivmoddi4+0x150>
 8000dd6:	42a3      	cmp	r3, r4
 8000dd8:	d302      	bcc.n	8000de0 <__udivmoddi4+0xcc>
 8000dda:	4290      	cmp	r0, r2
 8000ddc:	f0c0 80f0 	bcc.w	8000fc0 <__udivmoddi4+0x2ac>
 8000de0:	1a86      	subs	r6, r0, r2
 8000de2:	eb64 0303 	sbc.w	r3, r4, r3
 8000de6:	2001      	movs	r0, #1
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d0e6      	beq.n	8000dba <__udivmoddi4+0xa6>
 8000dec:	e9c5 6300 	strd	r6, r3, [r5]
 8000df0:	e7e3      	b.n	8000dba <__udivmoddi4+0xa6>
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	f040 8090 	bne.w	8000f18 <__udivmoddi4+0x204>
 8000df8:	eba1 040c 	sub.w	r4, r1, ip
 8000dfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e00:	fa1f f78c 	uxth.w	r7, ip
 8000e04:	2101      	movs	r1, #1
 8000e06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb07 f006 	mul.w	r0, r7, r6
 8000e1a:	4298      	cmp	r0, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x11c>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x11a>
 8000e28:	4298      	cmp	r0, r3
 8000e2a:	f200 80cd 	bhi.w	8000fc8 <__udivmoddi4+0x2b4>
 8000e2e:	4626      	mov	r6, r4
 8000e30:	1a1c      	subs	r4, r3, r0
 8000e32:	fa1f f38e 	uxth.w	r3, lr
 8000e36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e42:	fb00 f707 	mul.w	r7, r0, r7
 8000e46:	429f      	cmp	r7, r3
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x148>
 8000e4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x146>
 8000e54:	429f      	cmp	r7, r3
 8000e56:	f200 80b0 	bhi.w	8000fba <__udivmoddi4+0x2a6>
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	1bdb      	subs	r3, r3, r7
 8000e5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e62:	e7a5      	b.n	8000db0 <__udivmoddi4+0x9c>
 8000e64:	f1c1 0620 	rsb	r6, r1, #32
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e6e:	431f      	orrs	r7, r3
 8000e70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e74:	fa04 f301 	lsl.w	r3, r4, r1
 8000e78:	ea43 030c 	orr.w	r3, r3, ip
 8000e7c:	40f4      	lsrs	r4, r6
 8000e7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e82:	0c38      	lsrs	r0, r7, #16
 8000e84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e88:	fbb4 fef0 	udiv	lr, r4, r0
 8000e8c:	fa1f fc87 	uxth.w	ip, r7
 8000e90:	fb00 441e 	mls	r4, r0, lr, r4
 8000e94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e98:	fb0e f90c 	mul.w	r9, lr, ip
 8000e9c:	45a1      	cmp	r9, r4
 8000e9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea2:	d90a      	bls.n	8000eba <__udivmoddi4+0x1a6>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eaa:	f080 8084 	bcs.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eae:	45a1      	cmp	r9, r4
 8000eb0:	f240 8081 	bls.w	8000fb6 <__udivmoddi4+0x2a2>
 8000eb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	eba4 0409 	sub.w	r4, r4, r9
 8000ebe:	fa1f f983 	uxth.w	r9, r3
 8000ec2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ec6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ece:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x1d2>
 8000ed6:	193c      	adds	r4, r7, r4
 8000ed8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000edc:	d267      	bcs.n	8000fae <__udivmoddi4+0x29a>
 8000ede:	45a4      	cmp	ip, r4
 8000ee0:	d965      	bls.n	8000fae <__udivmoddi4+0x29a>
 8000ee2:	3b02      	subs	r3, #2
 8000ee4:	443c      	add	r4, r7
 8000ee6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eea:	fba0 9302 	umull	r9, r3, r0, r2
 8000eee:	eba4 040c 	sub.w	r4, r4, ip
 8000ef2:	429c      	cmp	r4, r3
 8000ef4:	46ce      	mov	lr, r9
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	d351      	bcc.n	8000f9e <__udivmoddi4+0x28a>
 8000efa:	d04e      	beq.n	8000f9a <__udivmoddi4+0x286>
 8000efc:	b155      	cbz	r5, 8000f14 <__udivmoddi4+0x200>
 8000efe:	ebb8 030e 	subs.w	r3, r8, lr
 8000f02:	eb64 040c 	sbc.w	r4, r4, ip
 8000f06:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0a:	40cb      	lsrs	r3, r1
 8000f0c:	431e      	orrs	r6, r3
 8000f0e:	40cc      	lsrs	r4, r1
 8000f10:	e9c5 6400 	strd	r6, r4, [r5]
 8000f14:	2100      	movs	r1, #0
 8000f16:	e750      	b.n	8000dba <__udivmoddi4+0xa6>
 8000f18:	f1c2 0320 	rsb	r3, r2, #32
 8000f1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f24:	fa24 f303 	lsr.w	r3, r4, r3
 8000f28:	4094      	lsls	r4, r2
 8000f2a:	430c      	orrs	r4, r1
 8000f2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f34:	fa1f f78c 	uxth.w	r7, ip
 8000f38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f40:	0c23      	lsrs	r3, r4, #16
 8000f42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f46:	fb00 f107 	mul.w	r1, r0, r7
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d908      	bls.n	8000f60 <__udivmoddi4+0x24c>
 8000f4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f56:	d22c      	bcs.n	8000fb2 <__udivmoddi4+0x29e>
 8000f58:	4299      	cmp	r1, r3
 8000f5a:	d92a      	bls.n	8000fb2 <__udivmoddi4+0x29e>
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	1a5b      	subs	r3, r3, r1
 8000f62:	b2a4      	uxth	r4, r4
 8000f64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f68:	fb08 3311 	mls	r3, r8, r1, r3
 8000f6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f70:	fb01 f307 	mul.w	r3, r1, r7
 8000f74:	42a3      	cmp	r3, r4
 8000f76:	d908      	bls.n	8000f8a <__udivmoddi4+0x276>
 8000f78:	eb1c 0404 	adds.w	r4, ip, r4
 8000f7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f80:	d213      	bcs.n	8000faa <__udivmoddi4+0x296>
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	d911      	bls.n	8000faa <__udivmoddi4+0x296>
 8000f86:	3902      	subs	r1, #2
 8000f88:	4464      	add	r4, ip
 8000f8a:	1ae4      	subs	r4, r4, r3
 8000f8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f90:	e739      	b.n	8000e06 <__udivmoddi4+0xf2>
 8000f92:	4604      	mov	r4, r0
 8000f94:	e6f0      	b.n	8000d78 <__udivmoddi4+0x64>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e706      	b.n	8000da8 <__udivmoddi4+0x94>
 8000f9a:	45c8      	cmp	r8, r9
 8000f9c:	d2ae      	bcs.n	8000efc <__udivmoddi4+0x1e8>
 8000f9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fa6:	3801      	subs	r0, #1
 8000fa8:	e7a8      	b.n	8000efc <__udivmoddi4+0x1e8>
 8000faa:	4631      	mov	r1, r6
 8000fac:	e7ed      	b.n	8000f8a <__udivmoddi4+0x276>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	e799      	b.n	8000ee6 <__udivmoddi4+0x1d2>
 8000fb2:	4630      	mov	r0, r6
 8000fb4:	e7d4      	b.n	8000f60 <__udivmoddi4+0x24c>
 8000fb6:	46d6      	mov	lr, sl
 8000fb8:	e77f      	b.n	8000eba <__udivmoddi4+0x1a6>
 8000fba:	4463      	add	r3, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e74d      	b.n	8000e5c <__udivmoddi4+0x148>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	4623      	mov	r3, r4
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e70f      	b.n	8000de8 <__udivmoddi4+0xd4>
 8000fc8:	3e02      	subs	r6, #2
 8000fca:	4463      	add	r3, ip
 8000fcc:	e730      	b.n	8000e30 <__udivmoddi4+0x11c>
 8000fce:	bf00      	nop

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <__lcd_delay_us>:
 * @param[in] htim     : LCD timer handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_delay_us(LCD_TimerType htim, uint16_t delay_us)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COUNTER(htim, 0);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(htim);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f006 ff09 	bl	8007e00 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(htim) < delay_us);
 8000fee:	bf00      	nop
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ff6:	887b      	ldrh	r3, [r7, #2]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3f9      	bcc.n	8000ff0 <__lcd_delay_us+0x1c>
  HAL_TIM_Base_Stop(htim);
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f006 ff6f 	bl	8007ee0 <HAL_TIM_Base_Stop>
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <__lcd_i2c_write>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write(LCD_I2C_HandleTypeDef* hlcd, uint8_t rsRwBits, uint8_t data)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af02      	add	r7, sp, #8
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	70fb      	strb	r3, [r7, #3]
 8001018:	4613      	mov	r3, r2
 800101a:	70bb      	strb	r3, [r7, #2]
    /* most significant nibble */
    __lcd_i2c_buffer[0] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800101c:	78bb      	ldrb	r3, [r7, #2]
 800101e:	f023 030f 	bic.w	r3, r3, #15
 8001022:	b2da      	uxtb	r2, r3
 8001024:	78fb      	ldrb	r3, [r7, #3]
 8001026:	4313      	orrs	r3, r2
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f043 030c 	orr.w	r3, r3, #12
 800102e:	b2da      	uxtb	r2, r3
 8001030:	4b21      	ldr	r3, [pc, #132]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001032:	701a      	strb	r2, [r3, #0]
    __lcd_i2c_buffer[1] = __lcd_i2c_buffer[0];
 8001034:	4b20      	ldr	r3, [pc, #128]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001036:	781a      	ldrb	r2, [r3, #0]
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800103a:	705a      	strb	r2, [r3, #1]
    __lcd_i2c_buffer[2] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 800103c:	78bb      	ldrb	r3, [r7, #2]
 800103e:	f023 030f 	bic.w	r3, r3, #15
 8001042:	b2da      	uxtb	r2, r3
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	4313      	orrs	r3, r2
 8001048:	b2db      	uxtb	r3, r3
 800104a:	f043 0308 	orr.w	r3, r3, #8
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001052:	709a      	strb	r2, [r3, #2]

    /* least significant nibble */
    __lcd_i2c_buffer[3] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	b2da      	uxtb	r2, r3
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	4313      	orrs	r3, r2
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f043 030c 	orr.w	r3, r3, #12
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001068:	70da      	strb	r2, [r3, #3]
    __lcd_i2c_buffer[4] = __lcd_i2c_buffer[3];
 800106a:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800106c:	78da      	ldrb	r2, [r3, #3]
 800106e:	4b12      	ldr	r3, [pc, #72]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001070:	711a      	strb	r2, [r3, #4]
    __lcd_i2c_buffer[5] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8001072:	78bb      	ldrb	r3, [r7, #2]
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	b2da      	uxtb	r2, r3
 8001078:	78fb      	ldrb	r3, [r7, #3]
 800107a:	4313      	orrs	r3, r2
 800107c:	b2db      	uxtb	r3, r3
 800107e:	f043 0308 	orr.w	r3, r3, #8
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <__lcd_i2c_write+0xac>)
 8001086:	715a      	strb	r2, [r3, #5]

    HAL_I2C_Master_Transmit(hlcd->I2C, (hlcd->Address << 1), (uint8_t*)__lcd_i2c_buffer, 6, hlcd->Timeout);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	889b      	ldrh	r3, [r3, #4]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	b299      	uxth	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2306      	movs	r3, #6
 800109c:	4a06      	ldr	r2, [pc, #24]	@ (80010b8 <__lcd_i2c_write+0xac>)
 800109e:	f004 fa6f 	bl	8005580 <HAL_I2C_Master_Transmit>

    __lcd_delay(hlcd->Timer, 0.05);  // > 41 us
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	2132      	movs	r1, #50	@ 0x32
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff93 	bl	8000fd4 <__lcd_delay_us>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000254 	.word	0x20000254

080010bc <__lcd_i2c_write_command>:
 * @param[in] hlcd    : LCD handler with I2C interface
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_i2c_write_command(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_COMMAND_REG, data);
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	461a      	mov	r2, r3
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff ff9c 	bl	800100c <__lcd_i2c_write>
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <__lcd_i2c_write_data>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write_data(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_DATA_REG, data);
 80010e8:	78fb      	ldrb	r3, [r7, #3]
 80010ea:	461a      	mov	r2, r3
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff8c 	bl	800100c <__lcd_i2c_write>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <LCD_I2C_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Init(LCD_I2C_HandleTypeDef* hlcd)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    // Step 1: Initial delay after power-on
    __lcd_delay(hlcd->Timer, 50); // Wait at least 40 ms after power-on
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff61 	bl	8000fd4 <__lcd_delay_us>

    // Step 2: Force LCD into 4-bit mode
    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001112:	2103      	movs	r1, #3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ffd1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 5);          // Wait > 4.1 ms
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff56 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8001128:	2103      	movs	r1, #3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffc6 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Wait > 100 µs
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff4b 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 800113e:	2103      	movs	r1, #3
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffbb 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff40 	bl	8000fd4 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x02);  // Function set: 4-bit mode
 8001154:	2102      	movs	r1, #2
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ffb0 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff35 	bl	8000fd4 <__lcd_delay_us>

    // Step 3: Configure display
    __lcd_i2c_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);        // Function set: 4-bit, 2-line, 5x8 dots
 800116a:	2128      	movs	r1, #40	@ 0x28
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ffa5 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D); // Display on, cursor off, blink off
 8001172:	210c      	movs	r1, #12
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ffa1 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);                   // Clear display
 800117a:	2101      	movs	r1, #1
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff9d 	bl	80010bc <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 2);                                        // Wait > 1.52 ms
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	68db      	ldr	r3, [r3, #12]
 8001186:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff22 	bl	8000fd4 <__lcd_delay_us>
    __lcd_i2c_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);    // Entry mode: increment cursor, no shift
 8001190:	2106      	movs	r1, #6
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff92 	bl	80010bc <__lcd_i2c_write_command>

    // Mark as initialized
    hlcd->IsInitialized = 1;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	741a      	strb	r2, [r3, #16]
}
 800119e:	bf00      	nop
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <LCD_I2C_printCustomChar>:
 * @param[in] hlcd   : LCD custom character handler with I2C interface
 * @return None
 */


void LCD_I2C_printCustomChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code) {
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	70fb      	strb	r3, [r7, #3]
  // Assuming __lcd_i2c_write_data allows sending custom character code directly
  __lcd_i2c_write_data(hlcd, code);
 80011b2:	78fb      	ldrb	r3, [r7, #3]
 80011b4:	4619      	mov	r1, r3
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff ff90 	bl	80010dc <__lcd_i2c_write_data>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <LCD_I2C_Cursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_I2C_Cursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	70fb      	strb	r3, [r7, #3]
 80011d0:	4613      	mov	r3, r2
 80011d2:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	4a07      	ldr	r2, [pc, #28]	@ (80011f4 <LCD_I2C_Cursor+0x30>)
 80011d8:	5cd2      	ldrb	r2, [r2, r3]
 80011da:	78bb      	ldrb	r3, [r7, #2]
 80011dc:	4413      	add	r3, r2
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	3b80      	subs	r3, #128	@ 0x80
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4619      	mov	r1, r3
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff68 	bl	80010bc <__lcd_i2c_write_command>
  #endif
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	08012204 	.word	0x08012204

080011f8 <LCD_I2C_SetCursor>:
void LCD_I2C_SetCursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	460b      	mov	r3, r1
 8001202:	70fb      	strb	r3, [r7, #3]
 8001204:	4613      	mov	r3, r2
 8001206:	70bb      	strb	r3, [r7, #2]
	if(row >=2){
 8001208:	78fb      	ldrb	r3, [r7, #3]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d90a      	bls.n	8001224 <LCD_I2C_SetCursor+0x2c>
		LCD_I2C_Cursor(hlcd,row-2,col+20);
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	3b02      	subs	r3, #2
 8001212:	b2d9      	uxtb	r1, r3
 8001214:	78bb      	ldrb	r3, [r7, #2]
 8001216:	3314      	adds	r3, #20
 8001218:	b2db      	uxtb	r3, r3
 800121a:	461a      	mov	r2, r3
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f7ff ffd1 	bl	80011c4 <LCD_I2C_Cursor>
}
	else{
		LCD_I2C_Cursor(hlcd,row,col);
	}
}
 8001222:	e005      	b.n	8001230 <LCD_I2C_SetCursor+0x38>
		LCD_I2C_Cursor(hlcd,row,col);
 8001224:	78ba      	ldrb	r2, [r7, #2]
 8001226:	78fb      	ldrb	r3, [r7, #3]
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ffca 	bl	80011c4 <LCD_I2C_Cursor>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <LCD_I2C_Clear>:
 * @brief Clear the screen.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Clear(LCD_I2C_HandleTypeDef * hlcd)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);
 8001240:	2101      	movs	r1, #1
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff3a 	bl	80010bc <__lcd_i2c_write_command>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <LCD_I2C_DefineChar>:
 * @param[in] code   : Defined character code in display memory @see HD44780 technical note.
 * @param[in] bitmap : Defined character array @see HD44780 technical note.
 * @return None
 */
void LCD_I2C_DefineChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code, uint8_t bitmap[])
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	460b      	mov	r3, r1
 800125a:	607a      	str	r2, [r7, #4]
 800125c:	72fb      	strb	r3, [r7, #11]
  __lcd_i2c_write_command(hlcd, LCD_SETCGRAM_ADDR + (code << 3));
 800125e:	7afb      	ldrb	r3, [r7, #11]
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	3340      	adds	r3, #64	@ 0x40
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4619      	mov	r1, r3
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f7ff ff26 	bl	80010bc <__lcd_i2c_write_command>

  for(uint8_t i=0; i < 8; ++i)
 8001270:	2300      	movs	r3, #0
 8001272:	75fb      	strb	r3, [r7, #23]
 8001274:	e00a      	b.n	800128c <LCD_I2C_DefineChar+0x3c>
    __lcd_i2c_write_data(hlcd, bitmap[i]);
 8001276:	7dfb      	ldrb	r3, [r7, #23]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4413      	add	r3, r2
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	4619      	mov	r1, r3
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f7ff ff2b 	bl	80010dc <__lcd_i2c_write_data>
  for(uint8_t i=0; i < 8; ++i)
 8001286:	7dfb      	ldrb	r3, [r7, #23]
 8001288:	3301      	adds	r3, #1
 800128a:	75fb      	strb	r3, [r7, #23]
 800128c:	7dfb      	ldrb	r3, [r7, #23]
 800128e:	2b07      	cmp	r3, #7
 8001290:	d9f1      	bls.n	8001276 <LCD_I2C_DefineChar+0x26>
}
 8001292:	bf00      	nop
 8001294:	bf00      	nop
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <LCD_I2C_DisplaySequentialGlossyText>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] row  : Row number to display the text
 * @return None
 */
void LCD_I2C_DisplaySequentialGlossyText(LCD_I2C_HandleTypeDef* hlcd, uint8_t row)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	70fb      	strb	r3, [r7, #3]
    // Ensure row is valid (0 or 1 for a 2x16 LCD)


    const char* text = "BONGO BONG";
 80012a8:	4b23      	ldr	r3, [pc, #140]	@ (8001338 <LCD_I2C_DisplaySequentialGlossyText+0x9c>)
 80012aa:	61bb      	str	r3, [r7, #24]
    uint8_t len = strlen(text);
 80012ac:	69b8      	ldr	r0, [r7, #24]
 80012ae:	f7fe ffaf 	bl	8000210 <strlen>
 80012b2:	4603      	mov	r3, r0
 80012b4:	75fb      	strb	r3, [r7, #23]

    // Create a highlight custom character
    uint8_t highlight_char[8] = {
 80012b6:	4a21      	ldr	r2, [pc, #132]	@ (800133c <LCD_I2C_DisplaySequentialGlossyText+0xa0>)
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012c0:	e883 0003 	stmia.w	r3, {r0, r1}
        0b11111,
        0b11111
    };

    // Define the custom character in CGRAM
    LCD_I2C_DefineChar(hlcd, 0, highlight_char);
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	461a      	mov	r2, r3
 80012ca:	2100      	movs	r1, #0
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff ffbf 	bl	8001250 <LCD_I2C_DefineChar>

    // Start from the first character
    for (uint8_t i = 0; i < len; i++) {
 80012d2:	2300      	movs	r3, #0
 80012d4:	77fb      	strb	r3, [r7, #31]
 80012d6:	e025      	b.n	8001324 <LCD_I2C_DisplaySequentialGlossyText+0x88>
        // Highlight the current character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80012d8:	7ffb      	ldrb	r3, [r7, #31]
 80012da:	3303      	adds	r3, #3
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	78fb      	ldrb	r3, [r7, #3]
 80012e0:	4619      	mov	r1, r3
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ff88 	bl	80011f8 <LCD_I2C_SetCursor>
        LCD_I2C_printCustomChar(hlcd, 0);
 80012e8:	2100      	movs	r1, #0
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ff5b 	bl	80011a6 <LCD_I2C_printCustomChar>

        // Wait to create the glossy effect
        __lcd_delay(hlcd->Timer, 200); // Adjust delay for visual preference
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fe6b 	bl	8000fd4 <__lcd_delay_us>

        // Replace the highlighted character with the original character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80012fe:	7ffb      	ldrb	r3, [r7, #31]
 8001300:	3303      	adds	r3, #3
 8001302:	b2da      	uxtb	r2, r3
 8001304:	78fb      	ldrb	r3, [r7, #3]
 8001306:	4619      	mov	r1, r3
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff ff75 	bl	80011f8 <LCD_I2C_SetCursor>
        __lcd_i2c_write_data(hlcd, text[i]);
 800130e:	7ffb      	ldrb	r3, [r7, #31]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	4413      	add	r3, r2
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	4619      	mov	r1, r3
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fedf 	bl	80010dc <__lcd_i2c_write_data>
    for (uint8_t i = 0; i < len; i++) {
 800131e:	7ffb      	ldrb	r3, [r7, #31]
 8001320:	3301      	adds	r3, #1
 8001322:	77fb      	strb	r3, [r7, #31]
 8001324:	7ffa      	ldrb	r2, [r7, #31]
 8001326:	7dfb      	ldrb	r3, [r7, #23]
 8001328:	429a      	cmp	r2, r3
 800132a:	d3d5      	bcc.n	80012d8 <LCD_I2C_DisplaySequentialGlossyText+0x3c>
    }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	3720      	adds	r7, #32
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	08011aa4 	.word	0x08011aa4
 800133c:	08011ab0 	.word	0x08011ab0

08001340 <HAL_TIM_PWM_PulseFinishedCallback>:
uint32_t CurrentPosition;
////////// HAL FUNCTIONS //////////

// PWM callback for step counting
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < MAX_MOTORS; i++){
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	e07d      	b.n	800144a <HAL_TIM_PWM_PulseFinishedCallback+0x10a>
	  if (htim->Instance == motors[i].driver.htim->Instance){ // Check which motor's timer called back
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4942      	ldr	r1, [pc, #264]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2064      	movs	r0, #100	@ 0x64
 8001358:	fb00 f303 	mul.w	r3, r0, r3
 800135c:	440b      	add	r3, r1
 800135e:	330c      	adds	r3, #12
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d16d      	bne.n	8001444 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
		  motors[i].stepsTaken++;
 8001368:	4a3c      	ldr	r2, [pc, #240]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	2164      	movs	r1, #100	@ 0x64
 800136e:	fb01 f303 	mul.w	r3, r1, r3
 8001372:	4413      	add	r3, r2
 8001374:	3344      	adds	r3, #68	@ 0x44
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	4938      	ldr	r1, [pc, #224]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2064      	movs	r0, #100	@ 0x64
 8001380:	fb00 f303 	mul.w	r3, r0, r3
 8001384:	440b      	add	r3, r1
 8001386:	3344      	adds	r3, #68	@ 0x44
 8001388:	601a      	str	r2, [r3, #0]
		  stepsTaken[i] = motors[i].stepsTaken;
 800138a:	4a34      	ldr	r2, [pc, #208]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2164      	movs	r1, #100	@ 0x64
 8001390:	fb01 f303 	mul.w	r3, r1, r3
 8001394:	4413      	add	r3, r2
 8001396:	3344      	adds	r3, #68	@ 0x44
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	4931      	ldr	r1, [pc, #196]	@ (8001460 <HAL_TIM_PWM_PulseFinishedCallback+0x120>)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  if(HAL_GPIO_ReadPin(motors[i].driver.dir_port, motors[i].driver.dir_pin) == GPIO_PIN_SET){
 80013a2:	4a2e      	ldr	r2, [pc, #184]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2164      	movs	r1, #100	@ 0x64
 80013a8:	fb01 f303 	mul.w	r3, r1, r3
 80013ac:	4413      	add	r3, r2
 80013ae:	331c      	adds	r3, #28
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	492a      	ldr	r1, [pc, #168]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2064      	movs	r0, #100	@ 0x64
 80013b8:	fb00 f303 	mul.w	r3, r0, r3
 80013bc:	440b      	add	r3, r1
 80013be:	3320      	adds	r3, #32
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	4619      	mov	r1, r3
 80013c4:	4610      	mov	r0, r2
 80013c6:	f003 fff5 	bl	80053b4 <HAL_GPIO_ReadPin>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d111      	bne.n	80013f4 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>
		  motors[i].StepsFront++;
 80013d0:	4a22      	ldr	r2, [pc, #136]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2164      	movs	r1, #100	@ 0x64
 80013d6:	fb01 f303 	mul.w	r3, r1, r3
 80013da:	4413      	add	r3, r2
 80013dc:	3358      	adds	r3, #88	@ 0x58
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	491e      	ldr	r1, [pc, #120]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2064      	movs	r0, #100	@ 0x64
 80013e8:	fb00 f303 	mul.w	r3, r0, r3
 80013ec:	440b      	add	r3, r1
 80013ee:	3358      	adds	r3, #88	@ 0x58
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	e027      	b.n	8001444 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
		  }
		  else if(HAL_GPIO_ReadPin(motors[i].driver.dir_port, motors[i].driver.dir_pin) == GPIO_PIN_RESET){
 80013f4:	4a19      	ldr	r2, [pc, #100]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	2164      	movs	r1, #100	@ 0x64
 80013fa:	fb01 f303 	mul.w	r3, r1, r3
 80013fe:	4413      	add	r3, r2
 8001400:	331c      	adds	r3, #28
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4915      	ldr	r1, [pc, #84]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2064      	movs	r0, #100	@ 0x64
 800140a:	fb00 f303 	mul.w	r3, r0, r3
 800140e:	440b      	add	r3, r1
 8001410:	3320      	adds	r3, #32
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	4610      	mov	r0, r2
 8001418:	f003 ffcc 	bl	80053b4 <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d110      	bne.n	8001444 <HAL_TIM_PWM_PulseFinishedCallback+0x104>

			  		  motors[i].StepsBack++;
 8001422:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2164      	movs	r1, #100	@ 0x64
 8001428:	fb01 f303 	mul.w	r3, r1, r3
 800142c:	4413      	add	r3, r2
 800142e:	335c      	adds	r3, #92	@ 0x5c
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	1c5a      	adds	r2, r3, #1
 8001434:	4909      	ldr	r1, [pc, #36]	@ (800145c <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2064      	movs	r0, #100	@ 0x64
 800143a:	fb00 f303 	mul.w	r3, r0, r3
 800143e:	440b      	add	r3, r1
 8001440:	335c      	adds	r3, #92	@ 0x5c
 8001442:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < MAX_MOTORS; i++){
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2b03      	cmp	r3, #3
 800144e:	f77f af7e 	ble.w	800134e <HAL_TIM_PWM_PulseFinishedCallback+0xe>
		 }
      }

    }
}
 8001452:	bf00      	nop
 8001454:	bf00      	nop
 8001456:	3710      	adds	r7, #16
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20002470 	.word	0x20002470
 8001460:	20000274 	.word	0x20000274

08001464 <HAL_UART_RxCpltCallback>:

// UART callback for read from TMC2209
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <HAL_UART_RxCpltCallback+0x44>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d112      	bne.n	800149c <HAL_UART_RxCpltCallback+0x38>
        for (uint8_t i = 0; i < TMC_REPLY_SIZE + 1 ; i++) {
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]
 800147a:	e009      	b.n	8001490 <HAL_UART_RxCpltCallback+0x2c>
            rxBuffer[i] = rxData[i + 1];
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	490a      	ldr	r1, [pc, #40]	@ (80014ac <HAL_UART_RxCpltCallback+0x48>)
 8001484:	5c89      	ldrb	r1, [r1, r2]
 8001486:	4a0a      	ldr	r2, [pc, #40]	@ (80014b0 <HAL_UART_RxCpltCallback+0x4c>)
 8001488:	54d1      	strb	r1, [r2, r3]
        for (uint8_t i = 0; i < TMC_REPLY_SIZE + 1 ; i++) {
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	3301      	adds	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	2b08      	cmp	r3, #8
 8001494:	d9f2      	bls.n	800147c <HAL_UART_RxCpltCallback+0x18>
        }
        rxBufferReady = 1;
 8001496:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <HAL_UART_RxCpltCallback+0x50>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
    }
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	40004400 	.word	0x40004400
 80014ac:	2000025c 	.word	0x2000025c
 80014b0:	20000268 	.word	0x20000268
 80014b4:	20000270 	.word	0x20000270

080014b8 <TMC2209_SetDirection>:


// Set the direction of the motor
void TMC2209_SetDirection(Motor *motor, GPIO_PinState state) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.dir_port, motor->driver.dir_pin, state);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	69d8      	ldr	r0, [r3, #28]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	8c1b      	ldrh	r3, [r3, #32]
 80014cc:	78fa      	ldrb	r2, [r7, #3]
 80014ce:	4619      	mov	r1, r3
 80014d0:	f003 ff88 	bl	80053e4 <HAL_GPIO_WritePin>
    direction = state;
 80014d4:	4a03      	ldr	r2, [pc, #12]	@ (80014e4 <TMC2209_SetDirection+0x2c>)
 80014d6:	78fb      	ldrb	r3, [r7, #3]
 80014d8:	7013      	strb	r3, [r2, #0]
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000271 	.word	0x20000271

080014e8 <TMC2209_EnableDriver>:

// Enable or disable the driver
void TMC2209_EnableDriver(Motor *motor, GPIO_PinState state) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.enn_port, motor->driver.enn_pin, state); // LOW = motor enabled, HIGH = motor disabled
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014fc:	78fa      	ldrb	r2, [r7, #3]
 80014fe:	4619      	mov	r1, r3
 8001500:	f003 ff70 	bl	80053e4 <HAL_GPIO_WritePin>
}
 8001504:	bf00      	nop
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <TMC2209_SetSpeed>:
    return HAL_GPIO_ReadPin(motor->driver.index_port, motor->driver.index_pin); // Returns the INDEX pin state
}


// Start stepping with PWM
void TMC2209_SetSpeed(Motor *motor, uint32_t StepFrequency) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
	uint32_t prescaler = motor->driver.htim->Init.Prescaler;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	617b      	str	r3, [r7, #20]
    uint32_t timerClock = HAL_RCC_GetHCLKFreq() / prescaler ;
 800151e:	f005 fa29 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 8001522:	4602      	mov	r2, r0
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fbb2 f3f3 	udiv	r3, r2, r3
 800152a:	613b      	str	r3, [r7, #16]
    uint32_t ARR = (timerClock / StepFrequency) - 1; // Auto-reload value
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	fbb2 f3f3 	udiv	r3, r2, r3
 8001534:	3b01      	subs	r3, #1
 8001536:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(motor->driver.htim, ARR); // Period
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	691b      	ldr	r3, [r3, #16]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d106      	bne.n	8001560 <TMC2209_SetSpeed+0x54>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	0852      	lsrs	r2, r2, #1
 800155c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800155e:	e031      	b.n	80015c4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	2b04      	cmp	r3, #4
 8001566:	d106      	bne.n	8001576 <TMC2209_SetSpeed+0x6a>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	085b      	lsrs	r3, r3, #1
 8001572:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001574:	e026      	b.n	80015c4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	2b08      	cmp	r3, #8
 800157c:	d106      	bne.n	800158c <TMC2209_SetSpeed+0x80>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	085b      	lsrs	r3, r3, #1
 8001588:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800158a:	e01b      	b.n	80015c4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	2b0c      	cmp	r3, #12
 8001592:	d106      	bne.n	80015a2 <TMC2209_SetSpeed+0x96>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	085b      	lsrs	r3, r3, #1
 800159e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015a0:	e010      	b.n	80015c4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	2b10      	cmp	r3, #16
 80015a8:	d106      	bne.n	80015b8 <TMC2209_SetSpeed+0xac>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	085b      	lsrs	r3, r3, #1
 80015b4:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80015b6:	e005      	b.n	80015c4 <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	085b      	lsrs	r3, r3, #1
 80015c2:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80015c4:	bf00      	nop
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <TMC2209_Stop>:


// Stop stepping
void TMC2209_Stop(Motor *motor) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	60bb      	str	r3, [r7, #8]
	TMC2209_EnableDriver(motor, GPIO_PIN_SET);
 80015e0:	2101      	movs	r1, #1
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ff80 	bl	80014e8 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Stop_IT(htim, channel);
 80015e8:	68b9      	ldr	r1, [r7, #8]
 80015ea:	68f8      	ldr	r0, [r7, #12]
 80015ec:	f006 ff38 	bl	8008460 <HAL_TIM_PWM_Stop_IT>
}
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <TMC2209_Start>:

void TMC2209_Start(Motor *motor) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	691b      	ldr	r3, [r3, #16]
 800160a:	60bb      	str	r3, [r7, #8]

	TMC2209_EnableDriver(motor, GPIO_PIN_RESET);
 800160c:	2100      	movs	r1, #0
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ff6a 	bl	80014e8 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Start_IT(htim, channel);
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f006 fdda 	bl	80081d0 <HAL_TIM_PWM_Start_IT>
    motor->isStepping = true;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <debug_print>:
    }
}



 void debug_print(const char* msg) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 200);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7fe fdeb 	bl	8000210 <strlen>
 800163a:	4603      	mov	r3, r0
 800163c:	b29a      	uxth	r2, r3
 800163e:	23c8      	movs	r3, #200	@ 0xc8
 8001640:	6879      	ldr	r1, [r7, #4]
 8001642:	4803      	ldr	r0, [pc, #12]	@ (8001650 <debug_print+0x24>)
 8001644:	f008 f8e0 	bl	8009808 <HAL_UART_Transmit>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20001e98 	.word	0x20001e98

08001654 <debug_print_hex>:

 void debug_print_hex(uint8_t* data, uint8_t length) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b09e      	sub	sp, #120	@ 0x78
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	70fb      	strb	r3, [r7, #3]
    char buffer[100];
    char* ptr = buffer;
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	677b      	str	r3, [r7, #116]	@ 0x74

    ptr += sprintf(ptr, "[");
 8001666:	491c      	ldr	r1, [pc, #112]	@ (80016d8 <debug_print_hex+0x84>)
 8001668:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800166a:	f00e f887 	bl	800f77c <siprintf>
 800166e:	4603      	mov	r3, r0
 8001670:	461a      	mov	r2, r3
 8001672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001674:	4413      	add	r3, r2
 8001676:	677b      	str	r3, [r7, #116]	@ 0x74
    for(uint8_t i = 0; i < length; i++) {
 8001678:	2300      	movs	r3, #0
 800167a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800167e:	e013      	b.n	80016a8 <debug_print_hex+0x54>
        ptr += sprintf(ptr, "%02X ", data[i]);
 8001680:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	4413      	add	r3, r2
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	461a      	mov	r2, r3
 800168c:	4913      	ldr	r1, [pc, #76]	@ (80016dc <debug_print_hex+0x88>)
 800168e:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001690:	f00e f874 	bl	800f77c <siprintf>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800169a:	4413      	add	r3, r2
 800169c:	677b      	str	r3, [r7, #116]	@ 0x74
    for(uint8_t i = 0; i < length; i++) {
 800169e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80016a2:	3301      	adds	r3, #1
 80016a4:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80016a8:	f897 2073 	ldrb.w	r2, [r7, #115]	@ 0x73
 80016ac:	78fb      	ldrb	r3, [r7, #3]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d3e6      	bcc.n	8001680 <debug_print_hex+0x2c>
    }
    ptr += sprintf(ptr, "]\r\n");
 80016b2:	490b      	ldr	r1, [pc, #44]	@ (80016e0 <debug_print_hex+0x8c>)
 80016b4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80016b6:	f00e f861 	bl	800f77c <siprintf>
 80016ba:	4603      	mov	r3, r0
 80016bc:	461a      	mov	r2, r3
 80016be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80016c0:	4413      	add	r3, r2
 80016c2:	677b      	str	r3, [r7, #116]	@ 0x74

    debug_print(buffer);
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff ffaf 	bl	800162c <debug_print>
}
 80016ce:	bf00      	nop
 80016d0:	3778      	adds	r7, #120	@ 0x78
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	08011ba4 	.word	0x08011ba4
 80016dc:	08011ba8 	.word	0x08011ba8
 80016e0:	08011bb0 	.word	0x08011bb0

080016e4 <calculate_CRC>:

uint8_t calculate_CRC(uint8_t *datagram, uint8_t length) {
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i = 0; i < length; i++) {
 80016f4:	2300      	movs	r3, #0
 80016f6:	73bb      	strb	r3, [r7, #14]
 80016f8:	e027      	b.n	800174a <calculate_CRC+0x66>
        uint8_t currentByte = datagram[i];
 80016fa:	7bbb      	ldrb	r3, [r7, #14]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8001704:	2300      	movs	r3, #0
 8001706:	733b      	strb	r3, [r7, #12]
 8001708:	e019      	b.n	800173e <calculate_CRC+0x5a>
            if((crc >> 7) ^ (currentByte & 0x01)) {
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	09db      	lsrs	r3, r3, #7
 800170e:	b2db      	uxtb	r3, r3
 8001710:	461a      	mov	r2, r3
 8001712:	7b7b      	ldrb	r3, [r7, #13]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	429a      	cmp	r2, r3
 800171a:	d007      	beq.n	800172c <calculate_CRC+0x48>
                crc = (crc << 1) ^ 0x07;
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	b25b      	sxtb	r3, r3
 8001722:	f083 0307 	eor.w	r3, r3, #7
 8001726:	b25b      	sxtb	r3, r3
 8001728:	73fb      	strb	r3, [r7, #15]
 800172a:	e002      	b.n	8001732 <calculate_CRC+0x4e>
            } else {
                crc = crc << 1;
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	73fb      	strb	r3, [r7, #15]
            }
            currentByte >>= 1;
 8001732:	7b7b      	ldrb	r3, [r7, #13]
 8001734:	085b      	lsrs	r3, r3, #1
 8001736:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8001738:	7b3b      	ldrb	r3, [r7, #12]
 800173a:	3301      	adds	r3, #1
 800173c:	733b      	strb	r3, [r7, #12]
 800173e:	7b3b      	ldrb	r3, [r7, #12]
 8001740:	2b07      	cmp	r3, #7
 8001742:	d9e2      	bls.n	800170a <calculate_CRC+0x26>
    for(uint8_t i = 0; i < length; i++) {
 8001744:	7bbb      	ldrb	r3, [r7, #14]
 8001746:	3301      	adds	r3, #1
 8001748:	73bb      	strb	r3, [r7, #14]
 800174a:	7bba      	ldrb	r2, [r7, #14]
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	429a      	cmp	r2, r3
 8001750:	d3d3      	bcc.n	80016fa <calculate_CRC+0x16>
        }
    }
    return crc;
 8001752:	7bfb      	ldrb	r3, [r7, #15]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <TMC2209_WaitForReply>:
}




uint8_t TMC2209_WaitForReply(uint32_t timeout) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
     uint32_t startTime = HAL_GetTick();
 8001768:	f002 ff2c 	bl	80045c4 <HAL_GetTick>
 800176c:	60f8      	str	r0, [r7, #12]
     while (!rxBufferReady) {
 800176e:	e00c      	b.n	800178a <TMC2209_WaitForReply+0x2a>
         if ((HAL_GetTick() - startTime) > timeout) {
 8001770:	f002 ff28 	bl	80045c4 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	429a      	cmp	r2, r3
 800177e:	d204      	bcs.n	800178a <TMC2209_WaitForReply+0x2a>
             debug_print("Timeout waiting for reply.\r\n");
 8001780:	4808      	ldr	r0, [pc, #32]	@ (80017a4 <TMC2209_WaitForReply+0x44>)
 8001782:	f7ff ff53 	bl	800162c <debug_print>
             return 0; // Timeout
 8001786:	2300      	movs	r3, #0
 8001788:	e008      	b.n	800179c <TMC2209_WaitForReply+0x3c>
     while (!rxBufferReady) {
 800178a:	4b07      	ldr	r3, [pc, #28]	@ (80017a8 <TMC2209_WaitForReply+0x48>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0ed      	beq.n	8001770 <TMC2209_WaitForReply+0x10>
         }
     }
     rxBufferReady = 0; // Clear flag for next use
 8001794:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <TMC2209_WaitForReply+0x48>)
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
     return 1; // Success
 800179a:	2301      	movs	r3, #1
 }
 800179c:	4618      	mov	r0, r3
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	08011bd0 	.word	0x08011bd0
 80017a8:	20000270 	.word	0x20000270

080017ac <TMC2209_sendCommand>:


uint8_t *TMC2209_sendCommand(uint8_t *command, size_t writeLength, size_t readLength) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b086      	sub	sp, #24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
	uint8_t flag = 1;
 80017b8:	2301      	movs	r3, #1
 80017ba:	75fb      	strb	r3, [r7, #23]
	//clear_UART_buffers(&huart2);
	HAL_Delay(1);
 80017bc:	2001      	movs	r0, #1
 80017be:	f002 ff0d 	bl	80045dc <HAL_Delay>
     // Send the command
     if (HAL_UART_Transmit(&huart2, command, writeLength, 10) != HAL_OK) {
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	230a      	movs	r3, #10
 80017c8:	68f9      	ldr	r1, [r7, #12]
 80017ca:	481c      	ldr	r0, [pc, #112]	@ (800183c <TMC2209_sendCommand+0x90>)
 80017cc:	f008 f81c 	bl	8009808 <HAL_UART_Transmit>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d004      	beq.n	80017e0 <TMC2209_sendCommand+0x34>
         debug_print("Failed to send command.\r\n");
 80017d6:	481a      	ldr	r0, [pc, #104]	@ (8001840 <TMC2209_sendCommand+0x94>)
 80017d8:	f7ff ff28 	bl	800162c <debug_print>
         return 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	e029      	b.n	8001834 <TMC2209_sendCommand+0x88>
     }


     if(readLength){
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d025      	beq.n	8001832 <TMC2209_sendCommand+0x86>

     // Wait for reply
     HAL_UART_Receive_DMA(&huart2, rxData, readLength + 1);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	3301      	adds	r3, #1
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	461a      	mov	r2, r3
 80017f0:	4914      	ldr	r1, [pc, #80]	@ (8001844 <TMC2209_sendCommand+0x98>)
 80017f2:	4812      	ldr	r0, [pc, #72]	@ (800183c <TMC2209_sendCommand+0x90>)
 80017f4:	f008 f891 	bl	800991a <HAL_UART_Receive_DMA>
     if (!TMC2209_WaitForReply(200)) { // Wait 200ms if no reply, timeout
 80017f8:	20c8      	movs	r0, #200	@ 0xc8
 80017fa:	f7ff ffb1 	bl	8001760 <TMC2209_WaitForReply>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d104      	bne.n	800180e <TMC2209_sendCommand+0x62>
         debug_print("No reply received.\r\n");
 8001804:	4810      	ldr	r0, [pc, #64]	@ (8001848 <TMC2209_sendCommand+0x9c>)
 8001806:	f7ff ff11 	bl	800162c <debug_print>
         return 0; // command failed
 800180a:	2300      	movs	r3, #0
 800180c:	e012      	b.n	8001834 <TMC2209_sendCommand+0x88>
     }
     // Send transmitted data -- Note: this can't be called before receiving or else it will interfere with huart2
     debug_print("Data Transmitted: ");
 800180e:	480f      	ldr	r0, [pc, #60]	@ (800184c <TMC2209_sendCommand+0xa0>)
 8001810:	f7ff ff0c 	bl	800162c <debug_print>
     debug_print_hex(command, writeLength);
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4619      	mov	r1, r3
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f7ff ff1a 	bl	8001654 <debug_print_hex>
     // Process received data in rxBuffer
     debug_print("Reply received:\r\n");
 8001820:	480b      	ldr	r0, [pc, #44]	@ (8001850 <TMC2209_sendCommand+0xa4>)
 8001822:	f7ff ff03 	bl	800162c <debug_print>
     debug_print_hex(rxBuffer, TMC_REPLY_SIZE);
 8001826:	2108      	movs	r1, #8
 8001828:	480a      	ldr	r0, [pc, #40]	@ (8001854 <TMC2209_sendCommand+0xa8>)
 800182a:	f7ff ff13 	bl	8001654 <debug_print_hex>

     return rxBuffer; // Success
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <TMC2209_sendCommand+0xa8>)
 8001830:	e000      	b.n	8001834 <TMC2209_sendCommand+0x88>
     }

     return flag;
 8001832:	7dfb      	ldrb	r3, [r7, #23]
 }
 8001834:	4618      	mov	r0, r3
 8001836:	3718      	adds	r7, #24
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20001e10 	.word	0x20001e10
 8001840:	08011bf0 	.word	0x08011bf0
 8001844:	2000025c 	.word	0x2000025c
 8001848:	08011c0c 	.word	0x08011c0c
 800184c:	08011c24 	.word	0x08011c24
 8001850:	08011c38 	.word	0x08011c38
 8001854:	20000268 	.word	0x20000268

08001858 <TMC2209_writeInit>:


void TMC2209_writeInit(Motor *tmc2209, uint8_t regAddress, int32_t value){
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	460b      	mov	r3, r1
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	72fb      	strb	r3, [r7, #11]
 	uint8_t write_request_command[8];
 	write_request_command[0] = SYNC; // SYNC Byte for TMC2209
 8001866:	2305      	movs	r3, #5
 8001868:	743b      	strb	r3, [r7, #16]
 	write_request_command[1] = tmc2209->driver.address; // Driver address configure it using MS1(LSB) AND MS2
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	7a1b      	ldrb	r3, [r3, #8]
 800186e:	747b      	strb	r3, [r7, #17]
 	write_request_command[2] = regAddress | 0x80; // Register address to write 0x80 for writing
 8001870:	7afb      	ldrb	r3, [r7, #11]
 8001872:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001876:	b2db      	uxtb	r3, r3
 8001878:	74bb      	strb	r3, [r7, #18]
 	write_request_command[3] = (value >> 24) & 0xFF;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	0e1b      	lsrs	r3, r3, #24
 800187e:	b2db      	uxtb	r3, r3
 8001880:	74fb      	strb	r3, [r7, #19]
 	write_request_command[4] = (value >> 16) & 0xFF;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	141b      	asrs	r3, r3, #16
 8001886:	b2db      	uxtb	r3, r3
 8001888:	753b      	strb	r3, [r7, #20]
 	write_request_command[5] = (value >> 8 ) & 0xFF;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	121b      	asrs	r3, r3, #8
 800188e:	b2db      	uxtb	r3, r3
 8001890:	757b      	strb	r3, [r7, #21]
 	write_request_command[6] = (value      ) & 0xFF;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	75bb      	strb	r3, [r7, #22]
 	write_request_command[7] = calculate_CRC(write_request_command, 7); // checksum
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	2107      	movs	r1, #7
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff ff20 	bl	80016e4 <calculate_CRC>
 80018a4:	4603      	mov	r3, r0
 80018a6:	75fb      	strb	r3, [r7, #23]
 	TMC2209_sendCommand(&write_request_command[0], TMC_WRITE_DATAGRAM_SIZE, 0); // We don't actually need receive buffer here when we call ReadWrite so we just pass data
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	2200      	movs	r2, #0
 80018ae:	2108      	movs	r1, #8
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff7b 	bl	80017ac <TMC2209_sendCommand>

 }
 80018b6:	bf00      	nop
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <TMC2209_readInit>:

int32_t TMC2209_readInit(Motor *tmc2209, uint8_t regAddress){
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	70fb      	strb	r3, [r7, #3]
 	uint8_t read_request_command[8] = { 0 };
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	2300      	movs	r3, #0
 80018d2:	613b      	str	r3, [r7, #16]

// 	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
// 		return tmc2209->config->shadowRegister[address];

 	read_request_command[0] = SYNC;
 80018d4:	2305      	movs	r3, #5
 80018d6:	733b      	strb	r3, [r7, #12]
 	read_request_command[1] = tmc2209->driver.address;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7a1b      	ldrb	r3, [r3, #8]
 80018dc:	737b      	strb	r3, [r7, #13]
 	read_request_command[2] = regAddress;
 80018de:	78fb      	ldrb	r3, [r7, #3]
 80018e0:	73bb      	strb	r3, [r7, #14]
 	read_request_command[3] = calculate_CRC(read_request_command, 3);
 80018e2:	f107 030c 	add.w	r3, r7, #12
 80018e6:	2103      	movs	r1, #3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fefb 	bl	80016e4 <calculate_CRC>
 80018ee:	4603      	mov	r3, r0
 80018f0:	73fb      	strb	r3, [r7, #15]

 	uint8_t *verifyBuffer = TMC2209_sendCommand(read_request_command, TMC_READ_REQUEST_DATAGRAM_SIZE, TMC_REPLY_SIZE);
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	2208      	movs	r2, #8
 80018f8:	2104      	movs	r1, #4
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff ff56 	bl	80017ac <TMC2209_sendCommand>
 8001900:	6178      	str	r0, [r7, #20]
 	// Byte 0: Sync nibble correct?
 	if (verifyBuffer[0] != 0x05){
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b05      	cmp	r3, #5
 8001908:	d00c      	beq.n	8001924 <TMC2209_readInit+0x64>
 		// If first byte equals 0 then it means no reply so return
 		if (verifyBuffer[0] == 0)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <TMC2209_readInit+0x58>
 			return -1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
 8001916:	e03e      	b.n	8001996 <TMC2209_readInit+0xd6>
 		debug_print("Invalid data received!(SYNC Byte)\r\n");
 8001918:	4821      	ldr	r0, [pc, #132]	@ (80019a0 <TMC2209_readInit+0xe0>)
 800191a:	f7ff fe87 	bl	800162c <debug_print>
 		return -1;
 800191e:	f04f 33ff 	mov.w	r3, #4294967295
 8001922:	e038      	b.n	8001996 <TMC2209_readInit+0xd6>
 	}
 	// Byte 1: Master address correct?
 	if (verifyBuffer[1] != 0xFF){
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	3301      	adds	r3, #1
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2bff      	cmp	r3, #255	@ 0xff
 800192c:	d005      	beq.n	800193a <TMC2209_readInit+0x7a>
 		debug_print("Invalid data received!(MCU Address)\r\n");
 800192e:	481d      	ldr	r0, [pc, #116]	@ (80019a4 <TMC2209_readInit+0xe4>)
 8001930:	f7ff fe7c 	bl	800162c <debug_print>
 		return -1;
 8001934:	f04f 33ff 	mov.w	r3, #4294967295
 8001938:	e02d      	b.n	8001996 <TMC2209_readInit+0xd6>
 	}
 	// Byte 2: Register address correct?
 	if (verifyBuffer[2] != regAddress){
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	3302      	adds	r3, #2
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	78fa      	ldrb	r2, [r7, #3]
 8001942:	429a      	cmp	r2, r3
 8001944:	d005      	beq.n	8001952 <TMC2209_readInit+0x92>
 		debug_print("Invalid data received!(Register Address)\r\n");
 8001946:	4818      	ldr	r0, [pc, #96]	@ (80019a8 <TMC2209_readInit+0xe8>)
 8001948:	f7ff fe70 	bl	800162c <debug_print>
 		return -1;
 800194c:	f04f 33ff 	mov.w	r3, #4294967295
 8001950:	e021      	b.n	8001996 <TMC2209_readInit+0xd6>
 	}
 	// Byte 7: CRC correct?
 	if (verifyBuffer[7] != calculate_CRC(verifyBuffer, 7)){
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3307      	adds	r3, #7
 8001956:	781c      	ldrb	r4, [r3, #0]
 8001958:	2107      	movs	r1, #7
 800195a:	6978      	ldr	r0, [r7, #20]
 800195c:	f7ff fec2 	bl	80016e4 <calculate_CRC>
 8001960:	4603      	mov	r3, r0
 8001962:	429c      	cmp	r4, r3
 8001964:	d005      	beq.n	8001972 <TMC2209_readInit+0xb2>
 		debug_print("Invalid data received!(CRC)\r\n");
 8001966:	4811      	ldr	r0, [pc, #68]	@ (80019ac <TMC2209_readInit+0xec>)
 8001968:	f7ff fe60 	bl	800162c <debug_print>
 		return -1;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295
 8001970:	e011      	b.n	8001996 <TMC2209_readInit+0xd6>
 	}
 	return (verifyBuffer[3] << 24) | (verifyBuffer[4] << 16) | (verifyBuffer[5] << 8) | verifyBuffer[6];
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	3303      	adds	r3, #3
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	061a      	lsls	r2, r3, #24
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	3304      	adds	r3, #4
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	041b      	lsls	r3, r3, #16
 8001982:	431a      	orrs	r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	3305      	adds	r3, #5
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	4313      	orrs	r3, r2
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	3206      	adds	r2, #6
 8001992:	7812      	ldrb	r2, [r2, #0]
 8001994:	4313      	orrs	r3, r2
 }
 8001996:	4618      	mov	r0, r3
 8001998:	371c      	adds	r7, #28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd90      	pop	{r4, r7, pc}
 800199e:	bf00      	nop
 80019a0:	08011c4c 	.word	0x08011c4c
 80019a4:	08011c70 	.word	0x08011c70
 80019a8:	08011c98 	.word	0x08011c98
 80019ac:	08011cc4 	.word	0x08011cc4

080019b0 <TMC2209_SetSpreadCycle>:


uint8_t TMC2209_SetSpreadCycle(Motor *motor, uint8_t enable) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	70fb      	strb	r3, [r7, #3]
	uint32_t gconf;
	uint32_t check_gconf;

	debug_print("Read current SpreadCycle value...");
 80019bc:	4821      	ldr	r0, [pc, #132]	@ (8001a44 <TMC2209_SetSpreadCycle+0x94>)
 80019be:	f7ff fe35 	bl	800162c <debug_print>
	gconf = TMC2209_readInit(motor, TMC2209_REG_GCONF);
 80019c2:	2100      	movs	r1, #0
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff ff7b 	bl	80018c0 <TMC2209_readInit>
 80019ca:	4603      	mov	r3, r0
 80019cc:	60fb      	str	r3, [r7, #12]

    if(gconf == TMC_ERROR){
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d105      	bne.n	80019e2 <TMC2209_SetSpreadCycle+0x32>
    	debug_print("Failed to set SpreadCycle Mode!(Invalid Reply 1)\r\n");
 80019d6:	481c      	ldr	r0, [pc, #112]	@ (8001a48 <TMC2209_SetSpreadCycle+0x98>)
 80019d8:	f7ff fe28 	bl	800162c <debug_print>
    	return gconf;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	e02b      	b.n	8001a3a <TMC2209_SetSpreadCycle+0x8a>
    }

    check_gconf = gconf;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	60bb      	str	r3, [r7, #8]
    if(enable) {
 80019e6:	78fb      	ldrb	r3, [r7, #3]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d004      	beq.n	80019f6 <TMC2209_SetSpreadCycle+0x46>
    	gconf |= (1 << TMC2209_EN_SPREADCYCLE_POS);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	e003      	b.n	80019fe <TMC2209_SetSpreadCycle+0x4e>
    } else {
    	gconf &= ~(1 << TMC2209_EN_SPREADCYCLE_POS);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f023 0304 	bic.w	r3, r3, #4
 80019fc:	60fb      	str	r3, [r7, #12]
    }

    if(gconf == check_gconf){ //Setpread is already EN/DIS ABLED so skip and return
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d104      	bne.n	8001a10 <TMC2209_SetSpreadCycle+0x60>
    	debug_print("Failed to set SpreadCycle Mode! (Spread is already on that Mode!)\r\n");
 8001a06:	4811      	ldr	r0, [pc, #68]	@ (8001a4c <TMC2209_SetSpreadCycle+0x9c>)
 8001a08:	f7ff fe10 	bl	800162c <debug_print>
    	return enable;
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	e014      	b.n	8001a3a <TMC2209_SetSpreadCycle+0x8a>
    }

    TMC2209_writeInit(motor, TMC2209_REG_GCONF, gconf);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	461a      	mov	r2, r3
 8001a14:	2100      	movs	r1, #0
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff ff1e 	bl	8001858 <TMC2209_writeInit>

    check_gconf = TMC2209_readInit(motor, TMC2209_REG_GCONF);
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ff4e 	bl	80018c0 <TMC2209_readInit>
 8001a24:	4603      	mov	r3, r0
 8001a26:	60bb      	str	r3, [r7, #8]
    if(check_gconf != gconf){
 8001a28:	68ba      	ldr	r2, [r7, #8]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d002      	beq.n	8001a36 <TMC2209_SetSpreadCycle+0x86>
    	debug_print("Failed to set SpreadCycle Mode!(invalid Reply 2)\r\n");
 8001a30:	4807      	ldr	r0, [pc, #28]	@ (8001a50 <TMC2209_SetSpreadCycle+0xa0>)
 8001a32:	f7ff fdfb 	bl	800162c <debug_print>
    }
    return check_gconf;
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	b2db      	uxtb	r3, r3
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	08011ce4 	.word	0x08011ce4
 8001a48:	08011d08 	.word	0x08011d08
 8001a4c:	08011d3c 	.word	0x08011d3c
 8001a50:	08011d80 	.word	0x08011d80

08001a54 <TMC2209_enable_PDNuart>:
    }

    return spreadCycleEnabled; // Return 1 if SpreadCycle is enabled, 0 otherwise
}

void TMC2209_enable_PDNuart(Motor *tmc2209){
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	  // Enable the driver by writing to the GCONF register
	  debug_print("Enabling driver via GCONF register...\r\n");
 8001a5c:	4805      	ldr	r0, [pc, #20]	@ (8001a74 <TMC2209_enable_PDNuart+0x20>)
 8001a5e:	f7ff fde5 	bl	800162c <debug_print>
	  TMC2209_writeInit(tmc2209, 0x00, 0x00000040); // Set `pdn_disable = 1` in GCONF
 8001a62:	2240      	movs	r2, #64	@ 0x40
 8001a64:	2100      	movs	r1, #0
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff fef6 	bl	8001858 <TMC2209_writeInit>
}
 8001a6c:	bf00      	nop
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	08011e04 	.word	0x08011e04

08001a78 <TMC2209_read_ifcnt>:
uint8_t TMC2209_read_ifcnt(Motor *tmc2209) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b090      	sub	sp, #64	@ 0x40
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

     debug_print("Reading IFCNT register...\r\n");
 8001a80:	4810      	ldr	r0, [pc, #64]	@ (8001ac4 <TMC2209_read_ifcnt+0x4c>)
 8001a82:	f7ff fdd3 	bl	800162c <debug_print>
     int32_t ifcnt_value = TMC2209_readInit(tmc2209, TMC2209_REG_IFCNT); // IFCNT register address is 0x02
 8001a86:	2102      	movs	r1, #2
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff ff19 	bl	80018c0 <TMC2209_readInit>
 8001a8e:	63f8      	str	r0, [r7, #60]	@ 0x3c

     if (ifcnt_value >= 0) { // This value gets incremented with every sucessful UART write access 0 to 255 then wraps around.
 8001a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	db0e      	blt.n	8001ab4 <TMC2209_read_ifcnt+0x3c>
         char debug_msg[50];
         sprintf(debug_msg, "IFCNT Value: %d\r\n",  (int)ifcnt_value);
 8001a96:	f107 0308 	add.w	r3, r7, #8
 8001a9a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001a9c:	490a      	ldr	r1, [pc, #40]	@ (8001ac8 <TMC2209_read_ifcnt+0x50>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f00d fe6c 	bl	800f77c <siprintf>
         debug_print(debug_msg);
 8001aa4:	f107 0308 	add.w	r3, r7, #8
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fdbf 	bl	800162c <debug_print>
         return ifcnt_value;
 8001aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	e003      	b.n	8001abc <TMC2209_read_ifcnt+0x44>
     } else {
         debug_print("Failed to read IFCNT register!\r\n");
 8001ab4:	4805      	ldr	r0, [pc, #20]	@ (8001acc <TMC2209_read_ifcnt+0x54>)
 8001ab6:	f7ff fdb9 	bl	800162c <debug_print>
         return 0;
 8001aba:	2300      	movs	r3, #0
     }

 }
 8001abc:	4618      	mov	r0, r3
 8001abe:	3740      	adds	r7, #64	@ 0x40
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	08011e2c 	.word	0x08011e2c
 8001ac8:	08011e48 	.word	0x08011e48
 8001acc:	08011e5c 	.word	0x08011e5c

08001ad0 <setMicrosteppingResolution>:


// Function to set the microstepping resolution through UART
void setMicrosteppingResolution(Motor *tmc2209, uint16_t resolution) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b094      	sub	sp, #80	@ 0x50
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	807b      	strh	r3, [r7, #2]
    // Ensure GCONF is set to enable UART control for microstepping resolution
    uint8_t gconf = 0x80; // Bit 7 (mstep_reg_select) set to 1. This to change the option to control mstepping using UART instead of MS1 & MS2 pins
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
    TMC2209_writeInit(tmc2209, TMC2209_REG_GCONF, gconf);
 8001ae2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	2100      	movs	r1, #0
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff feb4 	bl	8001858 <TMC2209_writeInit>


    // Read the current CHOPCONF register value
    uint32_t currentCHOPCONF = TMC2209_readInit(tmc2209, TMC2209_REG_CHOPCONF);
 8001af0:	216c      	movs	r1, #108	@ 0x6c
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f7ff fee4 	bl	80018c0 <TMC2209_readInit>
 8001af8:	4603      	mov	r3, r0
 8001afa:	64bb      	str	r3, [r7, #72]	@ 0x48


    // Extract the current microstepping resolution (MRES) bits [24:27]
    uint8_t currentMRES = (currentCHOPCONF >> 24) & 0x0F;
 8001afc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001afe:	0e1b      	lsrs	r3, r3, #24
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Determine the MRES value for the new resolution
    uint8_t newMRES;
    switch (resolution) {
 8001b0a:	887b      	ldrh	r3, [r7, #2]
 8001b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b10:	d053      	beq.n	8001bba <setMicrosteppingResolution+0xea>
 8001b12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b16:	dc74      	bgt.n	8001c02 <setMicrosteppingResolution+0x132>
 8001b18:	2b80      	cmp	r3, #128	@ 0x80
 8001b1a:	d052      	beq.n	8001bc2 <setMicrosteppingResolution+0xf2>
 8001b1c:	2b80      	cmp	r3, #128	@ 0x80
 8001b1e:	dc70      	bgt.n	8001c02 <setMicrosteppingResolution+0x132>
 8001b20:	2b20      	cmp	r3, #32
 8001b22:	dc47      	bgt.n	8001bb4 <setMicrosteppingResolution+0xe4>
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	dd6c      	ble.n	8001c02 <setMicrosteppingResolution+0x132>
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	2b1f      	cmp	r3, #31
 8001b2c:	d869      	bhi.n	8001c02 <setMicrosteppingResolution+0x132>
 8001b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b34 <setMicrosteppingResolution+0x64>)
 8001b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b34:	08001bfb 	.word	0x08001bfb
 8001b38:	08001bf3 	.word	0x08001bf3
 8001b3c:	08001c03 	.word	0x08001c03
 8001b40:	08001beb 	.word	0x08001beb
 8001b44:	08001c03 	.word	0x08001c03
 8001b48:	08001c03 	.word	0x08001c03
 8001b4c:	08001c03 	.word	0x08001c03
 8001b50:	08001be3 	.word	0x08001be3
 8001b54:	08001c03 	.word	0x08001c03
 8001b58:	08001c03 	.word	0x08001c03
 8001b5c:	08001c03 	.word	0x08001c03
 8001b60:	08001c03 	.word	0x08001c03
 8001b64:	08001c03 	.word	0x08001c03
 8001b68:	08001c03 	.word	0x08001c03
 8001b6c:	08001c03 	.word	0x08001c03
 8001b70:	08001bdb 	.word	0x08001bdb
 8001b74:	08001c03 	.word	0x08001c03
 8001b78:	08001c03 	.word	0x08001c03
 8001b7c:	08001c03 	.word	0x08001c03
 8001b80:	08001c03 	.word	0x08001c03
 8001b84:	08001c03 	.word	0x08001c03
 8001b88:	08001c03 	.word	0x08001c03
 8001b8c:	08001c03 	.word	0x08001c03
 8001b90:	08001c03 	.word	0x08001c03
 8001b94:	08001c03 	.word	0x08001c03
 8001b98:	08001c03 	.word	0x08001c03
 8001b9c:	08001c03 	.word	0x08001c03
 8001ba0:	08001c03 	.word	0x08001c03
 8001ba4:	08001c03 	.word	0x08001c03
 8001ba8:	08001c03 	.word	0x08001c03
 8001bac:	08001c03 	.word	0x08001c03
 8001bb0:	08001bd3 	.word	0x08001bd3
 8001bb4:	2b40      	cmp	r3, #64	@ 0x40
 8001bb6:	d008      	beq.n	8001bca <setMicrosteppingResolution+0xfa>
 8001bb8:	e023      	b.n	8001c02 <setMicrosteppingResolution+0x132>
        case 256:
            newMRES = 0x00; // %0000 -> 256 microsteps
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bc0:	e024      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 128:
            newMRES = 0x01; // %0001 -> 128 microsteps
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bc8:	e020      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 64:
            newMRES = 0x02; // %0010 -> 64 microsteps
 8001bca:	2302      	movs	r3, #2
 8001bcc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bd0:	e01c      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 32:
            newMRES = 0x03; // %0011 -> 32 microsteps
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bd8:	e018      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 16:
            newMRES = 0x04; // %0100 -> 16 microsteps
 8001bda:	2304      	movs	r3, #4
 8001bdc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001be0:	e014      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 8:
            newMRES = 0x05; // %0101 -> 8 microsteps
 8001be2:	2305      	movs	r3, #5
 8001be4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001be8:	e010      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 4:
            newMRES = 0x06; // %0110 -> 4 microsteps
 8001bea:	2306      	movs	r3, #6
 8001bec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bf0:	e00c      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 2:
            newMRES = 0x07; // %0111 -> 2 microsteps
 8001bf2:	2307      	movs	r3, #7
 8001bf4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001bf8:	e008      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        case 1:
            newMRES = 0x08; // %1000 -> Full step
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001c00:	e004      	b.n	8001c0c <setMicrosteppingResolution+0x13c>
        default:
            newMRES = currentMRES; // Keep the current resolution if invalid value is provided
 8001c02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001c06:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            break;
 8001c0a:	bf00      	nop
    }

    // If the resolution has not changed, do nothing
    if (newMRES == currentMRES) {
 8001c0c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001c10:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d103      	bne.n	8001c20 <setMicrosteppingResolution+0x150>
        debug_print("Resolution unchanged, no update needed.\n");
 8001c18:	4810      	ldr	r0, [pc, #64]	@ (8001c5c <setMicrosteppingResolution+0x18c>)
 8001c1a:	f7ff fd07 	bl	800162c <debug_print>
 8001c1e:	e019      	b.n	8001c54 <setMicrosteppingResolution+0x184>
        return;
    }

    // Update the CHOPCONF register with the new MRES value
    uint32_t updatedCHOPCONF = (currentCHOPCONF & ~(0x0F << 24)) | (newMRES << 24);
 8001c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c22:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001c26:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001c2a:	061b      	lsls	r3, r3, #24
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	643b      	str	r3, [r7, #64]	@ 0x40
    TMC2209_writeInit(tmc2209, TMC2209_REG_CHOPCONF, updatedCHOPCONF);
 8001c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c32:	461a      	mov	r2, r3
 8001c34:	216c      	movs	r1, #108	@ 0x6c
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7ff fe0e 	bl	8001858 <TMC2209_writeInit>

    // Debug
    char debug_msg[50];
    sprintf(debug_msg, "Updated microstepping resolution to: %d\r\n", resolution);
 8001c3c:	887a      	ldrh	r2, [r7, #2]
 8001c3e:	f107 030c 	add.w	r3, r7, #12
 8001c42:	4907      	ldr	r1, [pc, #28]	@ (8001c60 <setMicrosteppingResolution+0x190>)
 8001c44:	4618      	mov	r0, r3
 8001c46:	f00d fd99 	bl	800f77c <siprintf>
    debug_print(debug_msg);
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fcec 	bl	800162c <debug_print>

}
 8001c54:	3750      	adds	r7, #80	@ 0x50
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	08011e80 	.word	0x08011e80
 8001c60:	08011eac 	.word	0x08011eac

08001c64 <checkMicrosteppingResolution>:


uint16_t checkMicrosteppingResolution(Motor *tmc2209) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b092      	sub	sp, #72	@ 0x48
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    // Read the CHOPCONF register
    uint32_t chopconf = TMC2209_readInit(tmc2209, TMC2209_REG_CHOPCONF);
 8001c6c:	216c      	movs	r1, #108	@ 0x6c
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fe26 	bl	80018c0 <TMC2209_readInit>
 8001c74:	4603      	mov	r3, r0
 8001c76:	643b      	str	r3, [r7, #64]	@ 0x40
    // Extract the MRES bits (bits 24–27 in CHOPCONF)
    uint8_t mres = (chopconf >> 24) & 0x0F;
 8001c78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c7a:	0e1b      	lsrs	r3, r3, #24
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    // Calculate the current microstepping resolution
    uint16_t resolution;
    switch (mres) {
 8001c86:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d839      	bhi.n	8001d02 <checkMicrosteppingResolution+0x9e>
 8001c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c94 <checkMicrosteppingResolution+0x30>)
 8001c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c94:	08001cb9 	.word	0x08001cb9
 8001c98:	08001cc3 	.word	0x08001cc3
 8001c9c:	08001ccb 	.word	0x08001ccb
 8001ca0:	08001cd3 	.word	0x08001cd3
 8001ca4:	08001cdb 	.word	0x08001cdb
 8001ca8:	08001ce3 	.word	0x08001ce3
 8001cac:	08001ceb 	.word	0x08001ceb
 8001cb0:	08001cf3 	.word	0x08001cf3
 8001cb4:	08001cfb 	.word	0x08001cfb
        case 0x00: resolution = 256; break;
 8001cb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cbc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cc0:	e022      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x01: resolution = 128; break;
 8001cc2:	2380      	movs	r3, #128	@ 0x80
 8001cc4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cc8:	e01e      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x02: resolution = 64; break;
 8001cca:	2340      	movs	r3, #64	@ 0x40
 8001ccc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cd0:	e01a      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x03: resolution = 32; break;
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cd8:	e016      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x04: resolution = 16; break;
 8001cda:	2310      	movs	r3, #16
 8001cdc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001ce0:	e012      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x05: resolution = 8; break;
 8001ce2:	2308      	movs	r3, #8
 8001ce4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001ce8:	e00e      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x06: resolution = 4; break;
 8001cea:	2304      	movs	r3, #4
 8001cec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cf0:	e00a      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x07: resolution = 2; break;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001cf8:	e006      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        case 0x08: resolution = 1; break;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001d00:	e002      	b.n	8001d08 <checkMicrosteppingResolution+0xa4>
        default: resolution = 0; // Unknown value
 8001d02:	2300      	movs	r3, #0
 8001d04:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }

    // Debug
    char debug_msg[50];
    sprintf(debug_msg, "Current microstepping resolution: %u\n", resolution);
 8001d08:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	4907      	ldr	r1, [pc, #28]	@ (8001d30 <checkMicrosteppingResolution+0xcc>)
 8001d12:	4618      	mov	r0, r3
 8001d14:	f00d fd32 	bl	800f77c <siprintf>
    debug_print(debug_msg);
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff fc85 	bl	800162c <debug_print>

    return resolution;
 8001d22:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3748      	adds	r7, #72	@ 0x48
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	08011ed8 	.word	0x08011ed8

08001d34 <configureGCONF>:
    debug_print(debug_msg);

    return irun_value;
}

void configureGCONF(Motor *tmc2209) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
    uint32_t gconf = 0x000000C0; // pdn_disable = 1, mstep_reg_select = 1
 8001d3c:	23c0      	movs	r3, #192	@ 0xc0
 8001d3e:	60fb      	str	r3, [r7, #12]
    TMC2209_writeInit(tmc2209, TMC2209_REG_GCONF, gconf);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	461a      	mov	r2, r3
 8001d44:	2100      	movs	r1, #0
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff fd86 	bl	8001858 <TMC2209_writeInit>
    HAL_Delay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f002 fc45 	bl	80045dc <HAL_Delay>
}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <MotorsHoming>:
    }
}



void MotorsHoming(Motor *motor){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
	for(int i = 0; i<4; i++){
 8001d64:	2300      	movs	r3, #0
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	e142      	b.n	8001ff0 <MotorsHoming+0x294>
		if(i == 0){
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d13c      	bne.n	8001dea <MotorsHoming+0x8e>
			TMC2209_SetDirection(&motor[0],0);
 8001d70:	2100      	movs	r1, #0
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff fba0 	bl	80014b8 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[0],16000);
 8001d78:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff fbc5 	bl	800150c <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 0){
 8001d82:	2110      	movs	r1, #16
 8001d84:	489f      	ldr	r0, [pc, #636]	@ (8002004 <MotorsHoming+0x2a8>)
 8001d86:	f000 fc57 	bl	8002638 <IsSensorTriggered>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	f083 0301 	eor.w	r3, r3, #1
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d026      	beq.n	8001de4 <MotorsHoming+0x88>
					TMC2209_Start(&motor[0]);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff fc2e 	bl	80015f8 <TMC2209_Start>
					while(IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 0);
 8001d9c:	bf00      	nop
 8001d9e:	2110      	movs	r1, #16
 8001da0:	4898      	ldr	r0, [pc, #608]	@ (8002004 <MotorsHoming+0x2a8>)
 8001da2:	f000 fc49 	bl	8002638 <IsSensorTriggered>
 8001da6:	4603      	mov	r3, r0
 8001da8:	f083 0301 	eor.w	r3, r3, #1
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f5      	bne.n	8001d9e <MotorsHoming+0x42>
					if((IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 1)){
 8001db2:	2110      	movs	r1, #16
 8001db4:	4893      	ldr	r0, [pc, #588]	@ (8002004 <MotorsHoming+0x2a8>)
 8001db6:	f000 fc3f 	bl	8002638 <IsSensorTriggered>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d011      	beq.n	8001de4 <MotorsHoming+0x88>
						TMC2209_Stop(&motor[0]);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff fc03 	bl	80015cc <TMC2209_Stop>
						motor[0].currentPositionMM = 0;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
						motor[0].stepsTaken = 0;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	645a      	str	r2, [r3, #68]	@ 0x44
						motor[i].StepsBack = 0;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2264      	movs	r2, #100	@ 0x64
 8001dd8:	fb02 f303 	mul.w	r3, r2, r3
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	2200      	movs	r2, #0
 8001de2:	65da      	str	r2, [r3, #92]	@ 0x5c

					}

				}
			TMC2209_Stop(&motor[0]);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff fbf1 	bl	80015cc <TMC2209_Stop>

		}
		if(i == 1){
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d150      	bne.n	8001e92 <MotorsHoming+0x136>
			TMC2209_SetDirection(&motor[1],1);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3364      	adds	r3, #100	@ 0x64
 8001df4:	2101      	movs	r1, #1
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fb5e 	bl	80014b8 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[1],10000);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3364      	adds	r3, #100	@ 0x64
 8001e00:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fb81 	bl	800150c <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0){
 8001e0a:	2104      	movs	r1, #4
 8001e0c:	487d      	ldr	r0, [pc, #500]	@ (8002004 <MotorsHoming+0x2a8>)
 8001e0e:	f000 fc13 	bl	8002638 <IsSensorTriggered>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f083 0301 	eor.w	r3, r3, #1
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d034      	beq.n	8001e88 <MotorsHoming+0x12c>
				TMC2209_Start(&motor[1]);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3364      	adds	r3, #100	@ 0x64
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fbe8 	bl	80015f8 <TMC2209_Start>
				while(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0);
 8001e28:	bf00      	nop
 8001e2a:	2104      	movs	r1, #4
 8001e2c:	4875      	ldr	r0, [pc, #468]	@ (8002004 <MotorsHoming+0x2a8>)
 8001e2e:	f000 fc03 	bl	8002638 <IsSensorTriggered>
 8001e32:	4603      	mov	r3, r0
 8001e34:	f083 0301 	eor.w	r3, r3, #1
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f5      	bne.n	8001e2a <MotorsHoming+0xce>
				if((IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 1)){
 8001e3e:	2104      	movs	r1, #4
 8001e40:	4870      	ldr	r0, [pc, #448]	@ (8002004 <MotorsHoming+0x2a8>)
 8001e42:	f000 fbf9 	bl	8002638 <IsSensorTriggered>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d01d      	beq.n	8001e88 <MotorsHoming+0x12c>
					TMC2209_Stop(&motor[1]);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3364      	adds	r3, #100	@ 0x64
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff fbbb 	bl	80015cc <TMC2209_Stop>
					motor[i].currentPositionMM = 0;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2264      	movs	r2, #100	@ 0x64
 8001e5a:	fb02 f303 	mul.w	r3, r2, r3
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2264      	movs	r2, #100	@ 0x64
 8001e6c:	fb02 f303 	mul.w	r3, r2, r3
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	4413      	add	r3, r2
 8001e74:	2200      	movs	r2, #0
 8001e76:	645a      	str	r2, [r3, #68]	@ 0x44
	                motor[i].StepsFront = 0;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2264      	movs	r2, #100	@ 0x64
 8001e7c:	fb02 f303 	mul.w	r3, r2, r3
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	2200      	movs	r2, #0
 8001e86:	659a      	str	r2, [r3, #88]	@ 0x58
				}
			}
			TMC2209_Stop(&motor[1]);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3364      	adds	r3, #100	@ 0x64
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff fb9d 	bl	80015cc <TMC2209_Stop>
		}
		if(i == 2){
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d150      	bne.n	8001f3a <MotorsHoming+0x1de>
			TMC2209_SetDirection(&motor[2],1);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	33c8      	adds	r3, #200	@ 0xc8
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fb0a 	bl	80014b8 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[2],16000);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	33c8      	adds	r3, #200	@ 0xc8
 8001ea8:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fb2d 	bl	800150c <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 0){
 8001eb2:	2110      	movs	r1, #16
 8001eb4:	4854      	ldr	r0, [pc, #336]	@ (8002008 <MotorsHoming+0x2ac>)
 8001eb6:	f000 fbbf 	bl	8002638 <IsSensorTriggered>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f083 0301 	eor.w	r3, r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d034      	beq.n	8001f30 <MotorsHoming+0x1d4>
				TMC2209_Start(&motor[2]);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	33c8      	adds	r3, #200	@ 0xc8
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff fb94 	bl	80015f8 <TMC2209_Start>
				while(IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 0);
 8001ed0:	bf00      	nop
 8001ed2:	2110      	movs	r1, #16
 8001ed4:	484c      	ldr	r0, [pc, #304]	@ (8002008 <MotorsHoming+0x2ac>)
 8001ed6:	f000 fbaf 	bl	8002638 <IsSensorTriggered>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f083 0301 	eor.w	r3, r3, #1
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d1f5      	bne.n	8001ed2 <MotorsHoming+0x176>
				if((IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 1)){
 8001ee6:	2110      	movs	r1, #16
 8001ee8:	4847      	ldr	r0, [pc, #284]	@ (8002008 <MotorsHoming+0x2ac>)
 8001eea:	f000 fba5 	bl	8002638 <IsSensorTriggered>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01d      	beq.n	8001f30 <MotorsHoming+0x1d4>
					TMC2209_Stop(&motor[2]);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	33c8      	adds	r3, #200	@ 0xc8
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fb67 	bl	80015cc <TMC2209_Stop>
					motor[i].currentPositionMM = 0;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2264      	movs	r2, #100	@ 0x64
 8001f02:	fb02 f303 	mul.w	r3, r2, r3
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	4413      	add	r3, r2
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2264      	movs	r2, #100	@ 0x64
 8001f14:	fb02 f303 	mul.w	r3, r2, r3
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	645a      	str	r2, [r3, #68]	@ 0x44
				    motor[i].StepsFront = 0;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2264      	movs	r2, #100	@ 0x64
 8001f24:	fb02 f303 	mul.w	r3, r2, r3
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	659a      	str	r2, [r3, #88]	@ 0x58
				}
			}
			TMC2209_Stop(&motor[2]);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	33c8      	adds	r3, #200	@ 0xc8
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff fb49 	bl	80015cc <TMC2209_Stop>
	}
		if(i == 3){
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d154      	bne.n	8001fea <MotorsHoming+0x28e>
			TMC2209_SetDirection(&motor[3],0);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fab5 	bl	80014b8 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[3],10000);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001f54:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fad7 	bl	800150c <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 0){
 8001f5e:	2108      	movs	r1, #8
 8001f60:	482a      	ldr	r0, [pc, #168]	@ (800200c <MotorsHoming+0x2b0>)
 8001f62:	f000 fb69 	bl	8002638 <IsSensorTriggered>
 8001f66:	4603      	mov	r3, r0
 8001f68:	f083 0301 	eor.w	r3, r3, #1
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d035      	beq.n	8001fde <MotorsHoming+0x282>
				TMC2209_Start(&motor[3]);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fb3d 	bl	80015f8 <TMC2209_Start>
				while(IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 0);
 8001f7e:	bf00      	nop
 8001f80:	2108      	movs	r1, #8
 8001f82:	4822      	ldr	r0, [pc, #136]	@ (800200c <MotorsHoming+0x2b0>)
 8001f84:	f000 fb58 	bl	8002638 <IsSensorTriggered>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	f083 0301 	eor.w	r3, r3, #1
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1f5      	bne.n	8001f80 <MotorsHoming+0x224>
				if((IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 1)){
 8001f94:	2108      	movs	r1, #8
 8001f96:	481d      	ldr	r0, [pc, #116]	@ (800200c <MotorsHoming+0x2b0>)
 8001f98:	f000 fb4e 	bl	8002638 <IsSensorTriggered>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d01d      	beq.n	8001fde <MotorsHoming+0x282>
					TMC2209_Stop(&motor[3]);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fb0f 	bl	80015cc <TMC2209_Stop>
					motor[i].currentPositionMM = 450;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2264      	movs	r2, #100	@ 0x64
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	4a15      	ldr	r2, [pc, #84]	@ (8002010 <MotorsHoming+0x2b4>)
 8001fbc:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2264      	movs	r2, #100	@ 0x64
 8001fc2:	fb02 f303 	mul.w	r3, r2, r3
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	2200      	movs	r2, #0
 8001fcc:	645a      	str	r2, [r3, #68]	@ 0x44
				    motor[i].StepsFront = 0;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2264      	movs	r2, #100	@ 0x64
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	2200      	movs	r2, #0
 8001fdc:	659a      	str	r2, [r3, #88]	@ 0x58
				}
			}
			TMC2209_Stop(&motor[3]);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7ff faf1 	bl	80015cc <TMC2209_Stop>
	for(int i = 0; i<4; i++){
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3301      	adds	r3, #1
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	f77f aeb9 	ble.w	8001d6a <MotorsHoming+0xe>




}
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40021000 	.word	0x40021000
 8002008:	40020000 	.word	0x40020000
 800200c:	40020400 	.word	0x40020400
 8002010:	43e10000 	.word	0x43e10000

08002014 <initializeMotors>:
// Motors & axis
extern Motor motors[MAX_MOTORS];
extern Axis axes[MAX_MOTORS_PER_AXIS - 1];


void initializeMotors() {
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
    // Initialize each motor in the array
    for (int i = 0; i < MAX_MOTORS; i++) {
 800201a:	2300      	movs	r3, #0
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	e24c      	b.n	80024ba <initializeMotors+0x4a6>
    	// Setting all for all drivers/motors
    	motors[i].driver.huart = &huart2; // UART handler
 8002020:	4ab8      	ldr	r2, [pc, #736]	@ (8002304 <initializeMotors+0x2f0>)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2164      	movs	r1, #100	@ 0x64
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	4413      	add	r3, r2
 800202c:	3304      	adds	r3, #4
 800202e:	4ab6      	ldr	r2, [pc, #728]	@ (8002308 <initializeMotors+0x2f4>)
 8002030:	601a      	str	r2, [r3, #0]
    	motors[i].driver.address = 0x00+i; // Address : 0x00, 0x01 ... Depends on MS1 AND MS2
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	b2d8      	uxtb	r0, r3
 8002036:	4ab3      	ldr	r2, [pc, #716]	@ (8002304 <initializeMotors+0x2f0>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2164      	movs	r1, #100	@ 0x64
 800203c:	fb01 f303 	mul.w	r3, r1, r3
 8002040:	4413      	add	r3, r2
 8002042:	3308      	adds	r3, #8
 8002044:	4602      	mov	r2, r0
 8002046:	701a      	strb	r2, [r3, #0]

    	// Motor Parameters
    	motors[i].driver.id = i + 1;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	b2db      	uxtb	r3, r3
 800204c:	3301      	adds	r3, #1
 800204e:	b2d8      	uxtb	r0, r3
 8002050:	4aac      	ldr	r2, [pc, #688]	@ (8002304 <initializeMotors+0x2f0>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2164      	movs	r1, #100	@ 0x64
 8002056:	fb01 f303 	mul.w	r3, r1, r3
 800205a:	4413      	add	r3, r2
 800205c:	4602      	mov	r2, r0
 800205e:	701a      	strb	r2, [r3, #0]

        motors[i].stepsTaken = 0;
 8002060:	4aa8      	ldr	r2, [pc, #672]	@ (8002304 <initializeMotors+0x2f0>)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2164      	movs	r1, #100	@ 0x64
 8002066:	fb01 f303 	mul.w	r3, r1, r3
 800206a:	4413      	add	r3, r2
 800206c:	3344      	adds	r3, #68	@ 0x44
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
        motors[i].nextTotalSteps = 0;
 8002072:	4aa4      	ldr	r2, [pc, #656]	@ (8002304 <initializeMotors+0x2f0>)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2164      	movs	r1, #100	@ 0x64
 8002078:	fb01 f303 	mul.w	r3, r1, r3
 800207c:	4413      	add	r3, r2
 800207e:	3348      	adds	r3, #72	@ 0x48
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
        motors[i].currentPositionMM = 0;
 8002084:	4a9f      	ldr	r2, [pc, #636]	@ (8002304 <initializeMotors+0x2f0>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2164      	movs	r1, #100	@ 0x64
 800208a:	fb01 f303 	mul.w	r3, r1, r3
 800208e:	4413      	add	r3, r2
 8002090:	334c      	adds	r3, #76	@ 0x4c
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
        motors[i].nextPositionMM = 0;
 8002098:	4a9a      	ldr	r2, [pc, #616]	@ (8002304 <initializeMotors+0x2f0>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2164      	movs	r1, #100	@ 0x64
 800209e:	fb01 f303 	mul.w	r3, r1, r3
 80020a2:	4413      	add	r3, r2
 80020a4:	3350      	adds	r3, #80	@ 0x50
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
        motors[i].isStepping = false;
 80020ac:	4a95      	ldr	r2, [pc, #596]	@ (8002304 <initializeMotors+0x2f0>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2164      	movs	r1, #100	@ 0x64
 80020b2:	fb01 f303 	mul.w	r3, r1, r3
 80020b6:	4413      	add	r3, r2
 80020b8:	3354      	adds	r3, #84	@ 0x54
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]



        if(i == 0){
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f040 8081 	bne.w	80021c8 <initializeMotors+0x1b4>
         // Configure motor 1 X-axis

        // TIMER configurations
        motors[i].driver.htim = &htim2;				 // TIMER HANDLER
 80020c6:	4a8f      	ldr	r2, [pc, #572]	@ (8002304 <initializeMotors+0x2f0>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2164      	movs	r1, #100	@ 0x64
 80020cc:	fb01 f303 	mul.w	r3, r1, r3
 80020d0:	4413      	add	r3, r2
 80020d2:	330c      	adds	r3, #12
 80020d4:	4a8d      	ldr	r2, [pc, #564]	@ (800230c <initializeMotors+0x2f8>)
 80020d6:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_channel = TIM_CHANNEL_3; // PWM channel for motor 1
 80020d8:	4a8a      	ldr	r2, [pc, #552]	@ (8002304 <initializeMotors+0x2f0>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2164      	movs	r1, #100	@ 0x64
 80020de:	fb01 f303 	mul.w	r3, r1, r3
 80020e2:	4413      	add	r3, r2
 80020e4:	3310      	adds	r3, #16
 80020e6:	2208      	movs	r2, #8
 80020e8:	601a      	str	r2, [r3, #0]
        motors[i].driver.mstep = 16;
 80020ea:	4a86      	ldr	r2, [pc, #536]	@ (8002304 <initializeMotors+0x2f0>)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2164      	movs	r1, #100	@ 0x64
 80020f0:	fb01 f303 	mul.w	r3, r1, r3
 80020f4:	4413      	add	r3, r2
 80020f6:	3302      	adds	r3, #2
 80020f8:	2210      	movs	r2, #16
 80020fa:	801a      	strh	r2, [r3, #0]
        motors[i].stepsPerRevolution = 400;
 80020fc:	4a81      	ldr	r2, [pc, #516]	@ (8002304 <initializeMotors+0x2f0>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2164      	movs	r1, #100	@ 0x64
 8002102:	fb01 f303 	mul.w	r3, r1, r3
 8002106:	4413      	add	r3, r2
 8002108:	333c      	adds	r3, #60	@ 0x3c
 800210a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800210e:	601a      	str	r2, [r3, #0]
        // GPIO PINS
        motors[i].driver.step_port = GPIOB;
 8002110:	4a7c      	ldr	r2, [pc, #496]	@ (8002304 <initializeMotors+0x2f0>)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2164      	movs	r1, #100	@ 0x64
 8002116:	fb01 f303 	mul.w	r3, r1, r3
 800211a:	4413      	add	r3, r2
 800211c:	3314      	adds	r3, #20
 800211e:	4a7c      	ldr	r2, [pc, #496]	@ (8002310 <initializeMotors+0x2fc>)
 8002120:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_pin = GPIO_PIN_10;
 8002122:	4a78      	ldr	r2, [pc, #480]	@ (8002304 <initializeMotors+0x2f0>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2164      	movs	r1, #100	@ 0x64
 8002128:	fb01 f303 	mul.w	r3, r1, r3
 800212c:	4413      	add	r3, r2
 800212e:	3318      	adds	r3, #24
 8002130:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002134:	801a      	strh	r2, [r3, #0]
        motors[i].driver.dir_port = GPIOF;
 8002136:	4a73      	ldr	r2, [pc, #460]	@ (8002304 <initializeMotors+0x2f0>)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2164      	movs	r1, #100	@ 0x64
 800213c:	fb01 f303 	mul.w	r3, r1, r3
 8002140:	4413      	add	r3, r2
 8002142:	331c      	adds	r3, #28
 8002144:	4a73      	ldr	r2, [pc, #460]	@ (8002314 <initializeMotors+0x300>)
 8002146:	601a      	str	r2, [r3, #0]
        motors[i].driver.dir_pin = GPIO_PIN_7;
 8002148:	4a6e      	ldr	r2, [pc, #440]	@ (8002304 <initializeMotors+0x2f0>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2164      	movs	r1, #100	@ 0x64
 800214e:	fb01 f303 	mul.w	r3, r1, r3
 8002152:	4413      	add	r3, r2
 8002154:	3320      	adds	r3, #32
 8002156:	2280      	movs	r2, #128	@ 0x80
 8002158:	801a      	strh	r2, [r3, #0]
        motors[i].driver.enn_port = GPIOB;
 800215a:	4a6a      	ldr	r2, [pc, #424]	@ (8002304 <initializeMotors+0x2f0>)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2164      	movs	r1, #100	@ 0x64
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	4413      	add	r3, r2
 8002166:	3324      	adds	r3, #36	@ 0x24
 8002168:	4a69      	ldr	r2, [pc, #420]	@ (8002310 <initializeMotors+0x2fc>)
 800216a:	601a      	str	r2, [r3, #0]
        motors[i].driver.enn_pin = GPIO_PIN_11;
 800216c:	4a65      	ldr	r2, [pc, #404]	@ (8002304 <initializeMotors+0x2f0>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2164      	movs	r1, #100	@ 0x64
 8002172:	fb01 f303 	mul.w	r3, r1, r3
 8002176:	4413      	add	r3, r2
 8002178:	3328      	adds	r3, #40	@ 0x28
 800217a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800217e:	801a      	strh	r2, [r3, #0]
        motors[i].driver.diag_port = GPIOD;
 8002180:	4a60      	ldr	r2, [pc, #384]	@ (8002304 <initializeMotors+0x2f0>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2164      	movs	r1, #100	@ 0x64
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	4413      	add	r3, r2
 800218c:	332c      	adds	r3, #44	@ 0x2c
 800218e:	4a62      	ldr	r2, [pc, #392]	@ (8002318 <initializeMotors+0x304>)
 8002190:	601a      	str	r2, [r3, #0]
        motors[i].driver.diag_pin = GPIO_PIN_1;
 8002192:	4a5c      	ldr	r2, [pc, #368]	@ (8002304 <initializeMotors+0x2f0>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2164      	movs	r1, #100	@ 0x64
 8002198:	fb01 f303 	mul.w	r3, r1, r3
 800219c:	4413      	add	r3, r2
 800219e:	3330      	adds	r3, #48	@ 0x30
 80021a0:	2202      	movs	r2, #2
 80021a2:	801a      	strh	r2, [r3, #0]
        motors[i].driver.index_port = GPIOA;
 80021a4:	4a57      	ldr	r2, [pc, #348]	@ (8002304 <initializeMotors+0x2f0>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2164      	movs	r1, #100	@ 0x64
 80021aa:	fb01 f303 	mul.w	r3, r1, r3
 80021ae:	4413      	add	r3, r2
 80021b0:	3334      	adds	r3, #52	@ 0x34
 80021b2:	4a5a      	ldr	r2, [pc, #360]	@ (800231c <initializeMotors+0x308>)
 80021b4:	601a      	str	r2, [r3, #0]
        motors[i].driver.index_pin = GPIO_PIN_5;
 80021b6:	4a53      	ldr	r2, [pc, #332]	@ (8002304 <initializeMotors+0x2f0>)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2164      	movs	r1, #100	@ 0x64
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	3338      	adds	r3, #56	@ 0x38
 80021c4:	2220      	movs	r2, #32
 80021c6:	801a      	strh	r2, [r3, #0]
        }


        if(i == 1){
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d17d      	bne.n	80022ca <initializeMotors+0x2b6>
        	// Configure motor 2 X-axis
            // TIMER configurations
            motors[i].driver.htim = &htim3;				 // TIMER HANDLER
 80021ce:	4a4d      	ldr	r2, [pc, #308]	@ (8002304 <initializeMotors+0x2f0>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2164      	movs	r1, #100	@ 0x64
 80021d4:	fb01 f303 	mul.w	r3, r1, r3
 80021d8:	4413      	add	r3, r2
 80021da:	330c      	adds	r3, #12
 80021dc:	4a50      	ldr	r2, [pc, #320]	@ (8002320 <initializeMotors+0x30c>)
 80021de:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 80021e0:	4a48      	ldr	r2, [pc, #288]	@ (8002304 <initializeMotors+0x2f0>)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2164      	movs	r1, #100	@ 0x64
 80021e6:	fb01 f303 	mul.w	r3, r1, r3
 80021ea:	4413      	add	r3, r2
 80021ec:	3310      	adds	r3, #16
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 16;
 80021f2:	4a44      	ldr	r2, [pc, #272]	@ (8002304 <initializeMotors+0x2f0>)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2164      	movs	r1, #100	@ 0x64
 80021f8:	fb01 f303 	mul.w	r3, r1, r3
 80021fc:	4413      	add	r3, r2
 80021fe:	3302      	adds	r3, #2
 8002200:	2210      	movs	r2, #16
 8002202:	801a      	strh	r2, [r3, #0]
            motors[i].stepsPerRevolution = 200;
 8002204:	4a3f      	ldr	r2, [pc, #252]	@ (8002304 <initializeMotors+0x2f0>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2164      	movs	r1, #100	@ 0x64
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	4413      	add	r3, r2
 8002210:	333c      	adds	r3, #60	@ 0x3c
 8002212:	22c8      	movs	r2, #200	@ 0xc8
 8002214:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = GPIOA;
 8002216:	4a3b      	ldr	r2, [pc, #236]	@ (8002304 <initializeMotors+0x2f0>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2164      	movs	r1, #100	@ 0x64
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	4413      	add	r3, r2
 8002222:	3314      	adds	r3, #20
 8002224:	4a3d      	ldr	r2, [pc, #244]	@ (800231c <initializeMotors+0x308>)
 8002226:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = GPIO_PIN_6;
 8002228:	4a36      	ldr	r2, [pc, #216]	@ (8002304 <initializeMotors+0x2f0>)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2164      	movs	r1, #100	@ 0x64
 800222e:	fb01 f303 	mul.w	r3, r1, r3
 8002232:	4413      	add	r3, r2
 8002234:	3318      	adds	r3, #24
 8002236:	2240      	movs	r2, #64	@ 0x40
 8002238:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = GPIOA;
 800223a:	4a32      	ldr	r2, [pc, #200]	@ (8002304 <initializeMotors+0x2f0>)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2164      	movs	r1, #100	@ 0x64
 8002240:	fb01 f303 	mul.w	r3, r1, r3
 8002244:	4413      	add	r3, r2
 8002246:	331c      	adds	r3, #28
 8002248:	4a34      	ldr	r2, [pc, #208]	@ (800231c <initializeMotors+0x308>)
 800224a:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = GPIO_PIN_7;
 800224c:	4a2d      	ldr	r2, [pc, #180]	@ (8002304 <initializeMotors+0x2f0>)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2164      	movs	r1, #100	@ 0x64
 8002252:	fb01 f303 	mul.w	r3, r1, r3
 8002256:	4413      	add	r3, r2
 8002258:	3320      	adds	r3, #32
 800225a:	2280      	movs	r2, #128	@ 0x80
 800225c:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = GPIOA;
 800225e:	4a29      	ldr	r2, [pc, #164]	@ (8002304 <initializeMotors+0x2f0>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2164      	movs	r1, #100	@ 0x64
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	3324      	adds	r3, #36	@ 0x24
 800226c:	4a2b      	ldr	r2, [pc, #172]	@ (800231c <initializeMotors+0x308>)
 800226e:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = GPIO_PIN_5;
 8002270:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <initializeMotors+0x2f0>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2164      	movs	r1, #100	@ 0x64
 8002276:	fb01 f303 	mul.w	r3, r1, r3
 800227a:	4413      	add	r3, r2
 800227c:	3328      	adds	r3, #40	@ 0x28
 800227e:	2220      	movs	r2, #32
 8002280:	801a      	strh	r2, [r3, #0]
            motors[i].driver.diag_port = GPIOD;
 8002282:	4a20      	ldr	r2, [pc, #128]	@ (8002304 <initializeMotors+0x2f0>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2164      	movs	r1, #100	@ 0x64
 8002288:	fb01 f303 	mul.w	r3, r1, r3
 800228c:	4413      	add	r3, r2
 800228e:	332c      	adds	r3, #44	@ 0x2c
 8002290:	4a21      	ldr	r2, [pc, #132]	@ (8002318 <initializeMotors+0x304>)
 8002292:	601a      	str	r2, [r3, #0]
            motors[i].driver.diag_pin = GPIO_PIN_1;
 8002294:	4a1b      	ldr	r2, [pc, #108]	@ (8002304 <initializeMotors+0x2f0>)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2164      	movs	r1, #100	@ 0x64
 800229a:	fb01 f303 	mul.w	r3, r1, r3
 800229e:	4413      	add	r3, r2
 80022a0:	3330      	adds	r3, #48	@ 0x30
 80022a2:	2202      	movs	r2, #2
 80022a4:	801a      	strh	r2, [r3, #0]
            motors[i].driver.index_port = GPIOA;
 80022a6:	4a17      	ldr	r2, [pc, #92]	@ (8002304 <initializeMotors+0x2f0>)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2164      	movs	r1, #100	@ 0x64
 80022ac:	fb01 f303 	mul.w	r3, r1, r3
 80022b0:	4413      	add	r3, r2
 80022b2:	3334      	adds	r3, #52	@ 0x34
 80022b4:	4a19      	ldr	r2, [pc, #100]	@ (800231c <initializeMotors+0x308>)
 80022b6:	601a      	str	r2, [r3, #0]
            motors[i].driver.index_pin = GPIO_PIN_5;
 80022b8:	4a12      	ldr	r2, [pc, #72]	@ (8002304 <initializeMotors+0x2f0>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2164      	movs	r1, #100	@ 0x64
 80022be:	fb01 f303 	mul.w	r3, r1, r3
 80022c2:	4413      	add	r3, r2
 80022c4:	3338      	adds	r3, #56	@ 0x38
 80022c6:	2220      	movs	r2, #32
 80022c8:	801a      	strh	r2, [r3, #0]


        }
        if(i == 2){
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	f040 8080 	bne.w	80023d2 <initializeMotors+0x3be>
        	        	// Configure motor 3 Y-axis
        	            // TIMER configurations
        	            motors[i].driver.htim = &htim9;				 // TIMER HANDLER
 80022d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002304 <initializeMotors+0x2f0>)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2164      	movs	r1, #100	@ 0x64
 80022d8:	fb01 f303 	mul.w	r3, r1, r3
 80022dc:	4413      	add	r3, r2
 80022de:	330c      	adds	r3, #12
 80022e0:	4a10      	ldr	r2, [pc, #64]	@ (8002324 <initializeMotors+0x310>)
 80022e2:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 80022e4:	4a07      	ldr	r2, [pc, #28]	@ (8002304 <initializeMotors+0x2f0>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2164      	movs	r1, #100	@ 0x64
 80022ea:	fb01 f303 	mul.w	r3, r1, r3
 80022ee:	4413      	add	r3, r2
 80022f0:	3310      	adds	r3, #16
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.mstep = 2;
 80022f6:	4a03      	ldr	r2, [pc, #12]	@ (8002304 <initializeMotors+0x2f0>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2164      	movs	r1, #100	@ 0x64
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	e011      	b.n	8002328 <initializeMotors+0x314>
 8002304:	20002470 	.word	0x20002470
 8002308:	20001e10 	.word	0x20001e10
 800230c:	20001bb0 	.word	0x20001bb0
 8002310:	40020400 	.word	0x40020400
 8002314:	40021400 	.word	0x40021400
 8002318:	40020c00 	.word	0x40020c00
 800231c:	40020000 	.word	0x40020000
 8002320:	20001bfc 	.word	0x20001bfc
 8002324:	20001d2c 	.word	0x20001d2c
 8002328:	3302      	adds	r3, #2
 800232a:	2202      	movs	r2, #2
 800232c:	801a      	strh	r2, [r3, #0]
        	            motors[i].stepsPerRevolution = 400;
 800232e:	4a68      	ldr	r2, [pc, #416]	@ (80024d0 <initializeMotors+0x4bc>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2164      	movs	r1, #100	@ 0x64
 8002334:	fb01 f303 	mul.w	r3, r1, r3
 8002338:	4413      	add	r3, r2
 800233a:	333c      	adds	r3, #60	@ 0x3c
 800233c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002340:	601a      	str	r2, [r3, #0]
        	            // GPIO PINS
        	            motors[i].driver.step_port = GPIOE;
 8002342:	4a63      	ldr	r2, [pc, #396]	@ (80024d0 <initializeMotors+0x4bc>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2164      	movs	r1, #100	@ 0x64
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	4413      	add	r3, r2
 800234e:	3314      	adds	r3, #20
 8002350:	4a60      	ldr	r2, [pc, #384]	@ (80024d4 <initializeMotors+0x4c0>)
 8002352:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.step_pin = GPIO_PIN_5;
 8002354:	4a5e      	ldr	r2, [pc, #376]	@ (80024d0 <initializeMotors+0x4bc>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2164      	movs	r1, #100	@ 0x64
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	4413      	add	r3, r2
 8002360:	3318      	adds	r3, #24
 8002362:	2220      	movs	r2, #32
 8002364:	801a      	strh	r2, [r3, #0]
        	            motors[i].driver.dir_port = GPIOE;
 8002366:	4a5a      	ldr	r2, [pc, #360]	@ (80024d0 <initializeMotors+0x4bc>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2164      	movs	r1, #100	@ 0x64
 800236c:	fb01 f303 	mul.w	r3, r1, r3
 8002370:	4413      	add	r3, r2
 8002372:	331c      	adds	r3, #28
 8002374:	4a57      	ldr	r2, [pc, #348]	@ (80024d4 <initializeMotors+0x4c0>)
 8002376:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.dir_pin = GPIO_PIN_6;
 8002378:	4a55      	ldr	r2, [pc, #340]	@ (80024d0 <initializeMotors+0x4bc>)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2164      	movs	r1, #100	@ 0x64
 800237e:	fb01 f303 	mul.w	r3, r1, r3
 8002382:	4413      	add	r3, r2
 8002384:	3320      	adds	r3, #32
 8002386:	2240      	movs	r2, #64	@ 0x40
 8002388:	801a      	strh	r2, [r3, #0]
        	            motors[i].driver.enn_port = GPIOE;
 800238a:	4a51      	ldr	r2, [pc, #324]	@ (80024d0 <initializeMotors+0x4bc>)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2164      	movs	r1, #100	@ 0x64
 8002390:	fb01 f303 	mul.w	r3, r1, r3
 8002394:	4413      	add	r3, r2
 8002396:	3324      	adds	r3, #36	@ 0x24
 8002398:	4a4e      	ldr	r2, [pc, #312]	@ (80024d4 <initializeMotors+0x4c0>)
 800239a:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.enn_pin = GPIO_PIN_3;
 800239c:	4a4c      	ldr	r2, [pc, #304]	@ (80024d0 <initializeMotors+0x4bc>)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2164      	movs	r1, #100	@ 0x64
 80023a2:	fb01 f303 	mul.w	r3, r1, r3
 80023a6:	4413      	add	r3, r2
 80023a8:	3328      	adds	r3, #40	@ 0x28
 80023aa:	2208      	movs	r2, #8
 80023ac:	801a      	strh	r2, [r3, #0]
        	            motors[i].driver.diag_port = GPIOD;
 80023ae:	4a48      	ldr	r2, [pc, #288]	@ (80024d0 <initializeMotors+0x4bc>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2164      	movs	r1, #100	@ 0x64
 80023b4:	fb01 f303 	mul.w	r3, r1, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	332c      	adds	r3, #44	@ 0x2c
 80023bc:	4a46      	ldr	r2, [pc, #280]	@ (80024d8 <initializeMotors+0x4c4>)
 80023be:	601a      	str	r2, [r3, #0]
        	            motors[i].driver.diag_pin = GPIO_PIN_1;
 80023c0:	4a43      	ldr	r2, [pc, #268]	@ (80024d0 <initializeMotors+0x4bc>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2164      	movs	r1, #100	@ 0x64
 80023c6:	fb01 f303 	mul.w	r3, r1, r3
 80023ca:	4413      	add	r3, r2
 80023cc:	3330      	adds	r3, #48	@ 0x30
 80023ce:	2202      	movs	r2, #2
 80023d0:	801a      	strh	r2, [r3, #0]
        	           // motors[i].driver.index_pin = GPIO_PIN_5;


        }

        if(i == 3){
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b03      	cmp	r3, #3
 80023d6:	d16d      	bne.n	80024b4 <initializeMotors+0x4a0>
        	// Configure motor 4 Y-axis
            // TIMER configurations
            motors[i].driver.htim = &htim10;				 // TIMER HANDLER
 80023d8:	4a3d      	ldr	r2, [pc, #244]	@ (80024d0 <initializeMotors+0x4bc>)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2164      	movs	r1, #100	@ 0x64
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	330c      	adds	r3, #12
 80023e6:	4a3d      	ldr	r2, [pc, #244]	@ (80024dc <initializeMotors+0x4c8>)
 80023e8:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 80023ea:	4a39      	ldr	r2, [pc, #228]	@ (80024d0 <initializeMotors+0x4bc>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2164      	movs	r1, #100	@ 0x64
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3310      	adds	r3, #16
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 2;
 80023fc:	4a34      	ldr	r2, [pc, #208]	@ (80024d0 <initializeMotors+0x4bc>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2164      	movs	r1, #100	@ 0x64
 8002402:	fb01 f303 	mul.w	r3, r1, r3
 8002406:	4413      	add	r3, r2
 8002408:	3302      	adds	r3, #2
 800240a:	2202      	movs	r2, #2
 800240c:	801a      	strh	r2, [r3, #0]
            motors[i].stepsPerRevolution = 400;
 800240e:	4a30      	ldr	r2, [pc, #192]	@ (80024d0 <initializeMotors+0x4bc>)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2164      	movs	r1, #100	@ 0x64
 8002414:	fb01 f303 	mul.w	r3, r1, r3
 8002418:	4413      	add	r3, r2
 800241a:	333c      	adds	r3, #60	@ 0x3c
 800241c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002420:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = GPIOB;
 8002422:	4a2b      	ldr	r2, [pc, #172]	@ (80024d0 <initializeMotors+0x4bc>)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2164      	movs	r1, #100	@ 0x64
 8002428:	fb01 f303 	mul.w	r3, r1, r3
 800242c:	4413      	add	r3, r2
 800242e:	3314      	adds	r3, #20
 8002430:	4a2b      	ldr	r2, [pc, #172]	@ (80024e0 <initializeMotors+0x4cc>)
 8002432:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = GPIO_PIN_8;
 8002434:	4a26      	ldr	r2, [pc, #152]	@ (80024d0 <initializeMotors+0x4bc>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2164      	movs	r1, #100	@ 0x64
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	3318      	adds	r3, #24
 8002442:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002446:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = GPIOD;
 8002448:	4a21      	ldr	r2, [pc, #132]	@ (80024d0 <initializeMotors+0x4bc>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2164      	movs	r1, #100	@ 0x64
 800244e:	fb01 f303 	mul.w	r3, r1, r3
 8002452:	4413      	add	r3, r2
 8002454:	331c      	adds	r3, #28
 8002456:	4a20      	ldr	r2, [pc, #128]	@ (80024d8 <initializeMotors+0x4c4>)
 8002458:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = GPIO_PIN_0;
 800245a:	4a1d      	ldr	r2, [pc, #116]	@ (80024d0 <initializeMotors+0x4bc>)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2164      	movs	r1, #100	@ 0x64
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	3320      	adds	r3, #32
 8002468:	2201      	movs	r2, #1
 800246a:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = GPIOF;
 800246c:	4a18      	ldr	r2, [pc, #96]	@ (80024d0 <initializeMotors+0x4bc>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2164      	movs	r1, #100	@ 0x64
 8002472:	fb01 f303 	mul.w	r3, r1, r3
 8002476:	4413      	add	r3, r2
 8002478:	3324      	adds	r3, #36	@ 0x24
 800247a:	4a1a      	ldr	r2, [pc, #104]	@ (80024e4 <initializeMotors+0x4d0>)
 800247c:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = GPIO_PIN_0;
 800247e:	4a14      	ldr	r2, [pc, #80]	@ (80024d0 <initializeMotors+0x4bc>)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2164      	movs	r1, #100	@ 0x64
 8002484:	fb01 f303 	mul.w	r3, r1, r3
 8002488:	4413      	add	r3, r2
 800248a:	3328      	adds	r3, #40	@ 0x28
 800248c:	2201      	movs	r2, #1
 800248e:	801a      	strh	r2, [r3, #0]
            motors[i].driver.diag_port = GPIOD;
 8002490:	4a0f      	ldr	r2, [pc, #60]	@ (80024d0 <initializeMotors+0x4bc>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2164      	movs	r1, #100	@ 0x64
 8002496:	fb01 f303 	mul.w	r3, r1, r3
 800249a:	4413      	add	r3, r2
 800249c:	332c      	adds	r3, #44	@ 0x2c
 800249e:	4a0e      	ldr	r2, [pc, #56]	@ (80024d8 <initializeMotors+0x4c4>)
 80024a0:	601a      	str	r2, [r3, #0]
            motors[i].driver.diag_pin = GPIO_PIN_1;
 80024a2:	4a0b      	ldr	r2, [pc, #44]	@ (80024d0 <initializeMotors+0x4bc>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2164      	movs	r1, #100	@ 0x64
 80024a8:	fb01 f303 	mul.w	r3, r1, r3
 80024ac:	4413      	add	r3, r2
 80024ae:	3330      	adds	r3, #48	@ 0x30
 80024b0:	2202      	movs	r2, #2
 80024b2:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MAX_MOTORS; i++) {
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3301      	adds	r3, #1
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b03      	cmp	r3, #3
 80024be:	f77f adaf 	ble.w	8002020 <initializeMotors+0xc>


    }


}
 80024c2:	bf00      	nop
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	20002470 	.word	0x20002470
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40020c00 	.word	0x40020c00
 80024dc:	20001d78 	.word	0x20001d78
 80024e0:	40020400 	.word	0x40020400
 80024e4:	40021400 	.word	0x40021400

080024e8 <initializeAxis>:


void initializeAxis(Axis *axis, Motor *motor1, Motor *motor2, uint8_t circumference, const char *axisName) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b088      	sub	sp, #32
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	70fb      	strb	r3, [r7, #3]
    // Assign motors to the axis
    axis->motors[0] = motor1;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	601a      	str	r2, [r3, #0]
    axis->motors[1] = motor2;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	605a      	str	r2, [r3, #4]
    // The circumference variable is calculated based on the physical setup. For example: GT2 20-tooth pulley with 2mm pitch(Pulley Circumference = Number of Teeth * Belt Pitch)

    // Axis dimensions and step calculations
    axis->motors[0]->currentPositionMM = 0;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	64da      	str	r2, [r3, #76]	@ 0x4c
    axis->motors[1]->currentPositionMM = 0;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f04f 0200 	mov.w	r2, #0
 8002514:	64da      	str	r2, [r3, #76]	@ 0x4c
    uint32_t totalStepsPerRevolution = motor1->stepsPerRevolution * motor1->driver.mstep; // Both motors use the same microstepping
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	8852      	ldrh	r2, [r2, #2]
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	617b      	str	r3, [r7, #20]
    motor1->totalStepsPerRevolution = totalStepsPerRevolution;
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	641a      	str	r2, [r3, #64]	@ 0x40
    motor2->totalStepsPerRevolution = totalStepsPerRevolution;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	641a      	str	r2, [r3, #64]	@ 0x40
    axis->stepPerUnit = totalStepsPerRevolution / circumference;;
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	697a      	ldr	r2, [r7, #20]
 8002534:	fbb2 f3f3 	udiv	r3, r2, r3
 8002538:	ee07 3a90 	vmov	s15, r3
 800253c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	edc3 7a04 	vstr	s15, [r3, #16]

    // IDs for motors controlling the axis, eg. X1, X2
    snprintf(axis->id[0], sizeof(axis->id[0]), "%s%d", axisName, motor1->driver.id);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f103 0014 	add.w	r0, r3, #20
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	6a3b      	ldr	r3, [r7, #32]
 8002554:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <initializeAxis+0x98>)
 8002556:	210a      	movs	r1, #10
 8002558:	f00d f8dc 	bl	800f714 <sniprintf>
    if (motor2 != NULL) {
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00a      	beq.n	8002578 <initializeAxis+0x90>
        snprintf(axis->id[1], sizeof(axis->id[1]), "%s%d", axisName, motor2->driver.id);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	f103 001e 	add.w	r0, r3, #30
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	6a3b      	ldr	r3, [r7, #32]
 8002570:	4a03      	ldr	r2, [pc, #12]	@ (8002580 <initializeAxis+0x98>)
 8002572:	210a      	movs	r1, #10
 8002574:	f00d f8ce 	bl	800f714 <sniprintf>
    }
}
 8002578:	bf00      	nop
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	08012018 	.word	0x08012018

08002584 <initializeSystem>:

void initializeSystem(){
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af02      	add	r7, sp, #8
    // X-axis
    initializeAxis(&axes[0], &motors[0],&motors[2], 40, "Y");
 800258a:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <initializeSystem+0x1c>)
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	2328      	movs	r3, #40	@ 0x28
 8002590:	4a04      	ldr	r2, [pc, #16]	@ (80025a4 <initializeSystem+0x20>)
 8002592:	4905      	ldr	r1, [pc, #20]	@ (80025a8 <initializeSystem+0x24>)
 8002594:	4805      	ldr	r0, [pc, #20]	@ (80025ac <initializeSystem+0x28>)
 8002596:	f7ff ffa7 	bl	80024e8 <initializeAxis>
    //initializeAxis(&axes[1], &motors[1],&motors[3], 8, "X");

    // Y-axis
   // initializeAxis(&axes[1], &motors[1], &motors[3], Y_AXIS_LENGTH, "Y");
    // TODO: ADD Z-AXIS should be a servo
}
 800259a:	bf00      	nop
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	08012020 	.word	0x08012020
 80025a4:	20002538 	.word	0x20002538
 80025a8:	20002470 	.word	0x20002470
 80025ac:	20002600 	.word	0x20002600

080025b0 <ENC_Init>:
 * @brief Rotary quadrature encoder hardware initialization.
 * @param[in] henc : Encoder handler
 * @return None
 */
void ENC_Init(ENC_Handle_TypeDef* henc)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(henc->Timer, TIM_CHANNEL_ALL); // Start Timer 4 in encoder mode with interrupts enabled
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	213c      	movs	r1, #60	@ 0x3c
 80025be:	4618      	mov	r0, r3
 80025c0:	f006 f8c2 	bl	8008748 <HAL_TIM_Encoder_Start>
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <CheckConnection>:



#include "extras.h"

bool CheckConnection(SERVO_Handle_TypeDef* hservo,SERVO_Handle_TypeDef* hservo1){
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]

	SERVO_WritePosition(hservo, 0);
 80025d6:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800262c <CheckConnection+0x60>
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 faa6 	bl	8002b2c <SERVO_WritePosition>
	SERVO_WritePosition(hservo1, 0);
 80025e0:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800262c <CheckConnection+0x60>
 80025e4:	6838      	ldr	r0, [r7, #0]
 80025e6:	f000 faa1 	bl	8002b2c <SERVO_WritePosition>
	HAL_Delay(1000);
 80025ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025ee:	f001 fff5 	bl	80045dc <HAL_Delay>
	bool x =0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
	if(HAL_GPIO_ReadPin(Probe_GPIO_Port,Probe_Pin) == GPIO_PIN_SET){
 80025f6:	2108      	movs	r1, #8
 80025f8:	480d      	ldr	r0, [pc, #52]	@ (8002630 <CheckConnection+0x64>)
 80025fa:	f002 fedb 	bl	80053b4 <HAL_GPIO_ReadPin>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b01      	cmp	r3, #1
 8002602:	d102      	bne.n	800260a <CheckConnection+0x3e>
	     x = true;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
 8002608:	e001      	b.n	800260e <CheckConnection+0x42>
	}
	else{
		 x=false;
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
	}
	SERVO_WritePosition(hservo, 50);
 800260e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002634 <CheckConnection+0x68>
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 fa8a 	bl	8002b2c <SERVO_WritePosition>
	SERVO_WritePosition(hservo1, 50);
 8002618:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002634 <CheckConnection+0x68>
 800261c:	6838      	ldr	r0, [r7, #0]
 800261e:	f000 fa85 	bl	8002b2c <SERVO_WritePosition>
	return x;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3710      	adds	r7, #16
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	00000000 	.word	0x00000000
 8002630:	40020000 	.word	0x40020000
 8002634:	42480000 	.word	0x42480000

08002638 <IsSensorTriggered>:
bool IsSensorTriggered(GPIO_TypeDef *sensorPort, uint16_t sensorPin)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
    // Read the sensor state
    GPIO_PinState sensor_state = HAL_GPIO_ReadPin(sensorPort, sensorPin);
 8002644:	887b      	ldrh	r3, [r7, #2]
 8002646:	4619      	mov	r1, r3
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f002 feb3 	bl	80053b4 <HAL_GPIO_ReadPin>
 800264e:	4603      	mov	r3, r0
 8002650:	73fb      	strb	r3, [r7, #15]

    // Small delay to avoid button bounce or noise
    if(sensor_state == GPIO_PIN_SET){
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <IsSensorTriggered+0x24>
    	return false;
 8002658:	2300      	movs	r3, #0
 800265a:	e000      	b.n	800265e <IsSensorTriggered+0x26>

    }
    else{
    	return true;
 800265c:	2301      	movs	r3, #1
    }
    // Return true if the sensor is triggered (GPIO_PIN_SET), false otherwise

}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <myprintf>:
void uart_transmit_string(const char *str) {
    HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
}

// UART-based custom printf
void myprintf(const char *fmt, ...) {
 8002668:	b40f      	push	{r0, r1, r2, r3}
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
    static char buffer[256];
    va_list args;
    va_start(args, fmt);
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800267e:	480a      	ldr	r0, [pc, #40]	@ (80026a8 <myprintf+0x40>)
 8002680:	f00d f90a 	bl	800f898 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002684:	4808      	ldr	r0, [pc, #32]	@ (80026a8 <myprintf+0x40>)
 8002686:	f7fd fdc3 	bl	8000210 <strlen>
 800268a:	4603      	mov	r3, r0
 800268c:	b29a      	uxth	r2, r3
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
 8002692:	4905      	ldr	r1, [pc, #20]	@ (80026a8 <myprintf+0x40>)
 8002694:	4805      	ldr	r0, [pc, #20]	@ (80026ac <myprintf+0x44>)
 8002696:	f007 f8b7 	bl	8009808 <HAL_UART_Transmit>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026a4:	b004      	add	sp, #16
 80026a6:	4770      	bx	lr
 80026a8:	200019f8 	.word	0x200019f8
 80026ac:	20001e98 	.word	0x20001e98

080026b0 <parse_gcode>:
//    }
//}


/* Parse a single G-code line for X, Y, and Z coordinates */
void parse_gcode(const char *line) {
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
    float x = 0.0f, y = 0.0f, z = 0.0f;
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
 80026be:	f04f 0300 	mov.w	r3, #0
 80026c2:	61bb      	str	r3, [r7, #24]
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
    bool x_found = false, y_found = false, z_found = false;
 80026ca:	2300      	movs	r3, #0
 80026cc:	74fb      	strb	r3, [r7, #19]
 80026ce:	2300      	movs	r3, #0
 80026d0:	74bb      	strb	r3, [r7, #18]
 80026d2:	2300      	movs	r3, #0
 80026d4:	747b      	strb	r3, [r7, #17]

    const char *ptr = line;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 80026da:	e03b      	b.n	8002754 <parse_gcode+0xa4>
        if (*ptr == 'X') {
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b58      	cmp	r3, #88	@ 0x58
 80026e2:	d10e      	bne.n	8002702 <parse_gcode+0x52>
            ptr++;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3301      	adds	r3, #1
 80026e8:	60fb      	str	r3, [r7, #12]
            x = strtof(ptr, (char **) &ptr);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f107 020c 	add.w	r2, r7, #12
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f00c fee8 	bl	800f4c8 <strtof>
 80026f8:	ed87 0a07 	vstr	s0, [r7, #28]
            x_found = true;
 80026fc:	2301      	movs	r3, #1
 80026fe:	74fb      	strb	r3, [r7, #19]
 8002700:	e028      	b.n	8002754 <parse_gcode+0xa4>
        } else if (*ptr == 'Y') {
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b59      	cmp	r3, #89	@ 0x59
 8002708:	d10e      	bne.n	8002728 <parse_gcode+0x78>
            ptr++;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3301      	adds	r3, #1
 800270e:	60fb      	str	r3, [r7, #12]
            y = strtof(ptr, (char **) &ptr);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f107 020c 	add.w	r2, r7, #12
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f00c fed5 	bl	800f4c8 <strtof>
 800271e:	ed87 0a06 	vstr	s0, [r7, #24]
            y_found = true;
 8002722:	2301      	movs	r3, #1
 8002724:	74bb      	strb	r3, [r7, #18]
 8002726:	e015      	b.n	8002754 <parse_gcode+0xa4>
        } else if (*ptr == 'Z') {
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b5a      	cmp	r3, #90	@ 0x5a
 800272e:	d10e      	bne.n	800274e <parse_gcode+0x9e>
            ptr++;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3301      	adds	r3, #1
 8002734:	60fb      	str	r3, [r7, #12]
            z = strtof(ptr, (char **) &ptr);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f107 020c 	add.w	r2, r7, #12
 800273c:	4611      	mov	r1, r2
 800273e:	4618      	mov	r0, r3
 8002740:	f00c fec2 	bl	800f4c8 <strtof>
 8002744:	ed87 0a05 	vstr	s0, [r7, #20]
            z_found = true;
 8002748:	2301      	movs	r3, #1
 800274a:	747b      	strb	r3, [r7, #17]
 800274c:	e002      	b.n	8002754 <parse_gcode+0xa4>
        } else {
            ptr++;  // Ignore other characters
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	3301      	adds	r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
    while (*ptr != '\0') {
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1bf      	bne.n	80026dc <parse_gcode+0x2c>
        }
    }

    if (coordinate_index < MAX_COORD_COUNT) {
 800275c:	4b17      	ldr	r3, [pc, #92]	@ (80027bc <parse_gcode+0x10c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002764:	da23      	bge.n	80027ae <parse_gcode+0xfe>
        if (x_found) coordinates_x[coordinate_index] = x;
 8002766:	7cfb      	ldrb	r3, [r7, #19]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d006      	beq.n	800277a <parse_gcode+0xca>
 800276c:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <parse_gcode+0x10c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a13      	ldr	r2, [pc, #76]	@ (80027c0 <parse_gcode+0x110>)
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	69fa      	ldr	r2, [r7, #28]
 8002778:	601a      	str	r2, [r3, #0]
        if (y_found) coordinates_y[coordinate_index] = y;
 800277a:	7cbb      	ldrb	r3, [r7, #18]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d006      	beq.n	800278e <parse_gcode+0xde>
 8002780:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <parse_gcode+0x10c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a0f      	ldr	r2, [pc, #60]	@ (80027c4 <parse_gcode+0x114>)
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	601a      	str	r2, [r3, #0]
        if (z_found) coordinates_z[coordinate_index] = z;
 800278e:	7c7b      	ldrb	r3, [r7, #17]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <parse_gcode+0xf2>
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <parse_gcode+0x10c>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a0b      	ldr	r2, [pc, #44]	@ (80027c8 <parse_gcode+0x118>)
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	601a      	str	r2, [r3, #0]
        coordinate_index++;
 80027a2:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <parse_gcode+0x10c>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	4a04      	ldr	r2, [pc, #16]	@ (80027bc <parse_gcode+0x10c>)
 80027aa:	6013      	str	r3, [r2, #0]
    } else {
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
    }
}
 80027ac:	e002      	b.n	80027b4 <parse_gcode+0x104>
        myprintf("Coordinate buffer full, cannot store more data!\r\n");
 80027ae:	4807      	ldr	r0, [pc, #28]	@ (80027cc <parse_gcode+0x11c>)
 80027b0:	f7ff ff5a 	bl	8002668 <myprintf>
}
 80027b4:	bf00      	nop
 80027b6:	3720      	adds	r7, #32
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	200019f4 	.word	0x200019f4
 80027c0:	20000284 	.word	0x20000284
 80027c4:	20000a54 	.word	0x20000a54
 80027c8:	20001224 	.word	0x20001224
 80027cc:	08012024 	.word	0x08012024

080027d0 <process_raw_gcode>:

/* Process the G-code file and display lines */
void process_raw_gcode(FIL *fil) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b0e6      	sub	sp, #408	@ 0x198
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80027da:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80027de:	6018      	str	r0, [r3, #0]
    char buffer[BUFFER_SIZE];
    UINT bytes_read = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    char line[LINE_BUFFER_SIZE];
    int line_index = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194

    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 80027ec:	e051      	b.n	8002892 <process_raw_gcode+0xc2>
        for (UINT i = 0; i < bytes_read; i++) {
 80027ee:	2300      	movs	r3, #0
 80027f0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80027f4:	e047      	b.n	8002886 <process_raw_gcode+0xb6>
            char c = buffer[i];
 80027f6:	f507 7286 	add.w	r2, r7, #268	@ 0x10c
 80027fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80027fe:	4413      	add	r3, r2
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

            if (c == '\n' || c == '\r') {
 8002806:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 800280a:	2b0a      	cmp	r3, #10
 800280c:	d003      	beq.n	8002816 <process_raw_gcode+0x46>
 800280e:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8002812:	2b0d      	cmp	r3, #13
 8002814:	d11b      	bne.n	800284e <process_raw_gcode+0x7e>
                if (line_index > 0) {
 8002816:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800281a:	2b00      	cmp	r3, #0
 800281c:	dd2e      	ble.n	800287c <process_raw_gcode+0xac>
                    line[line_index] = '\0';
 800281e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002822:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 8002826:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800282a:	4413      	add	r3, r2
 800282c:	2200      	movs	r2, #0
 800282e:	701a      	strb	r2, [r3, #0]
                    myprintf("Line: %s\r\n", line); // Display the line
 8002830:	f107 0308 	add.w	r3, r7, #8
 8002834:	4619      	mov	r1, r3
 8002836:	482f      	ldr	r0, [pc, #188]	@ (80028f4 <process_raw_gcode+0x124>)
 8002838:	f7ff ff16 	bl	8002668 <myprintf>
                    parse_gcode(line);
 800283c:	f107 0308 	add.w	r3, r7, #8
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff35 	bl	80026b0 <parse_gcode>
                    line_index = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
                if (line_index > 0) {
 800284c:	e016      	b.n	800287c <process_raw_gcode+0xac>
                }
            } else {
                if (line_index < LINE_BUFFER_SIZE - 1) {
 800284e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002852:	2bfe      	cmp	r3, #254	@ 0xfe
 8002854:	dc0c      	bgt.n	8002870 <process_raw_gcode+0xa0>
                    line[line_index++] = c;
 8002856:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 8002860:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002864:	f5a2 72c8 	sub.w	r2, r2, #400	@ 0x190
 8002868:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 800286c:	54d1      	strb	r1, [r2, r3]
 800286e:	e005      	b.n	800287c <process_raw_gcode+0xac>
                } else {
                    myprintf("Line buffer overflow, skipping line.\r\n");
 8002870:	4821      	ldr	r0, [pc, #132]	@ (80028f8 <process_raw_gcode+0x128>)
 8002872:	f7ff fef9 	bl	8002668 <myprintf>
                    line_index = 0; // Reset for safety
 8002876:	2300      	movs	r3, #0
 8002878:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
        for (UINT i = 0; i < bytes_read; i++) {
 800287c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002880:	3301      	adds	r3, #1
 8002882:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8002886:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800288a:	f8d7 2190 	ldr.w	r2, [r7, #400]	@ 0x190
 800288e:	429a      	cmp	r2, r3
 8002890:	d3b1      	bcc.n	80027f6 <process_raw_gcode+0x26>
    while (f_read(fil, buffer, sizeof(buffer), &bytes_read) == FR_OK && bytes_read > 0) {
 8002892:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002896:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 800289a:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800289e:	f5a2 70ca 	sub.w	r0, r2, #404	@ 0x194
 80028a2:	2280      	movs	r2, #128	@ 0x80
 80028a4:	6800      	ldr	r0, [r0, #0]
 80028a6:	f00b fd01 	bl	800e2ac <f_read>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d103      	bne.n	80028b8 <process_raw_gcode+0xe8>
 80028b0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d19a      	bne.n	80027ee <process_raw_gcode+0x1e>
                }
            }
        }
    }

    if (line_index > 0) {
 80028b8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80028bc:	2b00      	cmp	r3, #0
 80028be:	dd13      	ble.n	80028e8 <process_raw_gcode+0x118>
        line[line_index] = '\0';
 80028c0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80028c4:	f5a3 72c8 	sub.w	r2, r3, #400	@ 0x190
 80028c8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80028cc:	4413      	add	r3, r2
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
        myprintf("Line: %s\r\n", line); // Display the line
 80028d2:	f107 0308 	add.w	r3, r7, #8
 80028d6:	4619      	mov	r1, r3
 80028d8:	4806      	ldr	r0, [pc, #24]	@ (80028f4 <process_raw_gcode+0x124>)
 80028da:	f7ff fec5 	bl	8002668 <myprintf>
        parse_gcode(line);
 80028de:	f107 0308 	add.w	r3, r7, #8
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fee4 	bl	80026b0 <parse_gcode>
    }
}
 80028e8:	bf00      	nop
 80028ea:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	08012058 	.word	0x08012058
 80028f8:	08012064 	.word	0x08012064

080028fc <sd_card_read_gcode>:

/* Open and process the G-code file */
void sd_card_read_gcode(void) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	f5ad 6d8e 	sub.w	sp, sp, #1136	@ 0x470
 8002902:	af00      	add	r7, sp, #0
    myprintf("\r\n~ SD card G-code processing ~\r\n");
 8002904:	482e      	ldr	r0, [pc, #184]	@ (80029c0 <sd_card_read_gcode+0xc4>)
 8002906:	f7ff feaf 	bl	8002668 <myprintf>

    // List all available files
    myprintf("Listing files on SD card:\r\n");
 800290a:	482e      	ldr	r0, [pc, #184]	@ (80029c4 <sd_card_read_gcode+0xc8>)
 800290c:	f7ff feac 	bl	8002668 <myprintf>
    // Mount the SD card
    FATFS FatFs;
    FIL fil;
    FRESULT fres;

    myprintf("Mounting SD card...\r\n");
 8002910:	482d      	ldr	r0, [pc, #180]	@ (80029c8 <sd_card_read_gcode+0xcc>)
 8002912:	f7ff fea9 	bl	8002668 <myprintf>
    fres = f_mount(&FatFs, "", 1);
 8002916:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 800291a:	2201      	movs	r2, #1
 800291c:	492b      	ldr	r1, [pc, #172]	@ (80029cc <sd_card_read_gcode+0xd0>)
 800291e:	4618      	mov	r0, r3
 8002920:	f00b fac4 	bl	800deac <f_mount>
 8002924:	4603      	mov	r3, r0
 8002926:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
    if (fres != FR_OK) {
 800292a:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800292e:	2b00      	cmp	r3, #0
 8002930:	d006      	beq.n	8002940 <sd_card_read_gcode+0x44>
        myprintf("Failed to mount SD card (Error: %i)\r\n", fres);
 8002932:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002936:	4619      	mov	r1, r3
 8002938:	4825      	ldr	r0, [pc, #148]	@ (80029d0 <sd_card_read_gcode+0xd4>)
 800293a:	f7ff fe95 	bl	8002668 <myprintf>
        return;
 800293e:	e03a      	b.n	80029b6 <sd_card_read_gcode+0xba>
    }

    // Open a G-code file
    const char *filename = "yazidstink.gcode";
 8002940:	4b24      	ldr	r3, [pc, #144]	@ (80029d4 <sd_card_read_gcode+0xd8>)
 8002942:	f8c7 3468 	str.w	r3, [r7, #1128]	@ 0x468
    myprintf("Attempting to open file '%s'\r\n", filename);
 8002946:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 800294a:	4823      	ldr	r0, [pc, #140]	@ (80029d8 <sd_card_read_gcode+0xdc>)
 800294c:	f7ff fe8c 	bl	8002668 <myprintf>

    fres = f_open(&fil, filename, FA_READ);
 8002950:	1d3b      	adds	r3, r7, #4
 8002952:	2201      	movs	r2, #1
 8002954:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 8002958:	4618      	mov	r0, r3
 800295a:	f00b faed 	bl	800df38 <f_open>
 800295e:	4603      	mov	r3, r0
 8002960:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
    if (fres != FR_OK) {
 8002964:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002968:	2b00      	cmp	r3, #0
 800296a:	d00d      	beq.n	8002988 <sd_card_read_gcode+0x8c>
        myprintf("Failed to open file '%s' (Error: %i)\r\n", filename, fres);
 800296c:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 8002970:	461a      	mov	r2, r3
 8002972:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 8002976:	4819      	ldr	r0, [pc, #100]	@ (80029dc <sd_card_read_gcode+0xe0>)
 8002978:	f7ff fe76 	bl	8002668 <myprintf>
        f_mount(NULL, "", 0);
 800297c:	2200      	movs	r2, #0
 800297e:	4913      	ldr	r1, [pc, #76]	@ (80029cc <sd_card_read_gcode+0xd0>)
 8002980:	2000      	movs	r0, #0
 8002982:	f00b fa93 	bl	800deac <f_mount>
        return;
 8002986:	e016      	b.n	80029b6 <sd_card_read_gcode+0xba>
    }

    // Process the G-code file
    myprintf("Processing '%s'...\r\n", filename);
 8002988:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 800298c:	4814      	ldr	r0, [pc, #80]	@ (80029e0 <sd_card_read_gcode+0xe4>)
 800298e:	f7ff fe6b 	bl	8002668 <myprintf>
    process_raw_gcode(&fil);
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ff1b 	bl	80027d0 <process_raw_gcode>

    // Close the file and unmount the SD card
    f_close(&fil);
 800299a:	1d3b      	adds	r3, r7, #4
 800299c:	4618      	mov	r0, r3
 800299e:	f00b fe42 	bl	800e626 <f_close>
    f_mount(NULL, "", 0);
 80029a2:	2200      	movs	r2, #0
 80029a4:	4909      	ldr	r1, [pc, #36]	@ (80029cc <sd_card_read_gcode+0xd0>)
 80029a6:	2000      	movs	r0, #0
 80029a8:	f00b fa80 	bl	800deac <f_mount>

    myprintf("File '%s' processing complete and SD card unmounted.\r\n", filename);
 80029ac:	f8d7 1468 	ldr.w	r1, [r7, #1128]	@ 0x468
 80029b0:	480c      	ldr	r0, [pc, #48]	@ (80029e4 <sd_card_read_gcode+0xe8>)
 80029b2:	f7ff fe59 	bl	8002668 <myprintf>
}
 80029b6:	f507 678e 	add.w	r7, r7, #1136	@ 0x470
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	0801208c 	.word	0x0801208c
 80029c4:	080120b0 	.word	0x080120b0
 80029c8:	080120cc 	.word	0x080120cc
 80029cc:	080120e4 	.word	0x080120e4
 80029d0:	080120e8 	.word	0x080120e8
 80029d4:	08012110 	.word	0x08012110
 80029d8:	08012124 	.word	0x08012124
 80029dc:	08012144 	.word	0x08012144
 80029e0:	0801216c 	.word	0x0801216c
 80029e4:	08012184 	.word	0x08012184

080029e8 <PWM_Init>:
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */

void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80029f6:	eeb0 0a67 	vmov.f32	s0, s15
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f80c 	bl	8002a18 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	f005 fae6 	bl	8007fdc <HAL_TIM_PWM_Start>
}
 8002a10:	bf00      	nop
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8002a24:	edd7 7a00 	vldr	s15, [r7]
 8002a28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a30:	d503      	bpl.n	8002a3a <PWM_WriteDuty+0x22>
    duty = 0.0;
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	e00a      	b.n	8002a50 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 8002a3a:	edd7 7a00 	vldr	s15, [r7]
 8002a3e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002afc <PWM_WriteDuty+0xe4>
 8002a42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4a:	dd01      	ble.n	8002a50 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8002a4c:	4b2c      	ldr	r3, [pc, #176]	@ (8002b00 <PWM_WriteDuty+0xe8>)
 8002a4e:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5e:	3301      	adds	r3, #1
 8002a60:	ee07 3a90 	vmov	s15, r3
 8002a64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a68:	edd7 7a00 	vldr	s15, [r7]
 8002a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a70:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002afc <PWM_WriteDuty+0xe4>
 8002a74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a7c:	ee17 3a90 	vmov	r3, s15
 8002a80:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d105      	bne.n	8002a96 <PWM_WriteDuty+0x7e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a94:	e02c      	b.n	8002af0 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d105      	bne.n	8002aaa <PWM_WriteDuty+0x92>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002aa8:	e022      	b.n	8002af0 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d105      	bne.n	8002abe <PWM_WriteDuty+0xa6>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002abc:	e018      	b.n	8002af0 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b0c      	cmp	r3, #12
 8002ac4:	d105      	bne.n	8002ad2 <PWM_WriteDuty+0xba>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002ad0:	e00e      	b.n	8002af0 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2b10      	cmp	r3, #16
 8002ad8:	d105      	bne.n	8002ae6 <PWM_WriteDuty+0xce>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002ae4:	e004      	b.n	8002af0 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	42c80000 	.word	0x42c80000
 8002b00:	42c80000 	.word	0x42c80000

08002b04 <SERVO_Init>:
float PWM_ReadDuty(const PWM_Handle_TypeDef* hpwm)
{
  return hpwm->Duty;
}
void SERVO_Init(SERVO_Handle_TypeDef* hservo)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
	SERVO_WritePosition(hservo, 70.0f);
 8002b0c:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002b28 <SERVO_Init+0x24>
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f80b 	bl	8002b2c <SERVO_WritePosition>
	PWM_Init(&(hservo->PwmOut));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff ff65 	bl	80029e8 <PWM_Init>
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	428c0000 	.word	0x428c0000

08002b2c <SERVO_WritePosition>:

void SERVO_WritePosition(SERVO_Handle_TypeDef* hservo, float pos)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	ed87 0a00 	vstr	s0, [r7]
	hservo->Position = __SATURATION(pos, 0.0f, 180.0f);
 8002b38:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8002b94 <SERVO_WritePosition+0x68>
 8002b3c:	ed97 0a00 	vldr	s0, [r7]
 8002b40:	f00e ff65 	bl	8011a0e <fminf>
 8002b44:	eef0 7a40 	vmov.f32	s15, s0
 8002b48:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8002b98 <SERVO_WritePosition+0x6c>
 8002b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b50:	f00e ff40 	bl	80119d4 <fmaxf>
 8002b54:	eef0 7a40 	vmov.f32	s15, s0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	edc3 7a03 	vstr	s15, [r3, #12]
	float duty = __LINEAR_TRANSFORM(hservo->Position, 0.0f, 180.0f, SERVO_MIN_DUTY, SERVO_MAX_DUTY);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b64:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002b94 <SERVO_WritePosition+0x68>
 8002b68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b6c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002b70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b74:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8002b78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b7c:	edc7 7a03 	vstr	s15, [r7, #12]
	PWM_WriteDuty(&(hservo->PwmOut), duty);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	ed97 0a03 	vldr	s0, [r7, #12]
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7ff ff46 	bl	8002a18 <PWM_WriteDuty>
}
 8002b8c:	bf00      	nop
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	43340000 	.word	0x43340000
 8002b98:	00000000 	.word	0x00000000

08002b9c <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin) // Check if the interrupt is for the correct button
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bac:	d102      	bne.n	8002bb4 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // Disable further interrupts for the button

        // Reset the motor steps and trigger motion
    	Flag = 1;
 8002bae:	4b04      	ldr	r3, [pc, #16]	@ (8002bc0 <HAL_GPIO_EXTI_Callback+0x24>)
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]


        // Re-enable the interrupt after the motion is complete (done in a later step)

}
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	20002463 	.word	0x20002463

08002bc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bc8:	f001 fcab 	bl	8004522 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bcc:	f000 f90c 	bl	8002de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bd0:	f000 fd5a 	bl	8003688 <MX_GPIO_Init>
  MX_DMA_Init();
 8002bd4:	f000 fd3a 	bl	800364c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002bd8:	f000 fcda 	bl	8003590 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002bdc:	f000 fd08 	bl	80035f0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8002be0:	f000 fb8e 	bl	8003300 <MX_TIM7_Init>
  MX_TIM4_Init();
 8002be4:	f000 fadc 	bl	80031a0 <MX_TIM4_Init>
  MX_TIM2_Init();
 8002be8:	f000 f9ea 	bl	8002fc0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002bec:	f000 fca0 	bl	8003530 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002bf0:	f008 faea 	bl	800b1c8 <MX_FATFS_Init>
  MX_SPI2_Init();
 8002bf4:	f000 f9a6 	bl	8002f44 <MX_SPI2_Init>
  MX_TIM3_Init();
 8002bf8:	f000 fa5a 	bl	80030b0 <MX_TIM3_Init>
  MX_TIM14_Init();
 8002bfc:	f000 fc4a 	bl	8003494 <MX_TIM14_Init>
  MX_TIM5_Init();
 8002c00:	f000 fb24 	bl	800324c <MX_TIM5_Init>
  MX_TIM9_Init();
 8002c04:	f000 fbb2 	bl	800336c <MX_TIM9_Init>
  MX_TIM10_Init();
 8002c08:	f000 fbf6 	bl	80033f8 <MX_TIM10_Init>
  MX_I2C1_Init();
 8002c0c:	f000 f95a 	bl	8002ec4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SERVO_Init(&hservo1);
 8002c10:	4863      	ldr	r0, [pc, #396]	@ (8002da0 <main+0x1dc>)
 8002c12:	f7ff ff77 	bl	8002b04 <SERVO_Init>
  SERVO_Init(&hservo2);
 8002c16:	4863      	ldr	r0, [pc, #396]	@ (8002da4 <main+0x1e0>)
 8002c18:	f7ff ff74 	bl	8002b04 <SERVO_Init>

  initializeMotors();
 8002c1c:	f7ff f9fa 	bl	8002014 <initializeMotors>
  initializeSystem();
 8002c20:	f7ff fcb0 	bl	8002584 <initializeSystem>
   ENC_Init(&henc1);
 8002c24:	4860      	ldr	r0, [pc, #384]	@ (8002da8 <main+0x1e4>)
 8002c26:	f7ff fcc3 	bl	80025b0 <ENC_Init>
   //HAL_TIM_Encoder_Start_IT(&htim4,TIM_CHANNEL_ALL);

    TMC2209_enable_PDNuart(&motors[0]);
 8002c2a:	4860      	ldr	r0, [pc, #384]	@ (8002dac <main+0x1e8>)
 8002c2c:	f7fe ff12 	bl	8001a54 <TMC2209_enable_PDNuart>
    TMC2209_enable_PDNuart(&motors[1]);
 8002c30:	485f      	ldr	r0, [pc, #380]	@ (8002db0 <main+0x1ec>)
 8002c32:	f7fe ff0f 	bl	8001a54 <TMC2209_enable_PDNuart>
    TMC2209_enable_PDNuart(&motors[2]);
 8002c36:	485f      	ldr	r0, [pc, #380]	@ (8002db4 <main+0x1f0>)
 8002c38:	f7fe ff0c 	bl	8001a54 <TMC2209_enable_PDNuart>
    TMC2209_enable_PDNuart(&motors[3]);
 8002c3c:	485e      	ldr	r0, [pc, #376]	@ (8002db8 <main+0x1f4>)
 8002c3e:	f7fe ff09 	bl	8001a54 <TMC2209_enable_PDNuart>

    //TMC2209_read_ifcnt(&motors[0]);
    configureGCONF(&motors[0]);
 8002c42:	485a      	ldr	r0, [pc, #360]	@ (8002dac <main+0x1e8>)
 8002c44:	f7ff f876 	bl	8001d34 <configureGCONF>
    TMC2209_SetSpreadCycle(&motors[0], 1);
 8002c48:	2101      	movs	r1, #1
 8002c4a:	4858      	ldr	r0, [pc, #352]	@ (8002dac <main+0x1e8>)
 8002c4c:	f7fe feb0 	bl	80019b0 <TMC2209_SetSpreadCycle>
    configureGCONF(&motors[1]);
 8002c50:	4857      	ldr	r0, [pc, #348]	@ (8002db0 <main+0x1ec>)
 8002c52:	f7ff f86f 	bl	8001d34 <configureGCONF>
    TMC2209_SetSpreadCycle(&motors[1], 1);
 8002c56:	2101      	movs	r1, #1
 8002c58:	4855      	ldr	r0, [pc, #340]	@ (8002db0 <main+0x1ec>)
 8002c5a:	f7fe fea9 	bl	80019b0 <TMC2209_SetSpreadCycle>
    configureGCONF(&motors[2]);
 8002c5e:	4855      	ldr	r0, [pc, #340]	@ (8002db4 <main+0x1f0>)
 8002c60:	f7ff f868 	bl	8001d34 <configureGCONF>
    TMC2209_SetSpreadCycle(&motors[2], 1);
 8002c64:	2101      	movs	r1, #1
 8002c66:	4853      	ldr	r0, [pc, #332]	@ (8002db4 <main+0x1f0>)
 8002c68:	f7fe fea2 	bl	80019b0 <TMC2209_SetSpreadCycle>
    configureGCONF(&motors[3]);
 8002c6c:	4852      	ldr	r0, [pc, #328]	@ (8002db8 <main+0x1f4>)
 8002c6e:	f7ff f861 	bl	8001d34 <configureGCONF>
    TMC2209_SetSpreadCycle(&motors[3], 1);
 8002c72:	2101      	movs	r1, #1
 8002c74:	4850      	ldr	r0, [pc, #320]	@ (8002db8 <main+0x1f4>)
 8002c76:	f7fe fe9b 	bl	80019b0 <TMC2209_SetSpreadCycle>
    //TMC2209_read_ifcnt(&motors[0]);
    //TMC2209_EnableDriver(&motors[0], 1);
    HAL_Delay(2);
 8002c7a:	2002      	movs	r0, #2
 8002c7c:	f001 fcae 	bl	80045dc <HAL_Delay>
    //TMC2209_configureSpreadCycle(&motors[0], 5, 2, 10, 13);

   TMC2209_read_ifcnt(&motors[0]);
 8002c80:	484a      	ldr	r0, [pc, #296]	@ (8002dac <main+0x1e8>)
 8002c82:	f7fe fef9 	bl	8001a78 <TMC2209_read_ifcnt>
    HAL_Delay(2);
 8002c86:	2002      	movs	r0, #2
 8002c88:	f001 fca8 	bl	80045dc <HAL_Delay>
    setMicrosteppingResolution(&motors[0], 16);
 8002c8c:	2110      	movs	r1, #16
 8002c8e:	4847      	ldr	r0, [pc, #284]	@ (8002dac <main+0x1e8>)
 8002c90:	f7fe ff1e 	bl	8001ad0 <setMicrosteppingResolution>
    setMicrosteppingResolution(&motors[2], 16);
 8002c94:	2110      	movs	r1, #16
 8002c96:	4847      	ldr	r0, [pc, #284]	@ (8002db4 <main+0x1f0>)
 8002c98:	f7fe ff1a 	bl	8001ad0 <setMicrosteppingResolution>
//    HAL_Delay(2);

    checkMicrosteppingResolution(&motors[0]);
 8002c9c:	4843      	ldr	r0, [pc, #268]	@ (8002dac <main+0x1e8>)
 8002c9e:	f7fe ffe1 	bl	8001c64 <checkMicrosteppingResolution>
    HAL_Delay(2);
 8002ca2:	2002      	movs	r0, #2
 8002ca4:	f001 fc9a 	bl	80045dc <HAL_Delay>
  //  TMC2209_SetSpreadCycle(&motors[0], 1);
   // HAL_Delay(2);
   // TMC2209_setStallGuardThreshold(&motors[0], 10);
//    HAL_Delay(2);
    TMC2209_SetDirection(&motors[0], dir);
 8002ca8:	4b44      	ldr	r3, [pc, #272]	@ (8002dbc <main+0x1f8>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	4619      	mov	r1, r3
 8002cae:	483f      	ldr	r0, [pc, #252]	@ (8002dac <main+0x1e8>)
 8002cb0:	f7fe fc02 	bl	80014b8 <TMC2209_SetDirection>
    TMC2209_SetSpeed(&motors[0], 5000);
 8002cb4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002cb8:	483c      	ldr	r0, [pc, #240]	@ (8002dac <main+0x1e8>)
 8002cba:	f7fe fc27 	bl	800150c <TMC2209_SetSpeed>
    //TMC2209_Step(&motors[0], 1600);
    //TMC2209_Start(&motors[0]);

  //  testIHOLDIRUN(&motors[0], 31, 16, 8);
  //  HAL_Delay(2);
    TMC2209_enable_PDNuart(&motors[1]);
 8002cbe:	483c      	ldr	r0, [pc, #240]	@ (8002db0 <main+0x1ec>)
 8002cc0:	f7fe fec8 	bl	8001a54 <TMC2209_enable_PDNuart>
        //TMC2209_read_ifcnt(&motors[0]);
        //configureGCONF(&motors[0]);
       // TMC2209_SetSpreadCycle(&motors[1], 1);
        //TMC2209_read_ifcnt(&motors[0]);
      //  TMC2209_EnableDriver(&motors[1], 1);
        HAL_Delay(2);
 8002cc4:	2002      	movs	r0, #2
 8002cc6:	f001 fc89 	bl	80045dc <HAL_Delay>
        //TMC2209_configureSpreadCycle(&motors[0], 5, 2, 10, 13);

       TMC2209_read_ifcnt(&motors[1]);
 8002cca:	4839      	ldr	r0, [pc, #228]	@ (8002db0 <main+0x1ec>)
 8002ccc:	f7fe fed4 	bl	8001a78 <TMC2209_read_ifcnt>
        HAL_Delay(2);
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	f001 fc83 	bl	80045dc <HAL_Delay>
        setMicrosteppingResolution(&motors[1], 16);
 8002cd6:	2110      	movs	r1, #16
 8002cd8:	4835      	ldr	r0, [pc, #212]	@ (8002db0 <main+0x1ec>)
 8002cda:	f7fe fef9 	bl	8001ad0 <setMicrosteppingResolution>
        HAL_Delay(2);
 8002cde:	2002      	movs	r0, #2
 8002ce0:	f001 fc7c 	bl	80045dc <HAL_Delay>
        setMicrosteppingResolution(&motors[3], 16);
 8002ce4:	2110      	movs	r1, #16
 8002ce6:	4834      	ldr	r0, [pc, #208]	@ (8002db8 <main+0x1f4>)
 8002ce8:	f7fe fef2 	bl	8001ad0 <setMicrosteppingResolution>

    //    HAL_Delay(2);

        checkMicrosteppingResolution(&motors[1]);
 8002cec:	4830      	ldr	r0, [pc, #192]	@ (8002db0 <main+0x1ec>)
 8002cee:	f7fe ffb9 	bl	8001c64 <checkMicrosteppingResolution>
        HAL_Delay(2);
 8002cf2:	2002      	movs	r0, #2
 8002cf4:	f001 fc72 	bl	80045dc <HAL_Delay>
      //  TMC2209_SetSpreadCycle(&motors[0], 1);
       // HAL_Delay(2);
       // TMC2209_setStallGuardThreshold(&motors[0], 10);
    //    HAL_Delay(2);
        TMC2209_SetDirection(&motors[1], dir);
 8002cf8:	4b30      	ldr	r3, [pc, #192]	@ (8002dbc <main+0x1f8>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	482c      	ldr	r0, [pc, #176]	@ (8002db0 <main+0x1ec>)
 8002d00:	f7fe fbda 	bl	80014b8 <TMC2209_SetDirection>
        TMC2209_SetSpeed(&motors[1], 16000);
 8002d04:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 8002d08:	4829      	ldr	r0, [pc, #164]	@ (8002db0 <main+0x1ec>)
 8002d0a:	f7fe fbff 	bl	800150c <TMC2209_SetSpeed>
        //TMC2209_Step(&motors[1], 16000);

   LCD_I2C_Init(&hlcd3);
 8002d0e:	482c      	ldr	r0, [pc, #176]	@ (8002dc0 <main+0x1fc>)
 8002d10:	f7fe f9f4 	bl	80010fc <LCD_I2C_Init>
   LCD_I2C_Clear(&hlcd3);
 8002d14:	482a      	ldr	r0, [pc, #168]	@ (8002dc0 <main+0x1fc>)
 8002d16:	f7fe fa8f 	bl	8001238 <LCD_I2C_Clear>
   LCD_I2C_DisplaySequentialGlossyText(&hlcd3,2);
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	4828      	ldr	r0, [pc, #160]	@ (8002dc0 <main+0x1fc>)
 8002d1e:	f7fe fabd 	bl	800129c <LCD_I2C_DisplaySequentialGlossyText>

   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8002d22:	4b28      	ldr	r3, [pc, #160]	@ (8002dc4 <main+0x200>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a27      	ldr	r2, [pc, #156]	@ (8002dc8 <main+0x204>)
 8002d2a:	6013      	str	r3, [r2, #0]

   sd_card_read_gcode();
 8002d2c:	f7ff fde6 	bl	80028fc <sd_card_read_gcode>
   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8002d30:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <main+0x200>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a24      	ldr	r2, [pc, #144]	@ (8002dc8 <main+0x204>)
 8002d38:	6013      	str	r3, [r2, #0]
//   TMC2209_SetSpeed(&motors[0], 5000);
//   TMC2209_SetDirection(&motors[1], dir);
//   TMC2209_SetSpeed(&motors[1], 5000);
//   TMC2209_SetDirection(&motors[2], dir);
//   TMC2209_SetSpeed(&motors[2], 5000);
   TMC2209_SetDirection(&motors[3], dir);
 8002d3a:	4b20      	ldr	r3, [pc, #128]	@ (8002dbc <main+0x1f8>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	481d      	ldr	r0, [pc, #116]	@ (8002db8 <main+0x1f4>)
 8002d42:	f7fe fbb9 	bl	80014b8 <TMC2209_SetDirection>
   TMC2209_SetSpeed(&motors[3], 5000);
 8002d46:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002d4a:	481b      	ldr	r0, [pc, #108]	@ (8002db8 <main+0x1f4>)
 8002d4c:	f7fe fbde 	bl	800150c <TMC2209_SetSpeed>
   //TMC2209_Step(&motors[3], 6400);
   //TMC2209_EnableDriver(&motors[0], 1);
   //TMC2209_EnableDriver(&motors[1], 1);
   //TMC2209_EnableDriver(&motors[2], 1);
   //TMC2209_EnableDriver(&motors[3], 1);
   CheckConnection(&hservo2,&hservo1);
 8002d50:	4913      	ldr	r1, [pc, #76]	@ (8002da0 <main+0x1dc>)
 8002d52:	4814      	ldr	r0, [pc, #80]	@ (8002da4 <main+0x1e0>)
 8002d54:	f7ff fc3a 	bl	80025cc <CheckConnection>
   //SERVO_WritePosition(&hservo1, 0);
  // HAL_Delay(300);
   //SERVO_WritePosition(&hservo1, 50);
   while (1){

      if (Flag) // Adjust based on button state
 8002d58:	4b1c      	ldr	r3, [pc, #112]	@ (8002dcc <main+0x208>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <main+0x1aa>
    	         //TMC2209_Step(&motors[1], 16000);
    	         //TMC2209_Start(&motors[0]);
    	         //TMC2209_Start(&motors[1]);


    	         MotorsHoming(&motors);
 8002d62:	4812      	ldr	r0, [pc, #72]	@ (8002dac <main+0x1e8>)
 8002d64:	f7fe fffa 	bl	8001d5c <MotorsHoming>
//    	         stepsTaken[0] = 0;
//    	         HAL_Delay(200);
    	         //TMC2209_MoveTo(&axes[0], 0, -100); // Axis X, Motor X1
    	  	  	 Flag = 0;
 8002d68:	4b18      	ldr	r3, [pc, #96]	@ (8002dcc <main+0x208>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]

      }
      //TMC2209_MoveTo(&axes[0], 0, -100); // Axis X, Motor X1
//
     es = IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin);
 8002d6e:	2108      	movs	r1, #8
 8002d70:	4817      	ldr	r0, [pc, #92]	@ (8002dd0 <main+0x20c>)
 8002d72:	f7ff fc61 	bl	8002638 <IsSensorTriggered>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b16      	ldr	r3, [pc, #88]	@ (8002dd4 <main+0x210>)
 8002d7c:	701a      	strb	r2, [r3, #0]
      x = IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin);
 8002d7e:	2110      	movs	r1, #16
 8002d80:	4815      	ldr	r0, [pc, #84]	@ (8002dd8 <main+0x214>)
 8002d82:	f7ff fc59 	bl	8002638 <IsSensorTriggered>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b14      	ldr	r3, [pc, #80]	@ (8002ddc <main+0x218>)
 8002d8c:	701a      	strb	r2, [r3, #0]
      sensorX1=HAL_GPIO_ReadPin(EndStop1_GPIO_Port, EndStop1_Pin);
 8002d8e:	2104      	movs	r1, #4
 8002d90:	4813      	ldr	r0, [pc, #76]	@ (8002de0 <main+0x21c>)
 8002d92:	f002 fb0f 	bl	80053b4 <HAL_GPIO_ReadPin>
 8002d96:	4603      	mov	r3, r0
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4b12      	ldr	r3, [pc, #72]	@ (8002de4 <main+0x220>)
 8002d9c:	701a      	strb	r2, [r3, #0]
      if (Flag) // Adjust based on button state
 8002d9e:	e7db      	b.n	8002d58 <main+0x194>
 8002da0:	2000002c 	.word	0x2000002c
 8002da4:	2000003c 	.word	0x2000003c
 8002da8:	20000000 	.word	0x20000000
 8002dac:	20002470 	.word	0x20002470
 8002db0:	200024d4 	.word	0x200024d4
 8002db4:	20002538 	.word	0x20002538
 8002db8:	2000259c 	.word	0x2000259c
 8002dbc:	20002464 	.word	0x20002464
 8002dc0:	20000018 	.word	0x20000018
 8002dc4:	20001b4c 	.word	0x20001b4c
 8002dc8:	20002468 	.word	0x20002468
 8002dcc:	20002463 	.word	0x20002463
 8002dd0:	40020400 	.word	0x40020400
 8002dd4:	20002460 	.word	0x20002460
 8002dd8:	40020000 	.word	0x40020000
 8002ddc:	20002461 	.word	0x20002461
 8002de0:	40021000 	.word	0x40021000
 8002de4:	20002462 	.word	0x20002462

08002de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b094      	sub	sp, #80	@ 0x50
 8002dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dee:	f107 0320 	add.w	r3, r7, #32
 8002df2:	2230      	movs	r2, #48	@ 0x30
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f00c fd5c 	bl	800f8b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dfc:	f107 030c 	add.w	r3, r7, #12
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
 8002e0a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002e0c:	f003 f8bc 	bl	8005f88 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e10:	4b2a      	ldr	r3, [pc, #168]	@ (8002ebc <SystemClock_Config+0xd4>)
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	4a29      	ldr	r2, [pc, #164]	@ (8002ebc <SystemClock_Config+0xd4>)
 8002e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1c:	4b27      	ldr	r3, [pc, #156]	@ (8002ebc <SystemClock_Config+0xd4>)
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e28:	4b25      	ldr	r3, [pc, #148]	@ (8002ec0 <SystemClock_Config+0xd8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a24      	ldr	r2, [pc, #144]	@ (8002ec0 <SystemClock_Config+0xd8>)
 8002e2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e32:	6013      	str	r3, [r2, #0]
 8002e34:	4b22      	ldr	r3, [pc, #136]	@ (8002ec0 <SystemClock_Config+0xd8>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e3c:	607b      	str	r3, [r7, #4]
 8002e3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e40:	2301      	movs	r3, #1
 8002e42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002e44:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002e54:	2304      	movs	r3, #4
 8002e56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002e58:	23d8      	movs	r3, #216	@ 0xd8
 8002e5a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002e60:	2309      	movs	r3, #9
 8002e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e64:	f107 0320 	add.w	r3, r7, #32
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f003 f8ed 	bl	8006048 <HAL_RCC_OscConfig>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002e74:	f000 fd98 	bl	80039a8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002e78:	f003 f896 	bl	8005fa8 <HAL_PWREx_EnableOverDrive>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002e82:	f000 fd91 	bl	80039a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e86:	230f      	movs	r3, #15
 8002e88:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002e96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	2107      	movs	r1, #7
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f003 fb73 	bl	8006590 <HAL_RCC_ClockConfig>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002eb0:	f000 fd7a 	bl	80039a8 <Error_Handler>
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3750      	adds	r7, #80	@ 0x50
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	40007000 	.word	0x40007000

08002ec4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002eca:	4a1c      	ldr	r2, [pc, #112]	@ (8002f3c <MX_I2C1_Init+0x78>)
 8002ecc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002ece:	4b1a      	ldr	r3, [pc, #104]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8002f40 <MX_I2C1_Init+0x7c>)
 8002ed2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ed4:	4b18      	ldr	r3, [pc, #96]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002eda:	4b17      	ldr	r3, [pc, #92]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002edc:	2201      	movs	r2, #1
 8002ede:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ee0:	4b15      	ldr	r3, [pc, #84]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ee6:	4b14      	ldr	r3, [pc, #80]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002eec:	4b12      	ldr	r3, [pc, #72]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ef2:	4b11      	ldr	r3, [pc, #68]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002efe:	480e      	ldr	r0, [pc, #56]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002f00:	f002 faa2 	bl	8005448 <HAL_I2C_Init>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002f0a:	f000 fd4d 	bl	80039a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4809      	ldr	r0, [pc, #36]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002f12:	f002 fe67 	bl	8005be4 <HAL_I2CEx_ConfigAnalogFilter>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d001      	beq.n	8002f20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002f1c:	f000 fd44 	bl	80039a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f20:	2100      	movs	r1, #0
 8002f22:	4805      	ldr	r0, [pc, #20]	@ (8002f38 <MX_I2C1_Init+0x74>)
 8002f24:	f002 fea9 	bl	8005c7a <HAL_I2CEx_ConfigDigitalFilter>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002f2e:	f000 fd3b 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20001af8 	.word	0x20001af8
 8002f3c:	40005400 	.word	0x40005400
 8002f40:	20404768 	.word	0x20404768

08002f44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002f48:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8002fbc <MX_SPI2_Init+0x78>)
 8002f4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f56:	4b18      	ldr	r3, [pc, #96]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f5c:	4b16      	ldr	r3, [pc, #88]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f62:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f64:	4b14      	ldr	r3, [pc, #80]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f6a:	4b13      	ldr	r3, [pc, #76]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f70:	4b11      	ldr	r3, [pc, #68]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f76:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002f78:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f7a:	2238      	movs	r2, #56	@ 0x38
 8002f7c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f84:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002f90:	4b09      	ldr	r3, [pc, #36]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f92:	2207      	movs	r2, #7
 8002f94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f96:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f9c:	4b06      	ldr	r3, [pc, #24]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002f9e:	2208      	movs	r2, #8
 8002fa0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002fa2:	4805      	ldr	r0, [pc, #20]	@ (8002fb8 <MX_SPI2_Init+0x74>)
 8002fa4:	f004 f90a 	bl	80071bc <HAL_SPI_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002fae:	f000 fcfb 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	20001b4c 	.word	0x20001b4c
 8002fbc:	40003800 	.word	0x40003800

08002fc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08e      	sub	sp, #56	@ 0x38
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	609a      	str	r2, [r3, #8]
 8002fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fd4:	f107 031c 	add.w	r3, r7, #28
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fe0:	463b      	mov	r3, r7
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
 8002fe8:	609a      	str	r2, [r3, #8]
 8002fea:	60da      	str	r2, [r3, #12]
 8002fec:	611a      	str	r2, [r3, #16]
 8002fee:	615a      	str	r2, [r3, #20]
 8002ff0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80030ac <MX_TIM2_Init+0xec>)
 8002ff4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002ff8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 8002ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80030ac <MX_TIM2_Init+0xec>)
 8002ffc:	22d7      	movs	r2, #215	@ 0xd7
 8002ffe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003000:	4b2a      	ldr	r3, [pc, #168]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003002:	2200      	movs	r2, #0
 8003004:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003006:	4b29      	ldr	r3, [pc, #164]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003008:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800300c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800300e:	4b27      	ldr	r3, [pc, #156]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003014:	4b25      	ldr	r3, [pc, #148]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003016:	2200      	movs	r2, #0
 8003018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800301a:	4824      	ldr	r0, [pc, #144]	@ (80030ac <MX_TIM2_Init+0xec>)
 800301c:	f004 fe98 	bl	8007d50 <HAL_TIM_Base_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003026:	f000 fcbf 	bl	80039a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800302a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800302e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003030:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003034:	4619      	mov	r1, r3
 8003036:	481d      	ldr	r0, [pc, #116]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003038:	f005 fe30 	bl	8008c9c <HAL_TIM_ConfigClockSource>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003042:	f000 fcb1 	bl	80039a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003046:	4819      	ldr	r0, [pc, #100]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003048:	f004 ff71 	bl	8007f2e <HAL_TIM_PWM_Init>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003052:	f000 fca9 	bl	80039a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800305a:	2300      	movs	r3, #0
 800305c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800305e:	f107 031c 	add.w	r3, r7, #28
 8003062:	4619      	mov	r1, r3
 8003064:	4811      	ldr	r0, [pc, #68]	@ (80030ac <MX_TIM2_Init+0xec>)
 8003066:	f006 fad5 	bl	8009614 <HAL_TIMEx_MasterConfigSynchronization>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003070:	f000 fc9a 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003074:	2360      	movs	r3, #96	@ 0x60
 8003076:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8003078:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800307c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003086:	463b      	mov	r3, r7
 8003088:	2208      	movs	r2, #8
 800308a:	4619      	mov	r1, r3
 800308c:	4807      	ldr	r0, [pc, #28]	@ (80030ac <MX_TIM2_Init+0xec>)
 800308e:	f005 fcf1 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8003098:	f000 fc86 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800309c:	4803      	ldr	r0, [pc, #12]	@ (80030ac <MX_TIM2_Init+0xec>)
 800309e:	f000 fe79 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 80030a2:	bf00      	nop
 80030a4:	3738      	adds	r7, #56	@ 0x38
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20001bb0 	.word	0x20001bb0

080030b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08e      	sub	sp, #56	@ 0x38
 80030b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	609a      	str	r2, [r3, #8]
 80030c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c4:	f107 031c 	add.w	r3, r7, #28
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d0:	463b      	mov	r3, r7
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	605a      	str	r2, [r3, #4]
 80030d8:	609a      	str	r2, [r3, #8]
 80030da:	60da      	str	r2, [r3, #12]
 80030dc:	611a      	str	r2, [r3, #16]
 80030de:	615a      	str	r2, [r3, #20]
 80030e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003198 <MX_TIM3_Init+0xe8>)
 80030e4:	4a2d      	ldr	r2, [pc, #180]	@ (800319c <MX_TIM3_Init+0xec>)
 80030e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 215;
 80030e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003198 <MX_TIM3_Init+0xe8>)
 80030ea:	22d7      	movs	r2, #215	@ 0xd7
 80030ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003198 <MX_TIM3_Init+0xe8>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80030f4:	4b28      	ldr	r3, [pc, #160]	@ (8003198 <MX_TIM3_Init+0xe8>)
 80030f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030fc:	4b26      	ldr	r3, [pc, #152]	@ (8003198 <MX_TIM3_Init+0xe8>)
 80030fe:	2200      	movs	r2, #0
 8003100:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003102:	4b25      	ldr	r3, [pc, #148]	@ (8003198 <MX_TIM3_Init+0xe8>)
 8003104:	2200      	movs	r2, #0
 8003106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003108:	4823      	ldr	r0, [pc, #140]	@ (8003198 <MX_TIM3_Init+0xe8>)
 800310a:	f004 fe21 	bl	8007d50 <HAL_TIM_Base_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003114:	f000 fc48 	bl	80039a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003118:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800311c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800311e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003122:	4619      	mov	r1, r3
 8003124:	481c      	ldr	r0, [pc, #112]	@ (8003198 <MX_TIM3_Init+0xe8>)
 8003126:	f005 fdb9 	bl	8008c9c <HAL_TIM_ConfigClockSource>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003130:	f000 fc3a 	bl	80039a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003134:	4818      	ldr	r0, [pc, #96]	@ (8003198 <MX_TIM3_Init+0xe8>)
 8003136:	f004 fefa 	bl	8007f2e <HAL_TIM_PWM_Init>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003140:	f000 fc32 	bl	80039a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003148:	2300      	movs	r3, #0
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800314c:	f107 031c 	add.w	r3, r7, #28
 8003150:	4619      	mov	r1, r3
 8003152:	4811      	ldr	r0, [pc, #68]	@ (8003198 <MX_TIM3_Init+0xe8>)
 8003154:	f006 fa5e 	bl	8009614 <HAL_TIMEx_MasterConfigSynchronization>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800315e:	f000 fc23 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003162:	2360      	movs	r3, #96	@ 0x60
 8003164:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8003166:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800316a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800316c:	2300      	movs	r3, #0
 800316e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003170:	2300      	movs	r3, #0
 8003172:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003174:	463b      	mov	r3, r7
 8003176:	2200      	movs	r2, #0
 8003178:	4619      	mov	r1, r3
 800317a:	4807      	ldr	r0, [pc, #28]	@ (8003198 <MX_TIM3_Init+0xe8>)
 800317c:	f005 fc7a 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8003186:	f000 fc0f 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800318a:	4803      	ldr	r0, [pc, #12]	@ (8003198 <MX_TIM3_Init+0xe8>)
 800318c:	f000 fe02 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 8003190:	bf00      	nop
 8003192:	3738      	adds	r7, #56	@ 0x38
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20001bfc 	.word	0x20001bfc
 800319c:	40000400 	.word	0x40000400

080031a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08c      	sub	sp, #48	@ 0x30
 80031a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80031a6:	f107 030c 	add.w	r3, r7, #12
 80031aa:	2224      	movs	r2, #36	@ 0x24
 80031ac:	2100      	movs	r1, #0
 80031ae:	4618      	mov	r0, r3
 80031b0:	f00c fb80 	bl	800f8b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b4:	463b      	mov	r3, r7
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	605a      	str	r2, [r3, #4]
 80031bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80031be:	4b21      	ldr	r3, [pc, #132]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031c0:	4a21      	ldr	r2, [pc, #132]	@ (8003248 <MX_TIM4_Init+0xa8>)
 80031c2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80031c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 80031d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031d2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80031d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031da:	2200      	movs	r2, #0
 80031dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031de:	4b19      	ldr	r3, [pc, #100]	@ (8003244 <MX_TIM4_Init+0xa4>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80031e4:	2303      	movs	r3, #3
 80031e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80031e8:	2300      	movs	r3, #0
 80031ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80031ec:	2301      	movs	r3, #1
 80031ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80031f4:	230f      	movs	r3, #15
 80031f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80031f8:	2300      	movs	r3, #0
 80031fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80031fc:	2301      	movs	r3, #1
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003200:	2300      	movs	r3, #0
 8003202:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8003204:	230f      	movs	r3, #15
 8003206:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003208:	f107 030c 	add.w	r3, r7, #12
 800320c:	4619      	mov	r1, r3
 800320e:	480d      	ldr	r0, [pc, #52]	@ (8003244 <MX_TIM4_Init+0xa4>)
 8003210:	f005 f9f4 	bl	80085fc <HAL_TIM_Encoder_Init>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800321a:	f000 fbc5 	bl	80039a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800321e:	2300      	movs	r3, #0
 8003220:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003222:	2300      	movs	r3, #0
 8003224:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003226:	463b      	mov	r3, r7
 8003228:	4619      	mov	r1, r3
 800322a:	4806      	ldr	r0, [pc, #24]	@ (8003244 <MX_TIM4_Init+0xa4>)
 800322c:	f006 f9f2 	bl	8009614 <HAL_TIMEx_MasterConfigSynchronization>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003236:	f000 fbb7 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800323a:	bf00      	nop
 800323c:	3730      	adds	r7, #48	@ 0x30
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20001c48 	.word	0x20001c48
 8003248:	40000800 	.word	0x40000800

0800324c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	@ 0x28
 8003250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003252:	f107 031c 	add.w	r3, r7, #28
 8003256:	2200      	movs	r2, #0
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	605a      	str	r2, [r3, #4]
 800325c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800325e:	463b      	mov	r3, r7
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
 800326c:	615a      	str	r2, [r3, #20]
 800326e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003270:	4b21      	ldr	r3, [pc, #132]	@ (80032f8 <MX_TIM5_Init+0xac>)
 8003272:	4a22      	ldr	r2, [pc, #136]	@ (80032fc <MX_TIM5_Init+0xb0>)
 8003274:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 107;
 8003276:	4b20      	ldr	r3, [pc, #128]	@ (80032f8 <MX_TIM5_Init+0xac>)
 8003278:	226b      	movs	r2, #107	@ 0x6b
 800327a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800327c:	4b1e      	ldr	r3, [pc, #120]	@ (80032f8 <MX_TIM5_Init+0xac>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 8003282:	4b1d      	ldr	r3, [pc, #116]	@ (80032f8 <MX_TIM5_Init+0xac>)
 8003284:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003288:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800328a:	4b1b      	ldr	r3, [pc, #108]	@ (80032f8 <MX_TIM5_Init+0xac>)
 800328c:	2200      	movs	r2, #0
 800328e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003290:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <MX_TIM5_Init+0xac>)
 8003292:	2200      	movs	r2, #0
 8003294:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003296:	4818      	ldr	r0, [pc, #96]	@ (80032f8 <MX_TIM5_Init+0xac>)
 8003298:	f004 fe49 	bl	8007f2e <HAL_TIM_PWM_Init>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 80032a2:	f000 fb81 	bl	80039a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80032ae:	f107 031c 	add.w	r3, r7, #28
 80032b2:	4619      	mov	r1, r3
 80032b4:	4810      	ldr	r0, [pc, #64]	@ (80032f8 <MX_TIM5_Init+0xac>)
 80032b6:	f006 f9ad 	bl	8009614 <HAL_TIMEx_MasterConfigSynchronization>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 80032c0:	f000 fb72 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032c4:	2360      	movs	r3, #96	@ 0x60
 80032c6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 80032c8:	230a      	movs	r3, #10
 80032ca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032cc:	2300      	movs	r3, #0
 80032ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032d4:	463b      	mov	r3, r7
 80032d6:	2200      	movs	r2, #0
 80032d8:	4619      	mov	r1, r3
 80032da:	4807      	ldr	r0, [pc, #28]	@ (80032f8 <MX_TIM5_Init+0xac>)
 80032dc:	f005 fbca 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 80032e6:	f000 fb5f 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80032ea:	4803      	ldr	r0, [pc, #12]	@ (80032f8 <MX_TIM5_Init+0xac>)
 80032ec:	f000 fd52 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 80032f0:	bf00      	nop
 80032f2:	3728      	adds	r7, #40	@ 0x28
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	20001c94 	.word	0x20001c94
 80032fc:	40000c00 	.word	0x40000c00

08003300 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003306:	1d3b      	adds	r3, r7, #4
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	605a      	str	r2, [r3, #4]
 800330e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003310:	4b14      	ldr	r3, [pc, #80]	@ (8003364 <MX_TIM7_Init+0x64>)
 8003312:	4a15      	ldr	r2, [pc, #84]	@ (8003368 <MX_TIM7_Init+0x68>)
 8003314:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 215;
 8003316:	4b13      	ldr	r3, [pc, #76]	@ (8003364 <MX_TIM7_Init+0x64>)
 8003318:	22d7      	movs	r2, #215	@ 0xd7
 800331a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800331c:	4b11      	ldr	r3, [pc, #68]	@ (8003364 <MX_TIM7_Init+0x64>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8003322:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <MX_TIM7_Init+0x64>)
 8003324:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003328:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800332a:	4b0e      	ldr	r3, [pc, #56]	@ (8003364 <MX_TIM7_Init+0x64>)
 800332c:	2200      	movs	r2, #0
 800332e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003330:	480c      	ldr	r0, [pc, #48]	@ (8003364 <MX_TIM7_Init+0x64>)
 8003332:	f004 fd0d 	bl	8007d50 <HAL_TIM_Base_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800333c:	f000 fb34 	bl	80039a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003340:	2300      	movs	r3, #0
 8003342:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	4619      	mov	r1, r3
 800334c:	4805      	ldr	r0, [pc, #20]	@ (8003364 <MX_TIM7_Init+0x64>)
 800334e:	f006 f961 	bl	8009614 <HAL_TIMEx_MasterConfigSynchronization>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003358:	f000 fb26 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800335c:	bf00      	nop
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	20001ce0 	.word	0x20001ce0
 8003368:	40001400 	.word	0x40001400

0800336c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	609a      	str	r2, [r3, #8]
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	611a      	str	r2, [r3, #16]
 8003380:	615a      	str	r2, [r3, #20]
 8003382:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003384:	4b1a      	ldr	r3, [pc, #104]	@ (80033f0 <MX_TIM9_Init+0x84>)
 8003386:	4a1b      	ldr	r2, [pc, #108]	@ (80033f4 <MX_TIM9_Init+0x88>)
 8003388:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 215;
 800338a:	4b19      	ldr	r3, [pc, #100]	@ (80033f0 <MX_TIM9_Init+0x84>)
 800338c:	22d7      	movs	r2, #215	@ 0xd7
 800338e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003390:	4b17      	ldr	r3, [pc, #92]	@ (80033f0 <MX_TIM9_Init+0x84>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;
 8003396:	4b16      	ldr	r3, [pc, #88]	@ (80033f0 <MX_TIM9_Init+0x84>)
 8003398:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800339c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800339e:	4b14      	ldr	r3, [pc, #80]	@ (80033f0 <MX_TIM9_Init+0x84>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033a4:	4b12      	ldr	r3, [pc, #72]	@ (80033f0 <MX_TIM9_Init+0x84>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80033aa:	4811      	ldr	r0, [pc, #68]	@ (80033f0 <MX_TIM9_Init+0x84>)
 80033ac:	f004 fdbf 	bl	8007f2e <HAL_TIM_PWM_Init>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 80033b6:	f000 faf7 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ba:	2360      	movs	r3, #96	@ 0x60
 80033bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80033be:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80033c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	2200      	movs	r2, #0
 80033d0:	4619      	mov	r1, r3
 80033d2:	4807      	ldr	r0, [pc, #28]	@ (80033f0 <MX_TIM9_Init+0x84>)
 80033d4:	f005 fb4e 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 80033de:	f000 fae3 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80033e2:	4803      	ldr	r0, [pc, #12]	@ (80033f0 <MX_TIM9_Init+0x84>)
 80033e4:	f000 fcd6 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 80033e8:	bf00      	nop
 80033ea:	3720      	adds	r7, #32
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20001d2c 	.word	0x20001d2c
 80033f4:	40014000 	.word	0x40014000

080033f8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80033fe:	1d3b      	adds	r3, r7, #4
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	605a      	str	r2, [r3, #4]
 8003406:	609a      	str	r2, [r3, #8]
 8003408:	60da      	str	r2, [r3, #12]
 800340a:	611a      	str	r2, [r3, #16]
 800340c:	615a      	str	r2, [r3, #20]
 800340e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003410:	4b1e      	ldr	r3, [pc, #120]	@ (800348c <MX_TIM10_Init+0x94>)
 8003412:	4a1f      	ldr	r2, [pc, #124]	@ (8003490 <MX_TIM10_Init+0x98>)
 8003414:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 215;
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <MX_TIM10_Init+0x94>)
 8003418:	22d7      	movs	r2, #215	@ 0xd7
 800341a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800341c:	4b1b      	ldr	r3, [pc, #108]	@ (800348c <MX_TIM10_Init+0x94>)
 800341e:	2200      	movs	r2, #0
 8003420:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 8003422:	4b1a      	ldr	r3, [pc, #104]	@ (800348c <MX_TIM10_Init+0x94>)
 8003424:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003428:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800342a:	4b18      	ldr	r3, [pc, #96]	@ (800348c <MX_TIM10_Init+0x94>)
 800342c:	2200      	movs	r2, #0
 800342e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003430:	4b16      	ldr	r3, [pc, #88]	@ (800348c <MX_TIM10_Init+0x94>)
 8003432:	2200      	movs	r2, #0
 8003434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003436:	4815      	ldr	r0, [pc, #84]	@ (800348c <MX_TIM10_Init+0x94>)
 8003438:	f004 fc8a 	bl	8007d50 <HAL_TIM_Base_Init>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8003442:	f000 fab1 	bl	80039a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8003446:	4811      	ldr	r0, [pc, #68]	@ (800348c <MX_TIM10_Init+0x94>)
 8003448:	f004 fd71 	bl	8007f2e <HAL_TIM_PWM_Init>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8003452:	f000 faa9 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003456:	2360      	movs	r3, #96	@ 0x60
 8003458:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800345a:	2300      	movs	r3, #0
 800345c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800345e:	2300      	movs	r3, #0
 8003460:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003462:	2300      	movs	r3, #0
 8003464:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003466:	1d3b      	adds	r3, r7, #4
 8003468:	2200      	movs	r2, #0
 800346a:	4619      	mov	r1, r3
 800346c:	4807      	ldr	r0, [pc, #28]	@ (800348c <MX_TIM10_Init+0x94>)
 800346e:	f005 fb01 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8003478:	f000 fa96 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800347c:	4803      	ldr	r0, [pc, #12]	@ (800348c <MX_TIM10_Init+0x94>)
 800347e:	f000 fc89 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 8003482:	bf00      	nop
 8003484:	3720      	adds	r7, #32
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20001d78 	.word	0x20001d78
 8003490:	40014400 	.word	0x40014400

08003494 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b088      	sub	sp, #32
 8003498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800349a:	1d3b      	adds	r3, r7, #4
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	60da      	str	r2, [r3, #12]
 80034a6:	611a      	str	r2, [r3, #16]
 80034a8:	615a      	str	r2, [r3, #20]
 80034aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80034ac:	4b1e      	ldr	r3, [pc, #120]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034ae:	4a1f      	ldr	r2, [pc, #124]	@ (800352c <MX_TIM14_Init+0x98>)
 80034b0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 107;
 80034b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034b4:	226b      	movs	r2, #107	@ 0x6b
 80034b6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 20000-1;
 80034be:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034c0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80034c4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034c6:	4b18      	ldr	r3, [pc, #96]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034cc:	4b16      	ldr	r3, [pc, #88]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80034d2:	4815      	ldr	r0, [pc, #84]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034d4:	f004 fc3c 	bl	8007d50 <HAL_TIM_Base_Init>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 80034de:	f000 fa63 	bl	80039a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80034e2:	4811      	ldr	r0, [pc, #68]	@ (8003528 <MX_TIM14_Init+0x94>)
 80034e4:	f004 fd23 	bl	8007f2e <HAL_TIM_PWM_Init>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80034ee:	f000 fa5b 	bl	80039a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034f2:	2360      	movs	r3, #96	@ 0x60
 80034f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 80034f6:	230a      	movs	r3, #10
 80034f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034fe:	2300      	movs	r3, #0
 8003500:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003502:	1d3b      	adds	r3, r7, #4
 8003504:	2200      	movs	r2, #0
 8003506:	4619      	mov	r1, r3
 8003508:	4807      	ldr	r0, [pc, #28]	@ (8003528 <MX_TIM14_Init+0x94>)
 800350a:	f005 fab3 	bl	8008a74 <HAL_TIM_PWM_ConfigChannel>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8003514:	f000 fa48 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8003518:	4803      	ldr	r0, [pc, #12]	@ (8003528 <MX_TIM14_Init+0x94>)
 800351a:	f000 fc3b 	bl	8003d94 <HAL_TIM_MspPostInit>

}
 800351e:	bf00      	nop
 8003520:	3720      	adds	r7, #32
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20001dc4 	.word	0x20001dc4
 800352c:	40002000 	.word	0x40002000

08003530 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003534:	4b14      	ldr	r3, [pc, #80]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003536:	4a15      	ldr	r2, [pc, #84]	@ (800358c <MX_USART2_UART_Init+0x5c>)
 8003538:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800353a:	4b13      	ldr	r3, [pc, #76]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 800353c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003540:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003542:	4b11      	ldr	r3, [pc, #68]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003544:	2200      	movs	r2, #0
 8003546:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003548:	4b0f      	ldr	r3, [pc, #60]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 800354a:	2200      	movs	r2, #0
 800354c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800354e:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003550:	2200      	movs	r2, #0
 8003552:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003554:	4b0c      	ldr	r3, [pc, #48]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003556:	220c      	movs	r2, #12
 8003558:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800355a:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 800355c:	2200      	movs	r2, #0
 800355e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003560:	4b09      	ldr	r3, [pc, #36]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003562:	2200      	movs	r2, #0
 8003564:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003566:	4b08      	ldr	r3, [pc, #32]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003568:	2200      	movs	r2, #0
 800356a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800356c:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 800356e:	2200      	movs	r2, #0
 8003570:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003572:	4805      	ldr	r0, [pc, #20]	@ (8003588 <MX_USART2_UART_Init+0x58>)
 8003574:	f006 f8fa 	bl	800976c <HAL_UART_Init>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800357e:	f000 fa13 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003582:	bf00      	nop
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20001e10 	.word	0x20001e10
 800358c:	40004400 	.word	0x40004400

08003590 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003594:	4b14      	ldr	r3, [pc, #80]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 8003596:	4a15      	ldr	r2, [pc, #84]	@ (80035ec <MX_USART3_UART_Init+0x5c>)
 8003598:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800359a:	4b13      	ldr	r3, [pc, #76]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 800359c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80035a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80035a2:	4b11      	ldr	r3, [pc, #68]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80035a8:	4b0f      	ldr	r3, [pc, #60]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80035ae:	4b0e      	ldr	r3, [pc, #56]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80035b4:	4b0c      	ldr	r3, [pc, #48]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035b6:	220c      	movs	r2, #12
 80035b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035ba:	4b0b      	ldr	r3, [pc, #44]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035bc:	2200      	movs	r2, #0
 80035be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80035c0:	4b09      	ldr	r3, [pc, #36]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035c6:	4b08      	ldr	r3, [pc, #32]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035cc:	4b06      	ldr	r3, [pc, #24]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80035d2:	4805      	ldr	r0, [pc, #20]	@ (80035e8 <MX_USART3_UART_Init+0x58>)
 80035d4:	f006 f8ca 	bl	800976c <HAL_UART_Init>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80035de:	f000 f9e3 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20001e98 	.word	0x20001e98
 80035ec:	40004800 	.word	0x40004800

080035f0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80035f4:	4b14      	ldr	r3, [pc, #80]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035f6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80035fa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80035fc:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035fe:	2206      	movs	r2, #6
 8003600:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003602:	4b11      	ldr	r3, [pc, #68]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003604:	2202      	movs	r2, #2
 8003606:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003608:	4b0f      	ldr	r3, [pc, #60]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800360a:	2200      	movs	r2, #0
 800360c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800360e:	4b0e      	ldr	r3, [pc, #56]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003610:	2202      	movs	r2, #2
 8003612:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003614:	4b0c      	ldr	r3, [pc, #48]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003616:	2201      	movs	r2, #1
 8003618:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800361a:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800361c:	2200      	movs	r2, #0
 800361e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003620:	4b09      	ldr	r3, [pc, #36]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003622:	2200      	movs	r2, #0
 8003624:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003628:	2201      	movs	r2, #1
 800362a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800362c:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800362e:	2200      	movs	r2, #0
 8003630:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003632:	4805      	ldr	r0, [pc, #20]	@ (8003648 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003634:	f002 fb6d 	bl	8005d12 <HAL_PCD_Init>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800363e:	f000 f9b3 	bl	80039a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003642:	bf00      	nop
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	20001f80 	.word	0x20001f80

0800364c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003652:	4b0c      	ldr	r3, [pc, #48]	@ (8003684 <MX_DMA_Init+0x38>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003656:	4a0b      	ldr	r2, [pc, #44]	@ (8003684 <MX_DMA_Init+0x38>)
 8003658:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800365c:	6313      	str	r3, [r2, #48]	@ 0x30
 800365e:	4b09      	ldr	r3, [pc, #36]	@ (8003684 <MX_DMA_Init+0x38>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003666:	607b      	str	r3, [r7, #4]
 8003668:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800366a:	2200      	movs	r2, #0
 800366c:	2100      	movs	r1, #0
 800366e:	2010      	movs	r0, #16
 8003670:	f001 f8b3 	bl	80047da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003674:	2010      	movs	r0, #16
 8003676:	f001 f8cc 	bl	8004812 <HAL_NVIC_EnableIRQ>

}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	40023800 	.word	0x40023800

08003688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b08e      	sub	sp, #56	@ 0x38
 800368c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003692:	2200      	movs	r2, #0
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	605a      	str	r2, [r3, #4]
 8003698:	609a      	str	r2, [r3, #8]
 800369a:	60da      	str	r2, [r3, #12]
 800369c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800369e:	4bb5      	ldr	r3, [pc, #724]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	4ab4      	ldr	r2, [pc, #720]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036a4:	f043 0310 	orr.w	r3, r3, #16
 80036a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036aa:	4bb2      	ldr	r3, [pc, #712]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	623b      	str	r3, [r7, #32]
 80036b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036b6:	4baf      	ldr	r3, [pc, #700]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ba:	4aae      	ldr	r2, [pc, #696]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036bc:	f043 0304 	orr.w	r3, r3, #4
 80036c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036c2:	4bac      	ldr	r3, [pc, #688]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	61fb      	str	r3, [r7, #28]
 80036cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036ce:	4ba9      	ldr	r3, [pc, #676]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d2:	4aa8      	ldr	r2, [pc, #672]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036d4:	f043 0320 	orr.w	r3, r3, #32
 80036d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036da:	4ba6      	ldr	r3, [pc, #664]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	61bb      	str	r3, [r7, #24]
 80036e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036e6:	4ba3      	ldr	r3, [pc, #652]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	4aa2      	ldr	r2, [pc, #648]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f2:	4ba0      	ldr	r3, [pc, #640]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fe:	4b9d      	ldr	r3, [pc, #628]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	4a9c      	ldr	r2, [pc, #624]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6313      	str	r3, [r2, #48]	@ 0x30
 800370a:	4b9a      	ldr	r3, [pc, #616]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003716:	4b97      	ldr	r3, [pc, #604]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	4a96      	ldr	r2, [pc, #600]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 800371c:	f043 0302 	orr.w	r3, r3, #2
 8003720:	6313      	str	r3, [r2, #48]	@ 0x30
 8003722:	4b94      	ldr	r3, [pc, #592]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800372e:	4b91      	ldr	r3, [pc, #580]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	4a90      	ldr	r2, [pc, #576]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003734:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003738:	6313      	str	r3, [r2, #48]	@ 0x30
 800373a:	4b8e      	ldr	r3, [pc, #568]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 800373c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003746:	4b8b      	ldr	r3, [pc, #556]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	4a8a      	ldr	r2, [pc, #552]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 800374c:	f043 0308 	orr.w	r3, r3, #8
 8003750:	6313      	str	r3, [r2, #48]	@ 0x30
 8003752:	4b88      	ldr	r3, [pc, #544]	@ (8003974 <MX_GPIO_Init+0x2ec>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	607b      	str	r3, [r7, #4]
 800375c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, enn3_Pin|dir3_Pin, GPIO_PIN_RESET);
 800375e:	2200      	movs	r2, #0
 8003760:	2148      	movs	r1, #72	@ 0x48
 8003762:	4885      	ldr	r0, [pc, #532]	@ (8003978 <MX_GPIO_Init+0x2f0>)
 8003764:	f001 fe3e 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, enn4_Pin|dir1_Pin, GPIO_PIN_RESET);
 8003768:	2200      	movs	r2, #0
 800376a:	2181      	movs	r1, #129	@ 0x81
 800376c:	4883      	ldr	r0, [pc, #524]	@ (800397c <MX_GPIO_Init+0x2f4>)
 800376e:	f001 fe39 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, enn2_Pin|dir2_Pin, GPIO_PIN_RESET);
 8003772:	2200      	movs	r2, #0
 8003774:	21a0      	movs	r1, #160	@ 0xa0
 8003776:	4882      	ldr	r0, [pc, #520]	@ (8003980 <MX_GPIO_Init+0x2f8>)
 8003778:	f001 fe34 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(enn1_GPIO_Port, enn1_Pin, GPIO_PIN_RESET);
 800377c:	2200      	movs	r2, #0
 800377e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003782:	4880      	ldr	r0, [pc, #512]	@ (8003984 <MX_GPIO_Init+0x2fc>)
 8003784:	f001 fe2e 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_cs_GPIO_Port, SPI_cs_Pin, GPIO_PIN_SET);
 8003788:	2201      	movs	r2, #1
 800378a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800378e:	487e      	ldr	r0, [pc, #504]	@ (8003988 <MX_GPIO_Init+0x300>)
 8003790:	f001 fe28 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003794:	2200      	movs	r2, #0
 8003796:	2140      	movs	r1, #64	@ 0x40
 8003798:	487c      	ldr	r0, [pc, #496]	@ (800398c <MX_GPIO_Init+0x304>)
 800379a:	f001 fe23 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(dir4_GPIO_Port, dir4_Pin, GPIO_PIN_RESET);
 800379e:	2200      	movs	r2, #0
 80037a0:	2101      	movs	r1, #1
 80037a2:	4879      	ldr	r0, [pc, #484]	@ (8003988 <MX_GPIO_Init+0x300>)
 80037a4:	f001 fe1e 	bl	80053e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EndStop1_Pin EndStop2_Pin BtnCtr_Pin */
  GPIO_InitStruct.Pin = EndStop1_Pin|EndStop2_Pin|BtnCtr_Pin;
 80037a8:	f640 0314 	movw	r3, #2068	@ 0x814
 80037ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037ae:	2300      	movs	r3, #0
 80037b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037b2:	2301      	movs	r3, #1
 80037b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037ba:	4619      	mov	r1, r3
 80037bc:	486e      	ldr	r0, [pc, #440]	@ (8003978 <MX_GPIO_Init+0x2f0>)
 80037be:	f001 fc4d 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : enn3_Pin dir3_Pin */
  GPIO_InitStruct.Pin = enn3_Pin|dir3_Pin;
 80037c2:	2348      	movs	r3, #72	@ 0x48
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037c6:	2301      	movs	r3, #1
 80037c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ce:	2300      	movs	r3, #0
 80037d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037d6:	4619      	mov	r1, r3
 80037d8:	4867      	ldr	r0, [pc, #412]	@ (8003978 <MX_GPIO_Init+0x2f0>)
 80037da:	f001 fc3f 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80037de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80037e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80037e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ea:	2300      	movs	r3, #0
 80037ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80037ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037f2:	4619      	mov	r1, r3
 80037f4:	4866      	ldr	r0, [pc, #408]	@ (8003990 <MX_GPIO_Init+0x308>)
 80037f6:	f001 fc31 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : enn4_Pin dir1_Pin */
  GPIO_InitStruct.Pin = enn4_Pin|dir1_Pin;
 80037fa:	2381      	movs	r3, #129	@ 0x81
 80037fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037fe:	2301      	movs	r3, #1
 8003800:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003802:	2300      	movs	r3, #0
 8003804:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003806:	2300      	movs	r3, #0
 8003808:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800380a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800380e:	4619      	mov	r1, r3
 8003810:	485a      	ldr	r0, [pc, #360]	@ (800397c <MX_GPIO_Init+0x2f4>)
 8003812:	f001 fc23 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : Probe_Pin */
  GPIO_InitStruct.Pin = Probe_Pin;
 8003816:	2308      	movs	r3, #8
 8003818:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800381a:	2300      	movs	r3, #0
 800381c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800381e:	2302      	movs	r3, #2
 8003820:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Probe_GPIO_Port, &GPIO_InitStruct);
 8003822:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003826:	4619      	mov	r1, r3
 8003828:	4855      	ldr	r0, [pc, #340]	@ (8003980 <MX_GPIO_Init+0x2f8>)
 800382a:	f001 fc17 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : EndStop3_Pin */
  GPIO_InitStruct.Pin = EndStop3_Pin;
 800382e:	2310      	movs	r3, #16
 8003830:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003832:	2300      	movs	r3, #0
 8003834:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003836:	2301      	movs	r3, #1
 8003838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EndStop3_GPIO_Port, &GPIO_InitStruct);
 800383a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800383e:	4619      	mov	r1, r3
 8003840:	484f      	ldr	r0, [pc, #316]	@ (8003980 <MX_GPIO_Init+0x2f8>)
 8003842:	f001 fc0b 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : enn2_Pin dir2_Pin */
  GPIO_InitStruct.Pin = enn2_Pin|dir2_Pin;
 8003846:	23a0      	movs	r3, #160	@ 0xa0
 8003848:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800384a:	2301      	movs	r3, #1
 800384c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384e:	2300      	movs	r3, #0
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003852:	2300      	movs	r3, #0
 8003854:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800385a:	4619      	mov	r1, r3
 800385c:	4848      	ldr	r0, [pc, #288]	@ (8003980 <MX_GPIO_Init+0x2f8>)
 800385e:	f001 fbfd 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : EncoderBtn_Pin PB2 */
  GPIO_InitStruct.Pin = EncoderBtn_Pin|GPIO_PIN_2;
 8003862:	2306      	movs	r3, #6
 8003864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003866:	2300      	movs	r3, #0
 8003868:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386a:	2300      	movs	r3, #0
 800386c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800386e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003872:	4619      	mov	r1, r3
 8003874:	4843      	ldr	r0, [pc, #268]	@ (8003984 <MX_GPIO_Init+0x2fc>)
 8003876:	f001 fbf1 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : BtnUp_Pin BtnDown_Pin */
  GPIO_InitStruct.Pin = BtnUp_Pin|BtnDown_Pin;
 800387a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003880:	2300      	movs	r3, #0
 8003882:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003884:	2301      	movs	r3, #1
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800388c:	4619      	mov	r1, r3
 800388e:	483b      	ldr	r0, [pc, #236]	@ (800397c <MX_GPIO_Init+0x2f4>)
 8003890:	f001 fbe4 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : BtnLeft_Pin BtnRight_Pin */
  GPIO_InitStruct.Pin = BtnLeft_Pin|BtnRight_Pin;
 8003894:	2303      	movs	r3, #3
 8003896:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003898:	2300      	movs	r3, #0
 800389a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800389c:	2301      	movs	r3, #1
 800389e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80038a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038a4:	4619      	mov	r1, r3
 80038a6:	4839      	ldr	r0, [pc, #228]	@ (800398c <MX_GPIO_Init+0x304>)
 80038a8:	f001 fbd8 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : enn1_Pin */
  GPIO_InitStruct.Pin = enn1_Pin;
 80038ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80038b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038b2:	2301      	movs	r3, #1
 80038b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b6:	2300      	movs	r3, #0
 80038b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ba:	2300      	movs	r3, #0
 80038bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(enn1_GPIO_Port, &GPIO_InitStruct);
 80038be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038c2:	4619      	mov	r1, r3
 80038c4:	482f      	ldr	r0, [pc, #188]	@ (8003984 <MX_GPIO_Init+0x2fc>)
 80038c6:	f001 fbc9 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_cs_Pin */
  GPIO_InitStruct.Pin = SPI_cs_Pin;
 80038ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80038ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038d0:	2301      	movs	r3, #1
 80038d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038d4:	2301      	movs	r3, #1
 80038d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d8:	2300      	movs	r3, #0
 80038da:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SPI_cs_GPIO_Port, &GPIO_InitStruct);
 80038dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038e0:	4619      	mov	r1, r3
 80038e2:	4829      	ldr	r0, [pc, #164]	@ (8003988 <MX_GPIO_Init+0x300>)
 80038e4:	f001 fbba 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pins : diag_Pin diag1_Pin */
  GPIO_InitStruct.Pin = diag_Pin|diag1_Pin;
 80038e8:	f248 0302 	movw	r3, #32770	@ 0x8002
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038ee:	2300      	movs	r3, #0
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f2:	2300      	movs	r3, #0
 80038f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038fa:	4619      	mov	r1, r3
 80038fc:	4822      	ldr	r0, [pc, #136]	@ (8003988 <MX_GPIO_Init+0x300>)
 80038fe:	f001 fbad 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8003902:	2340      	movs	r3, #64	@ 0x40
 8003904:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003906:	2301      	movs	r3, #1
 8003908:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390a:	2300      	movs	r3, #0
 800390c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390e:	2300      	movs	r3, #0
 8003910:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003912:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003916:	4619      	mov	r1, r3
 8003918:	481c      	ldr	r0, [pc, #112]	@ (800398c <MX_GPIO_Init+0x304>)
 800391a:	f001 fb9f 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800391e:	2380      	movs	r3, #128	@ 0x80
 8003920:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003922:	2300      	movs	r3, #0
 8003924:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003926:	2300      	movs	r3, #0
 8003928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800392a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800392e:	4619      	mov	r1, r3
 8003930:	4816      	ldr	r0, [pc, #88]	@ (800398c <MX_GPIO_Init+0x304>)
 8003932:	f001 fb93 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : dir4_Pin */
  GPIO_InitStruct.Pin = dir4_Pin;
 8003936:	2301      	movs	r3, #1
 8003938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800393a:	2301      	movs	r3, #1
 800393c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393e:	2300      	movs	r3, #0
 8003940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003942:	2300      	movs	r3, #0
 8003944:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(dir4_GPIO_Port, &GPIO_InitStruct);
 8003946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800394a:	4619      	mov	r1, r3
 800394c:	480e      	ldr	r0, [pc, #56]	@ (8003988 <MX_GPIO_Init+0x300>)
 800394e:	f001 fb85 	bl	800505c <HAL_GPIO_Init>

  /*Configure GPIO pin : EndStop4_Pin */
  GPIO_InitStruct.Pin = EndStop4_Pin;
 8003952:	2308      	movs	r3, #8
 8003954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003956:	2300      	movs	r3, #0
 8003958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800395a:	2301      	movs	r3, #1
 800395c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EndStop4_GPIO_Port, &GPIO_InitStruct);
 800395e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003962:	4619      	mov	r1, r3
 8003964:	4807      	ldr	r0, [pc, #28]	@ (8003984 <MX_GPIO_Init+0x2fc>)
 8003966:	f001 fb79 	bl	800505c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800396a:	2200      	movs	r2, #0
 800396c:	2100      	movs	r1, #0
 800396e:	2028      	movs	r0, #40	@ 0x28
 8003970:	e010      	b.n	8003994 <MX_GPIO_Init+0x30c>
 8003972:	bf00      	nop
 8003974:	40023800 	.word	0x40023800
 8003978:	40021000 	.word	0x40021000
 800397c:	40021400 	.word	0x40021400
 8003980:	40020000 	.word	0x40020000
 8003984:	40020400 	.word	0x40020400
 8003988:	40020c00 	.word	0x40020c00
 800398c:	40021800 	.word	0x40021800
 8003990:	40020800 	.word	0x40020800
 8003994:	f000 ff21 	bl	80047da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003998:	2028      	movs	r0, #40	@ 0x28
 800399a:	f000 ff3a 	bl	8004812 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800399e:	bf00      	nop
 80039a0:	3738      	adds	r7, #56	@ 0x38
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop

080039a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039ac:	b672      	cpsid	i
}
 80039ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039b0:	bf00      	nop
 80039b2:	e7fd      	b.n	80039b0 <Error_Handler+0x8>

080039b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80039ba:	4b0f      	ldr	r3, [pc, #60]	@ (80039f8 <HAL_MspInit+0x44>)
 80039bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039be:	4a0e      	ldr	r2, [pc, #56]	@ (80039f8 <HAL_MspInit+0x44>)
 80039c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039c6:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <HAL_MspInit+0x44>)
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ce:	607b      	str	r3, [r7, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d2:	4b09      	ldr	r3, [pc, #36]	@ (80039f8 <HAL_MspInit+0x44>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d6:	4a08      	ldr	r2, [pc, #32]	@ (80039f8 <HAL_MspInit+0x44>)
 80039d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80039de:	4b06      	ldr	r3, [pc, #24]	@ (80039f8 <HAL_MspInit+0x44>)
 80039e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039e6:	603b      	str	r3, [r7, #0]
 80039e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800

080039fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b0aa      	sub	sp, #168	@ 0xa8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a04:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	605a      	str	r2, [r3, #4]
 8003a0e:	609a      	str	r2, [r3, #8]
 8003a10:	60da      	str	r2, [r3, #12]
 8003a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a14:	f107 0310 	add.w	r3, r7, #16
 8003a18:	2284      	movs	r2, #132	@ 0x84
 8003a1a:	2100      	movs	r1, #0
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f00b ff49 	bl	800f8b4 <memset>
  if(hi2c->Instance==I2C1)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a22      	ldr	r2, [pc, #136]	@ (8003ab0 <HAL_I2C_MspInit+0xb4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d13c      	bne.n	8003aa6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a2c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a30:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003a32:	2300      	movs	r3, #0
 8003a34:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a36:	f107 0310 	add.w	r3, r7, #16
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f002 ffce 	bl	80069dc <HAL_RCCEx_PeriphCLKConfig>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003a46:	f7ff ffaf 	bl	80039a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4e:	4a19      	ldr	r2, [pc, #100]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a50:	f043 0302 	orr.w	r3, r3, #2
 8003a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a56:	4b17      	ldr	r3, [pc, #92]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	60fb      	str	r3, [r7, #12]
 8003a60:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003a62:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8003a66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a6a:	2312      	movs	r3, #18
 8003a6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a76:	2303      	movs	r3, #3
 8003a78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a7c:	2304      	movs	r3, #4
 8003a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a82:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003a86:	4619      	mov	r1, r3
 8003a88:	480b      	ldr	r0, [pc, #44]	@ (8003ab8 <HAL_I2C_MspInit+0xbc>)
 8003a8a:	f001 fae7 	bl	800505c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a8e:	4b09      	ldr	r3, [pc, #36]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	4a08      	ldr	r2, [pc, #32]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <HAL_I2C_MspInit+0xb8>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003aa6:	bf00      	nop
 8003aa8:	37a8      	adds	r7, #168	@ 0xa8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40005400 	.word	0x40005400
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	40020400 	.word	0x40020400

08003abc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	@ 0x28
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 0314 	add.w	r3, r7, #20
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a25      	ldr	r2, [pc, #148]	@ (8003b70 <HAL_SPI_MspInit+0xb4>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d143      	bne.n	8003b66 <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ade:	4b25      	ldr	r3, [pc, #148]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	4a24      	ldr	r2, [pc, #144]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aea:	4b22      	ldr	r3, [pc, #136]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003af6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afa:	4a1e      	ldr	r2, [pc, #120]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003afc:	f043 0304 	orr.w	r3, r3, #4
 8003b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b02:	4b1c      	ldr	r3, [pc, #112]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b0e:	4b19      	ldr	r3, [pc, #100]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b12:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003b14:	f043 0308 	orr.w	r3, r3, #8
 8003b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b1a:	4b16      	ldr	r3, [pc, #88]	@ (8003b74 <HAL_SPI_MspInit+0xb8>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	60bb      	str	r3, [r7, #8]
 8003b24:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003b26:	230c      	movs	r3, #12
 8003b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b36:	2305      	movs	r3, #5
 8003b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b3a:	f107 0314 	add.w	r3, r7, #20
 8003b3e:	4619      	mov	r1, r3
 8003b40:	480d      	ldr	r0, [pc, #52]	@ (8003b78 <HAL_SPI_MspInit+0xbc>)
 8003b42:	f001 fa8b 	bl	800505c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b46:	2308      	movs	r3, #8
 8003b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b52:	2303      	movs	r3, #3
 8003b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b56:	2305      	movs	r3, #5
 8003b58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b5a:	f107 0314 	add.w	r3, r7, #20
 8003b5e:	4619      	mov	r1, r3
 8003b60:	4806      	ldr	r0, [pc, #24]	@ (8003b7c <HAL_SPI_MspInit+0xc0>)
 8003b62:	f001 fa7b 	bl	800505c <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003b66:	bf00      	nop
 8003b68:	3728      	adds	r7, #40	@ 0x28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	40003800 	.word	0x40003800
 8003b74:	40023800 	.word	0x40023800
 8003b78:	40020800 	.word	0x40020800
 8003b7c:	40020c00 	.word	0x40020c00

08003b80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b088      	sub	sp, #32
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b90:	d114      	bne.n	8003bbc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b92:	4b38      	ldr	r3, [pc, #224]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b96:	4a37      	ldr	r2, [pc, #220]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b9e:	4b35      	ldr	r3, [pc, #212]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	61fb      	str	r3, [r7, #28]
 8003ba8:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003baa:	2200      	movs	r2, #0
 8003bac:	2100      	movs	r1, #0
 8003bae:	201c      	movs	r0, #28
 8003bb0:	f000 fe13 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003bb4:	201c      	movs	r0, #28
 8003bb6:	f000 fe2c 	bl	8004812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003bba:	e056      	b.n	8003c6a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM3)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a2d      	ldr	r2, [pc, #180]	@ (8003c78 <HAL_TIM_Base_MspInit+0xf8>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d114      	bne.n	8003bf0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	4a2a      	ldr	r2, [pc, #168]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003bcc:	f043 0302 	orr.w	r3, r3, #2
 8003bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bd2:	4b28      	ldr	r3, [pc, #160]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	61bb      	str	r3, [r7, #24]
 8003bdc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003bde:	2200      	movs	r2, #0
 8003be0:	2100      	movs	r1, #0
 8003be2:	201d      	movs	r0, #29
 8003be4:	f000 fdf9 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003be8:	201d      	movs	r0, #29
 8003bea:	f000 fe12 	bl	8004812 <HAL_NVIC_EnableIRQ>
}
 8003bee:	e03c      	b.n	8003c6a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM7)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a21      	ldr	r2, [pc, #132]	@ (8003c7c <HAL_TIM_Base_MspInit+0xfc>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d10c      	bne.n	8003c14 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c00:	f043 0320 	orr.w	r3, r3, #32
 8003c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c06:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	f003 0320 	and.w	r3, r3, #32
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	697b      	ldr	r3, [r7, #20]
}
 8003c12:	e02a      	b.n	8003c6a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM10)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <HAL_TIM_Base_MspInit+0x100>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d114      	bne.n	8003c48 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003c1e:	4b15      	ldr	r3, [pc, #84]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c22:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c2a:	4b12      	ldr	r3, [pc, #72]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003c36:	2200      	movs	r2, #0
 8003c38:	2100      	movs	r1, #0
 8003c3a:	2019      	movs	r0, #25
 8003c3c:	f000 fdcd 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003c40:	2019      	movs	r0, #25
 8003c42:	f000 fde6 	bl	8004812 <HAL_NVIC_EnableIRQ>
}
 8003c46:	e010      	b.n	8003c6a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM14)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <HAL_TIM_Base_MspInit+0x104>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d10b      	bne.n	8003c6a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003c52:	4b08      	ldr	r3, [pc, #32]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c56:	4a07      	ldr	r2, [pc, #28]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c5e:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <HAL_TIM_Base_MspInit+0xf4>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	68fb      	ldr	r3, [r7, #12]
}
 8003c6a:	bf00      	nop
 8003c6c:	3720      	adds	r7, #32
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40023800 	.word	0x40023800
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40001400 	.word	0x40001400
 8003c80:	40014400 	.word	0x40014400
 8003c84:	40002000 	.word	0x40002000

08003c88 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	@ 0x28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c90:	f107 0314 	add.w	r3, r7, #20
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	605a      	str	r2, [r3, #4]
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	60da      	str	r2, [r3, #12]
 8003c9e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8003d14 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d130      	bne.n	8003d0c <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003caa:	4b1b      	ldr	r3, [pc, #108]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	4a1a      	ldr	r2, [pc, #104]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cb0:	f043 0304 	orr.w	r3, r3, #4
 8003cb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cb6:	4b18      	ldr	r3, [pc, #96]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cc2:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc6:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cc8:	f043 0308 	orr.w	r3, r3, #8
 8003ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cce:	4b12      	ldr	r3, [pc, #72]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x90>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd2:	f003 0308 	and.w	r3, r3, #8
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENC_DT_Pin|ENC_CLK_Pin;
 8003cda:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003cec:	2302      	movs	r3, #2
 8003cee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cf0:	f107 0314 	add.w	r3, r7, #20
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4809      	ldr	r0, [pc, #36]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x94>)
 8003cf8:	f001 f9b0 	bl	800505c <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	2100      	movs	r1, #0
 8003d00:	201e      	movs	r0, #30
 8003d02:	f000 fd6a 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003d06:	201e      	movs	r0, #30
 8003d08:	f000 fd83 	bl	8004812 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003d0c:	bf00      	nop
 8003d0e:	3728      	adds	r7, #40	@ 0x28
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40023800 	.word	0x40023800
 8003d1c:	40020c00 	.word	0x40020c00

08003d20 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a16      	ldr	r2, [pc, #88]	@ (8003d88 <HAL_TIM_PWM_MspInit+0x68>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d10c      	bne.n	8003d4c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d32:	4b16      	ldr	r3, [pc, #88]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	4a15      	ldr	r2, [pc, #84]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d38:	f043 0308 	orr.w	r3, r3, #8
 8003d3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d3e:	4b13      	ldr	r3, [pc, #76]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8003d4a:	e018      	b.n	8003d7e <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM9)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a0f      	ldr	r2, [pc, #60]	@ (8003d90 <HAL_TIM_PWM_MspInit+0x70>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d113      	bne.n	8003d7e <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d62:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <HAL_TIM_PWM_MspInit+0x6c>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2100      	movs	r1, #0
 8003d72:	2018      	movs	r0, #24
 8003d74:	f000 fd31 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003d78:	2018      	movs	r0, #24
 8003d7a:	f000 fd4a 	bl	8004812 <HAL_NVIC_EnableIRQ>
}
 8003d7e:	bf00      	nop
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40000c00 	.word	0x40000c00
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	40014000 	.word	0x40014000

08003d94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08e      	sub	sp, #56	@ 0x38
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	609a      	str	r2, [r3, #8]
 8003da8:	60da      	str	r2, [r3, #12]
 8003daa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db4:	d11d      	bne.n	8003df2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003db6:	4b66      	ldr	r3, [pc, #408]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	4a65      	ldr	r2, [pc, #404]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003dbc:	f043 0302 	orr.w	r3, r3, #2
 8003dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dc2:	4b63      	ldr	r3, [pc, #396]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	623b      	str	r3, [r7, #32]
 8003dcc:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = step1_Pin;
 8003dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003de0:	2301      	movs	r3, #1
 8003de2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(step1_GPIO_Port, &GPIO_InitStruct);
 8003de4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003de8:	4619      	mov	r1, r3
 8003dea:	485a      	ldr	r0, [pc, #360]	@ (8003f54 <HAL_TIM_MspPostInit+0x1c0>)
 8003dec:	f001 f936 	bl	800505c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8003df0:	e0aa      	b.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM3)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a58      	ldr	r2, [pc, #352]	@ (8003f58 <HAL_TIM_MspPostInit+0x1c4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d11c      	bne.n	8003e36 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfc:	4b54      	ldr	r3, [pc, #336]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e00:	4a53      	ldr	r2, [pc, #332]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e02:	f043 0301 	orr.w	r3, r3, #1
 8003e06:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e08:	4b51      	ldr	r3, [pc, #324]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = step2_Pin;
 8003e14:	2340      	movs	r3, #64	@ 0x40
 8003e16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e20:	2300      	movs	r3, #0
 8003e22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e24:	2302      	movs	r3, #2
 8003e26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(step2_GPIO_Port, &GPIO_InitStruct);
 8003e28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	484b      	ldr	r0, [pc, #300]	@ (8003f5c <HAL_TIM_MspPostInit+0x1c8>)
 8003e30:	f001 f914 	bl	800505c <HAL_GPIO_Init>
}
 8003e34:	e088      	b.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM5)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a49      	ldr	r2, [pc, #292]	@ (8003f60 <HAL_TIM_MspPostInit+0x1cc>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d11c      	bne.n	8003e7a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e40:	4b43      	ldr	r3, [pc, #268]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e44:	4a42      	ldr	r2, [pc, #264]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e46:	f043 0301 	orr.w	r3, r3, #1
 8003e4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e4c:	4b40      	ldr	r3, [pc, #256]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	61bb      	str	r3, [r7, #24]
 8003e56:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = servoPWM_Pin;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e64:	2300      	movs	r3, #0
 8003e66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003e68:	2302      	movs	r3, #2
 8003e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(servoPWM_GPIO_Port, &GPIO_InitStruct);
 8003e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e70:	4619      	mov	r1, r3
 8003e72:	483a      	ldr	r0, [pc, #232]	@ (8003f5c <HAL_TIM_MspPostInit+0x1c8>)
 8003e74:	f001 f8f2 	bl	800505c <HAL_GPIO_Init>
}
 8003e78:	e066      	b.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM9)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a39      	ldr	r2, [pc, #228]	@ (8003f64 <HAL_TIM_MspPostInit+0x1d0>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d11c      	bne.n	8003ebe <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e84:	4b32      	ldr	r3, [pc, #200]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	4a31      	ldr	r2, [pc, #196]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e8a:	f043 0310 	orr.w	r3, r3, #16
 8003e8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e90:	4b2f      	ldr	r3, [pc, #188]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = step3_Pin;
 8003e9c:	2320      	movs	r3, #32
 8003e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003eac:	2303      	movs	r3, #3
 8003eae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(step3_GPIO_Port, &GPIO_InitStruct);
 8003eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	482c      	ldr	r0, [pc, #176]	@ (8003f68 <HAL_TIM_MspPostInit+0x1d4>)
 8003eb8:	f001 f8d0 	bl	800505c <HAL_GPIO_Init>
}
 8003ebc:	e044      	b.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM10)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a2a      	ldr	r2, [pc, #168]	@ (8003f6c <HAL_TIM_MspPostInit+0x1d8>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d11d      	bne.n	8003f04 <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ec8:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ecc:	4a20      	ldr	r2, [pc, #128]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003ece:	f043 0302 	orr.w	r3, r3, #2
 8003ed2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = step4_Pin;
 8003ee0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(step4_GPIO_Port, &GPIO_InitStruct);
 8003ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003efa:	4619      	mov	r1, r3
 8003efc:	4815      	ldr	r0, [pc, #84]	@ (8003f54 <HAL_TIM_MspPostInit+0x1c0>)
 8003efe:	f001 f8ad 	bl	800505c <HAL_GPIO_Init>
}
 8003f02:	e021      	b.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
  else if(htim->Instance==TIM14)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a19      	ldr	r2, [pc, #100]	@ (8003f70 <HAL_TIM_MspPostInit+0x1dc>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d11c      	bne.n	8003f48 <HAL_TIM_MspPostInit+0x1b4>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f0e:	4b10      	ldr	r3, [pc, #64]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	4a0f      	ldr	r2, [pc, #60]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003f14:	f043 0320 	orr.w	r3, r3, #32
 8003f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <HAL_TIM_MspPostInit+0x1bc>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1PWM_Pin;
 8003f26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	2300      	movs	r3, #0
 8003f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f34:	2300      	movs	r3, #0
 8003f36:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003f38:	2309      	movs	r3, #9
 8003f3a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Servo1PWM_GPIO_Port, &GPIO_InitStruct);
 8003f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f40:	4619      	mov	r1, r3
 8003f42:	480c      	ldr	r0, [pc, #48]	@ (8003f74 <HAL_TIM_MspPostInit+0x1e0>)
 8003f44:	f001 f88a 	bl	800505c <HAL_GPIO_Init>
}
 8003f48:	bf00      	nop
 8003f4a:	3738      	adds	r7, #56	@ 0x38
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40023800 	.word	0x40023800
 8003f54:	40020400 	.word	0x40020400
 8003f58:	40000400 	.word	0x40000400
 8003f5c:	40020000 	.word	0x40020000
 8003f60:	40000c00 	.word	0x40000c00
 8003f64:	40014000 	.word	0x40014000
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	40014400 	.word	0x40014400
 8003f70:	40002000 	.word	0x40002000
 8003f74:	40021400 	.word	0x40021400

08003f78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b0ac      	sub	sp, #176	@ 0xb0
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	609a      	str	r2, [r3, #8]
 8003f8c:	60da      	str	r2, [r3, #12]
 8003f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f90:	f107 0318 	add.w	r3, r7, #24
 8003f94:	2284      	movs	r2, #132	@ 0x84
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f00b fc8b 	bl	800f8b4 <memset>
  if(huart->Instance==USART2)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a5d      	ldr	r2, [pc, #372]	@ (8004118 <HAL_UART_MspInit+0x1a0>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d171      	bne.n	800408c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003fa8:	2380      	movs	r3, #128	@ 0x80
 8003faa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003fac:	2300      	movs	r3, #0
 8003fae:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fb0:	f107 0318 	add.w	r3, r7, #24
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f002 fd11 	bl	80069dc <HAL_RCCEx_PeriphCLKConfig>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003fc0:	f7ff fcf2 	bl	80039a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003fc4:	4b55      	ldr	r3, [pc, #340]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	4a54      	ldr	r2, [pc, #336]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fce:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fd0:	4b52      	ldr	r3, [pc, #328]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003fdc:	4b4f      	ldr	r3, [pc, #316]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe0:	4a4e      	ldr	r2, [pc, #312]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fe2:	f043 0308 	orr.w	r3, r3, #8
 8003fe6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fe8:	4b4c      	ldr	r3, [pc, #304]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 8003fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fec:	f003 0308 	and.w	r3, r3, #8
 8003ff0:	613b      	str	r3, [r7, #16]
 8003ff2:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003ff4:	2360      	movs	r3, #96	@ 0x60
 8003ff6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004000:	2300      	movs	r3, #0
 8004002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004006:	2303      	movs	r3, #3
 8004008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800400c:	2307      	movs	r3, #7
 800400e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004012:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004016:	4619      	mov	r1, r3
 8004018:	4841      	ldr	r0, [pc, #260]	@ (8004120 <HAL_UART_MspInit+0x1a8>)
 800401a:	f001 f81f 	bl	800505c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800401e:	4b41      	ldr	r3, [pc, #260]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004020:	4a41      	ldr	r2, [pc, #260]	@ (8004128 <HAL_UART_MspInit+0x1b0>)
 8004022:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004024:	4b3f      	ldr	r3, [pc, #252]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004026:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800402a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800402c:	4b3d      	ldr	r3, [pc, #244]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 800402e:	2200      	movs	r2, #0
 8004030:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004032:	4b3c      	ldr	r3, [pc, #240]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004034:	2200      	movs	r2, #0
 8004036:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004038:	4b3a      	ldr	r3, [pc, #232]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 800403a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800403e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004040:	4b38      	ldr	r3, [pc, #224]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004042:	2200      	movs	r2, #0
 8004044:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004046:	4b37      	ldr	r3, [pc, #220]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004048:	2200      	movs	r2, #0
 800404a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800404c:	4b35      	ldr	r3, [pc, #212]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 800404e:	2200      	movs	r2, #0
 8004050:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004052:	4b34      	ldr	r3, [pc, #208]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004054:	2200      	movs	r2, #0
 8004056:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004058:	4b32      	ldr	r3, [pc, #200]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 800405a:	2200      	movs	r2, #0
 800405c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800405e:	4831      	ldr	r0, [pc, #196]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004060:	f000 fbf2 	bl	8004848 <HAL_DMA_Init>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800406a:	f7ff fc9d 	bl	80039a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a2c      	ldr	r2, [pc, #176]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004072:	675a      	str	r2, [r3, #116]	@ 0x74
 8004074:	4a2b      	ldr	r2, [pc, #172]	@ (8004124 <HAL_UART_MspInit+0x1ac>)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800407a:	2200      	movs	r2, #0
 800407c:	2100      	movs	r1, #0
 800407e:	2026      	movs	r0, #38	@ 0x26
 8004080:	f000 fbab 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004084:	2026      	movs	r0, #38	@ 0x26
 8004086:	f000 fbc4 	bl	8004812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800408a:	e041      	b.n	8004110 <HAL_UART_MspInit+0x198>
  else if(huart->Instance==USART3)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a26      	ldr	r2, [pc, #152]	@ (800412c <HAL_UART_MspInit+0x1b4>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d13c      	bne.n	8004110 <HAL_UART_MspInit+0x198>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004096:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800409a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800409c:	2300      	movs	r3, #0
 800409e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040a0:	f107 0318 	add.w	r3, r7, #24
 80040a4:	4618      	mov	r0, r3
 80040a6:	f002 fc99 	bl	80069dc <HAL_RCCEx_PeriphCLKConfig>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <HAL_UART_MspInit+0x13c>
      Error_Handler();
 80040b0:	f7ff fc7a 	bl	80039a8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80040b4:	4b19      	ldr	r3, [pc, #100]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	4a18      	ldr	r2, [pc, #96]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040be:	6413      	str	r3, [r2, #64]	@ 0x40
 80040c0:	4b16      	ldr	r3, [pc, #88]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040c8:	60fb      	str	r3, [r7, #12]
 80040ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040cc:	4b13      	ldr	r3, [pc, #76]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d0:	4a12      	ldr	r2, [pc, #72]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040d2:	f043 0308 	orr.w	r3, r3, #8
 80040d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d8:	4b10      	ldr	r3, [pc, #64]	@ (800411c <HAL_UART_MspInit+0x1a4>)
 80040da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80040e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80040e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ec:	2302      	movs	r3, #2
 80040ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040f2:	2301      	movs	r3, #1
 80040f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040f8:	2303      	movs	r3, #3
 80040fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80040fe:	2307      	movs	r3, #7
 8004100:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004104:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004108:	4619      	mov	r1, r3
 800410a:	4805      	ldr	r0, [pc, #20]	@ (8004120 <HAL_UART_MspInit+0x1a8>)
 800410c:	f000 ffa6 	bl	800505c <HAL_GPIO_Init>
}
 8004110:	bf00      	nop
 8004112:	37b0      	adds	r7, #176	@ 0xb0
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40004400 	.word	0x40004400
 800411c:	40023800 	.word	0x40023800
 8004120:	40020c00 	.word	0x40020c00
 8004124:	20001f20 	.word	0x20001f20
 8004128:	40026088 	.word	0x40026088
 800412c:	40004800 	.word	0x40004800

08004130 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b0ac      	sub	sp, #176	@ 0xb0
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004138:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800413c:	2200      	movs	r2, #0
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	605a      	str	r2, [r3, #4]
 8004142:	609a      	str	r2, [r3, #8]
 8004144:	60da      	str	r2, [r3, #12]
 8004146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004148:	f107 0318 	add.w	r3, r7, #24
 800414c:	2284      	movs	r2, #132	@ 0x84
 800414e:	2100      	movs	r1, #0
 8004150:	4618      	mov	r0, r3
 8004152:	f00b fbaf 	bl	800f8b4 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800415e:	d159      	bne.n	8004214 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004160:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004164:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8004166:	2300      	movs	r3, #0
 8004168:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800416c:	f107 0318 	add.w	r3, r7, #24
 8004170:	4618      	mov	r0, r3
 8004172:	f002 fc33 	bl	80069dc <HAL_RCCEx_PeriphCLKConfig>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800417c:	f7ff fc14 	bl	80039a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004180:	4b26      	ldr	r3, [pc, #152]	@ (800421c <HAL_PCD_MspInit+0xec>)
 8004182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004184:	4a25      	ldr	r2, [pc, #148]	@ (800421c <HAL_PCD_MspInit+0xec>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6313      	str	r3, [r2, #48]	@ 0x30
 800418c:	4b23      	ldr	r3, [pc, #140]	@ (800421c <HAL_PCD_MspInit+0xec>)
 800418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	617b      	str	r3, [r7, #20]
 8004196:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8004198:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800419c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a0:	2302      	movs	r3, #2
 80041a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ac:	2303      	movs	r3, #3
 80041ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80041b2:	230a      	movs	r3, #10
 80041b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80041bc:	4619      	mov	r1, r3
 80041be:	4818      	ldr	r0, [pc, #96]	@ (8004220 <HAL_PCD_MspInit+0xf0>)
 80041c0:	f000 ff4c 	bl	800505c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80041c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041cc:	2300      	movs	r3, #0
 80041ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d2:	2300      	movs	r3, #0
 80041d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80041d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80041dc:	4619      	mov	r1, r3
 80041de:	4810      	ldr	r0, [pc, #64]	@ (8004220 <HAL_PCD_MspInit+0xf0>)
 80041e0:	f000 ff3c 	bl	800505c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80041e4:	4b0d      	ldr	r3, [pc, #52]	@ (800421c <HAL_PCD_MspInit+0xec>)
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	4a0c      	ldr	r2, [pc, #48]	@ (800421c <HAL_PCD_MspInit+0xec>)
 80041ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041ee:	6353      	str	r3, [r2, #52]	@ 0x34
 80041f0:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <HAL_PCD_MspInit+0xec>)
 80041f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f8:	613b      	str	r3, [r7, #16]
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	4b07      	ldr	r3, [pc, #28]	@ (800421c <HAL_PCD_MspInit+0xec>)
 80041fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004200:	4a06      	ldr	r2, [pc, #24]	@ (800421c <HAL_PCD_MspInit+0xec>)
 8004202:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004206:	6453      	str	r3, [r2, #68]	@ 0x44
 8004208:	4b04      	ldr	r3, [pc, #16]	@ (800421c <HAL_PCD_MspInit+0xec>)
 800420a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8004214:	bf00      	nop
 8004216:	37b0      	adds	r7, #176	@ 0xb0
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40023800 	.word	0x40023800
 8004220:	40020000 	.word	0x40020000

08004224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004228:	bf00      	nop
 800422a:	e7fd      	b.n	8004228 <NMI_Handler+0x4>

0800422c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004230:	bf00      	nop
 8004232:	e7fd      	b.n	8004230 <HardFault_Handler+0x4>

08004234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004238:	bf00      	nop
 800423a:	e7fd      	b.n	8004238 <MemManage_Handler+0x4>

0800423c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004240:	bf00      	nop
 8004242:	e7fd      	b.n	8004240 <BusFault_Handler+0x4>

08004244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004248:	bf00      	nop
 800424a:	e7fd      	b.n	8004248 <UsageFault_Handler+0x4>

0800424c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004250:	bf00      	nop
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr

0800425a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800425a:	b480      	push	{r7}
 800425c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800425e:	bf00      	nop
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800426c:	bf00      	nop
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800427a:	f000 f98f 	bl	800459c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
	...

08004284 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004288:	4802      	ldr	r0, [pc, #8]	@ (8004294 <DMA1_Stream5_IRQHandler+0x10>)
 800428a:	f000 fc7d 	bl	8004b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800428e:	bf00      	nop
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20001f20 	.word	0x20001f20

08004298 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800429c:	4802      	ldr	r0, [pc, #8]	@ (80042a8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800429e:	f004 fae1 	bl	8008864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80042a2:	bf00      	nop
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20001d2c 	.word	0x20001d2c

080042ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80042b0:	4802      	ldr	r0, [pc, #8]	@ (80042bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80042b2:	f004 fad7 	bl	8008864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80042b6:	bf00      	nop
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20001d78 	.word	0x20001d78

080042c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80042c4:	4802      	ldr	r0, [pc, #8]	@ (80042d0 <TIM2_IRQHandler+0x10>)
 80042c6:	f004 facd 	bl	8008864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80042ca:	bf00      	nop
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	20001bb0 	.word	0x20001bb0

080042d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80042d8:	4802      	ldr	r0, [pc, #8]	@ (80042e4 <TIM3_IRQHandler+0x10>)
 80042da:	f004 fac3 	bl	8008864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80042de:	bf00      	nop
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20001bfc 	.word	0x20001bfc

080042e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80042ec:	4802      	ldr	r0, [pc, #8]	@ (80042f8 <TIM4_IRQHandler+0x10>)
 80042ee:	f004 fab9 	bl	8008864 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	20001c48 	.word	0x20001c48

080042fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004300:	4802      	ldr	r0, [pc, #8]	@ (800430c <USART2_IRQHandler+0x10>)
 8004302:	f005 fb4f 	bl	80099a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004306:	bf00      	nop
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	20001e10 	.word	0x20001e10

08004310 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8004314:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004318:	f001 f87e 	bl	8005418 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800431c:	bf00      	nop
 800431e:	bd80      	pop	{r7, pc}

08004320 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  return 1;
 8004324:	2301      	movs	r3, #1
}
 8004326:	4618      	mov	r0, r3
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <_kill>:

int _kill(int pid, int sig)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800433a:	f00b fb1b 	bl	800f974 <__errno>
 800433e:	4603      	mov	r3, r0
 8004340:	2216      	movs	r2, #22
 8004342:	601a      	str	r2, [r3, #0]
  return -1;
 8004344:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004348:	4618      	mov	r0, r3
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <_exit>:

void _exit (int status)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004358:	f04f 31ff 	mov.w	r1, #4294967295
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ffe7 	bl	8004330 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004362:	bf00      	nop
 8004364:	e7fd      	b.n	8004362 <_exit+0x12>

08004366 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b086      	sub	sp, #24
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	60b9      	str	r1, [r7, #8]
 8004370:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	e00a      	b.n	800438e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004378:	f3af 8000 	nop.w
 800437c:	4601      	mov	r1, r0
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	60ba      	str	r2, [r7, #8]
 8004384:	b2ca      	uxtb	r2, r1
 8004386:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	3301      	adds	r3, #1
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	429a      	cmp	r2, r3
 8004394:	dbf0      	blt.n	8004378 <_read+0x12>
  }

  return len;
 8004396:	687b      	ldr	r3, [r7, #4]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	e009      	b.n	80043c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	60ba      	str	r2, [r7, #8]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	3301      	adds	r3, #1
 80043c4:	617b      	str	r3, [r7, #20]
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	dbf1      	blt.n	80043b2 <_write+0x12>
  }
  return len;
 80043ce:	687b      	ldr	r3, [r7, #4]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <_close>:

int _close(int file)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80043e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004400:	605a      	str	r2, [r3, #4]
  return 0;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <_isatty>:

int _isatty(int file)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004418:	2301      	movs	r3, #1
}
 800441a:	4618      	mov	r0, r3
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004448:	4a14      	ldr	r2, [pc, #80]	@ (800449c <_sbrk+0x5c>)
 800444a:	4b15      	ldr	r3, [pc, #84]	@ (80044a0 <_sbrk+0x60>)
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004454:	4b13      	ldr	r3, [pc, #76]	@ (80044a4 <_sbrk+0x64>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d102      	bne.n	8004462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800445c:	4b11      	ldr	r3, [pc, #68]	@ (80044a4 <_sbrk+0x64>)
 800445e:	4a12      	ldr	r2, [pc, #72]	@ (80044a8 <_sbrk+0x68>)
 8004460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004462:	4b10      	ldr	r3, [pc, #64]	@ (80044a4 <_sbrk+0x64>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	429a      	cmp	r2, r3
 800446e:	d207      	bcs.n	8004480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004470:	f00b fa80 	bl	800f974 <__errno>
 8004474:	4603      	mov	r3, r0
 8004476:	220c      	movs	r2, #12
 8004478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800447a:	f04f 33ff 	mov.w	r3, #4294967295
 800447e:	e009      	b.n	8004494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004480:	4b08      	ldr	r3, [pc, #32]	@ (80044a4 <_sbrk+0x64>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004486:	4b07      	ldr	r3, [pc, #28]	@ (80044a4 <_sbrk+0x64>)
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4413      	add	r3, r2
 800448e:	4a05      	ldr	r2, [pc, #20]	@ (80044a4 <_sbrk+0x64>)
 8004490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004492:	68fb      	ldr	r3, [r7, #12]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	20050000 	.word	0x20050000
 80044a0:	00000400 	.word	0x00000400
 80044a4:	20002628 	.word	0x20002628
 80044a8:	200029c8 	.word	0x200029c8

080044ac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044b0:	4b06      	ldr	r3, [pc, #24]	@ (80044cc <SystemInit+0x20>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b6:	4a05      	ldr	r2, [pc, #20]	@ (80044cc <SystemInit+0x20>)
 80044b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044c0:	bf00      	nop
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000ed00 	.word	0xe000ed00

080044d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004508 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044d4:	f7ff ffea 	bl	80044ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044d8:	480c      	ldr	r0, [pc, #48]	@ (800450c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044da:	490d      	ldr	r1, [pc, #52]	@ (8004510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044e0:	e002      	b.n	80044e8 <LoopCopyDataInit>

080044e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044e6:	3304      	adds	r3, #4

080044e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044ec:	d3f9      	bcc.n	80044e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044ee:	4a0a      	ldr	r2, [pc, #40]	@ (8004518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044f0:	4c0a      	ldr	r4, [pc, #40]	@ (800451c <LoopFillZerobss+0x22>)
  movs r3, #0
 80044f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044f4:	e001      	b.n	80044fa <LoopFillZerobss>

080044f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044f8:	3204      	adds	r2, #4

080044fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044fc:	d3fb      	bcc.n	80044f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80044fe:	f00b fa3f 	bl	800f980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004502:	f7fe fb5f 	bl	8002bc4 <main>
  bx  lr    
 8004506:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004508:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800450c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004510:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8004514:	08012a30 	.word	0x08012a30
  ldr r2, =_sbss
 8004518:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 800451c:	200029c4 	.word	0x200029c4

08004520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004520:	e7fe      	b.n	8004520 <ADC_IRQHandler>

08004522 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004526:	2003      	movs	r0, #3
 8004528:	f000 f94c 	bl	80047c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800452c:	2000      	movs	r0, #0
 800452e:	f000 f805 	bl	800453c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004532:	f7ff fa3f 	bl	80039b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	bd80      	pop	{r7, pc}

0800453c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004544:	4b12      	ldr	r3, [pc, #72]	@ (8004590 <HAL_InitTick+0x54>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	4b12      	ldr	r3, [pc, #72]	@ (8004594 <HAL_InitTick+0x58>)
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	4619      	mov	r1, r3
 800454e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004552:	fbb3 f3f1 	udiv	r3, r3, r1
 8004556:	fbb2 f3f3 	udiv	r3, r2, r3
 800455a:	4618      	mov	r0, r3
 800455c:	f000 f967 	bl	800482e <HAL_SYSTICK_Config>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e00e      	b.n	8004588 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b0f      	cmp	r3, #15
 800456e:	d80a      	bhi.n	8004586 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004570:	2200      	movs	r2, #0
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	f04f 30ff 	mov.w	r0, #4294967295
 8004578:	f000 f92f 	bl	80047da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800457c:	4a06      	ldr	r2, [pc, #24]	@ (8004598 <HAL_InitTick+0x5c>)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
 8004584:	e000      	b.n	8004588 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
}
 8004588:	4618      	mov	r0, r3
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	2000004c 	.word	0x2000004c
 8004594:	20000054 	.word	0x20000054
 8004598:	20000050 	.word	0x20000050

0800459c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800459c:	b480      	push	{r7}
 800459e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045a0:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <HAL_IncTick+0x20>)
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	461a      	mov	r2, r3
 80045a6:	4b06      	ldr	r3, [pc, #24]	@ (80045c0 <HAL_IncTick+0x24>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4413      	add	r3, r2
 80045ac:	4a04      	ldr	r2, [pc, #16]	@ (80045c0 <HAL_IncTick+0x24>)
 80045ae:	6013      	str	r3, [r2, #0]
}
 80045b0:	bf00      	nop
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20000054 	.word	0x20000054
 80045c0:	2000262c 	.word	0x2000262c

080045c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  return uwTick;
 80045c8:	4b03      	ldr	r3, [pc, #12]	@ (80045d8 <HAL_GetTick+0x14>)
 80045ca:	681b      	ldr	r3, [r3, #0]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	2000262c 	.word	0x2000262c

080045dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045e4:	f7ff ffee 	bl	80045c4 <HAL_GetTick>
 80045e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f4:	d005      	beq.n	8004602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004620 <HAL_Delay+0x44>)
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	461a      	mov	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004602:	bf00      	nop
 8004604:	f7ff ffde 	bl	80045c4 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	429a      	cmp	r2, r3
 8004612:	d8f7      	bhi.n	8004604 <HAL_Delay+0x28>
  {
  }
}
 8004614:	bf00      	nop
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000054 	.word	0x20000054

08004624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004634:	4b0b      	ldr	r3, [pc, #44]	@ (8004664 <__NVIC_SetPriorityGrouping+0x40>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004640:	4013      	ands	r3, r2
 8004642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800464c:	4b06      	ldr	r3, [pc, #24]	@ (8004668 <__NVIC_SetPriorityGrouping+0x44>)
 800464e:	4313      	orrs	r3, r2
 8004650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004652:	4a04      	ldr	r2, [pc, #16]	@ (8004664 <__NVIC_SetPriorityGrouping+0x40>)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	60d3      	str	r3, [r2, #12]
}
 8004658:	bf00      	nop
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	e000ed00 	.word	0xe000ed00
 8004668:	05fa0000 	.word	0x05fa0000

0800466c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004670:	4b04      	ldr	r3, [pc, #16]	@ (8004684 <__NVIC_GetPriorityGrouping+0x18>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	0a1b      	lsrs	r3, r3, #8
 8004676:	f003 0307 	and.w	r3, r3, #7
}
 800467a:	4618      	mov	r0, r3
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	e000ed00 	.word	0xe000ed00

08004688 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	2b00      	cmp	r3, #0
 8004698:	db0b      	blt.n	80046b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	f003 021f 	and.w	r2, r3, #31
 80046a0:	4907      	ldr	r1, [pc, #28]	@ (80046c0 <__NVIC_EnableIRQ+0x38>)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	2001      	movs	r0, #1
 80046aa:	fa00 f202 	lsl.w	r2, r0, r2
 80046ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	e000e100 	.word	0xe000e100

080046c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	db0a      	blt.n	80046ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	490c      	ldr	r1, [pc, #48]	@ (8004710 <__NVIC_SetPriority+0x4c>)
 80046de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e2:	0112      	lsls	r2, r2, #4
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	440b      	add	r3, r1
 80046e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046ec:	e00a      	b.n	8004704 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	4908      	ldr	r1, [pc, #32]	@ (8004714 <__NVIC_SetPriority+0x50>)
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	3b04      	subs	r3, #4
 80046fc:	0112      	lsls	r2, r2, #4
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	440b      	add	r3, r1
 8004702:	761a      	strb	r2, [r3, #24]
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	e000e100 	.word	0xe000e100
 8004714:	e000ed00 	.word	0xe000ed00

08004718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004718:	b480      	push	{r7}
 800471a:	b089      	sub	sp, #36	@ 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	f1c3 0307 	rsb	r3, r3, #7
 8004732:	2b04      	cmp	r3, #4
 8004734:	bf28      	it	cs
 8004736:	2304      	movcs	r3, #4
 8004738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3304      	adds	r3, #4
 800473e:	2b06      	cmp	r3, #6
 8004740:	d902      	bls.n	8004748 <NVIC_EncodePriority+0x30>
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	3b03      	subs	r3, #3
 8004746:	e000      	b.n	800474a <NVIC_EncodePriority+0x32>
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800474c:	f04f 32ff 	mov.w	r2, #4294967295
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	43da      	mvns	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	401a      	ands	r2, r3
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004760:	f04f 31ff 	mov.w	r1, #4294967295
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	fa01 f303 	lsl.w	r3, r1, r3
 800476a:	43d9      	mvns	r1, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004770:	4313      	orrs	r3, r2
         );
}
 8004772:	4618      	mov	r0, r3
 8004774:	3724      	adds	r7, #36	@ 0x24
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3b01      	subs	r3, #1
 800478c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004790:	d301      	bcc.n	8004796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004792:	2301      	movs	r3, #1
 8004794:	e00f      	b.n	80047b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004796:	4a0a      	ldr	r2, [pc, #40]	@ (80047c0 <SysTick_Config+0x40>)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3b01      	subs	r3, #1
 800479c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800479e:	210f      	movs	r1, #15
 80047a0:	f04f 30ff 	mov.w	r0, #4294967295
 80047a4:	f7ff ff8e 	bl	80046c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047a8:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <SysTick_Config+0x40>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ae:	4b04      	ldr	r3, [pc, #16]	@ (80047c0 <SysTick_Config+0x40>)
 80047b0:	2207      	movs	r2, #7
 80047b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	e000e010 	.word	0xe000e010

080047c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff ff29 	bl	8004624 <__NVIC_SetPriorityGrouping>
}
 80047d2:	bf00      	nop
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047da:	b580      	push	{r7, lr}
 80047dc:	b086      	sub	sp, #24
 80047de:	af00      	add	r7, sp, #0
 80047e0:	4603      	mov	r3, r0
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
 80047e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047ec:	f7ff ff3e 	bl	800466c <__NVIC_GetPriorityGrouping>
 80047f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	6978      	ldr	r0, [r7, #20]
 80047f8:	f7ff ff8e 	bl	8004718 <NVIC_EncodePriority>
 80047fc:	4602      	mov	r2, r0
 80047fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff ff5d 	bl	80046c4 <__NVIC_SetPriority>
}
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b082      	sub	sp, #8
 8004816:	af00      	add	r7, sp, #0
 8004818:	4603      	mov	r3, r0
 800481a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800481c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ff31 	bl	8004688 <__NVIC_EnableIRQ>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b082      	sub	sp, #8
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7ff ffa2 	bl	8004780 <SysTick_Config>
 800483c:	4603      	mov	r3, r0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004854:	f7ff feb6 	bl	80045c4 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e099      	b.n	8004998 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0201 	bic.w	r2, r2, #1
 8004882:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004884:	e00f      	b.n	80048a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004886:	f7ff fe9d 	bl	80045c4 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b05      	cmp	r3, #5
 8004892:	d908      	bls.n	80048a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2220      	movs	r2, #32
 8004898:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2203      	movs	r2, #3
 800489e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e078      	b.n	8004998 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1e8      	bne.n	8004886 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	4b38      	ldr	r3, [pc, #224]	@ (80049a0 <HAL_DMA_Init+0x158>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	2b04      	cmp	r3, #4
 80048fe:	d107      	bne.n	8004910 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004908:	4313      	orrs	r3, r2
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f023 0307 	bic.w	r3, r3, #7
 8004926:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	2b04      	cmp	r3, #4
 8004938:	d117      	bne.n	800496a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00e      	beq.n	800496a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 fb09 	bl	8004f64 <DMA_CheckFifoParam>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d008      	beq.n	800496a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2240      	movs	r2, #64	@ 0x40
 800495c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004966:	2301      	movs	r3, #1
 8004968:	e016      	b.n	8004998 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fac0 	bl	8004ef8 <DMA_CalcBaseAndBitshift>
 8004978:	4603      	mov	r3, r0
 800497a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004980:	223f      	movs	r2, #63	@ 0x3f
 8004982:	409a      	lsls	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	f010803f 	.word	0xf010803f

080049a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
 80049b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049b2:	2300      	movs	r3, #0
 80049b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_DMA_Start_IT+0x26>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e048      	b.n	8004a5c <HAL_DMA_Start_IT+0xb8>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d137      	bne.n	8004a4e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2202      	movs	r2, #2
 80049e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fa52 	bl	8004e9c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049fc:	223f      	movs	r2, #63	@ 0x3f
 80049fe:	409a      	lsls	r2, r3
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0216 	orr.w	r2, r2, #22
 8004a12:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004a22:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d007      	beq.n	8004a3c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0208 	orr.w	r2, r2, #8
 8004a3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	e005      	b.n	8004a5a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a56:	2302      	movs	r3, #2
 8004a58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a72:	f7ff fda7 	bl	80045c4 <HAL_GetTick>
 8004a76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d008      	beq.n	8004a96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2280      	movs	r2, #128	@ 0x80
 8004a88:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e052      	b.n	8004b3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0216 	bic.w	r2, r2, #22
 8004aa4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	695a      	ldr	r2, [r3, #20]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ab4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d103      	bne.n	8004ac6 <HAL_DMA_Abort+0x62>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d007      	beq.n	8004ad6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0208 	bic.w	r2, r2, #8
 8004ad4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f022 0201 	bic.w	r2, r2, #1
 8004ae4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ae6:	e013      	b.n	8004b10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ae8:	f7ff fd6c 	bl	80045c4 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	2b05      	cmp	r3, #5
 8004af4:	d90c      	bls.n	8004b10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2220      	movs	r2, #32
 8004afa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2203      	movs	r2, #3
 8004b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e015      	b.n	8004b3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e4      	bne.n	8004ae8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b22:	223f      	movs	r2, #63	@ 0x3f
 8004b24:	409a      	lsls	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8004b3a:	2300      	movs	r3, #0
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d004      	beq.n	8004b62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2280      	movs	r2, #128	@ 0x80
 8004b5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e00c      	b.n	8004b7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2205      	movs	r2, #5
 8004b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0201 	bic.w	r2, r2, #1
 8004b78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004b94:	4b8e      	ldr	r3, [pc, #568]	@ (8004dd0 <HAL_DMA_IRQHandler+0x248>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a8e      	ldr	r2, [pc, #568]	@ (8004dd4 <HAL_DMA_IRQHandler+0x24c>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	0a9b      	lsrs	r3, r3, #10
 8004ba0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb2:	2208      	movs	r2, #8
 8004bb4:	409a      	lsls	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d01a      	beq.n	8004bf4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d013      	beq.n	8004bf4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f022 0204 	bic.w	r2, r2, #4
 8004bda:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be0:	2208      	movs	r2, #8
 8004be2:	409a      	lsls	r2, r3
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bec:	f043 0201 	orr.w	r2, r3, #1
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	4013      	ands	r3, r2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d012      	beq.n	8004c2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00b      	beq.n	8004c2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c16:	2201      	movs	r2, #1
 8004c18:	409a      	lsls	r2, r3
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c22:	f043 0202 	orr.w	r2, r3, #2
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c2e:	2204      	movs	r2, #4
 8004c30:	409a      	lsls	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	4013      	ands	r3, r2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d012      	beq.n	8004c60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00b      	beq.n	8004c60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	409a      	lsls	r2, r3
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c58:	f043 0204 	orr.w	r2, r3, #4
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c64:	2210      	movs	r2, #16
 8004c66:	409a      	lsls	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d043      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d03c      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c82:	2210      	movs	r2, #16
 8004c84:	409a      	lsls	r2, r3
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d018      	beq.n	8004cca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d108      	bne.n	8004cb8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d024      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	4798      	blx	r3
 8004cb6:	e01f      	b.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d01b      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	4798      	blx	r3
 8004cc8:	e016      	b.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d107      	bne.n	8004ce8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0208 	bic.w	r2, r2, #8
 8004ce6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d003      	beq.n	8004cf8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	409a      	lsls	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4013      	ands	r3, r2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 808f 	beq.w	8004e28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f000 8087 	beq.w	8004e28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d1e:	2220      	movs	r2, #32
 8004d20:	409a      	lsls	r2, r3
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b05      	cmp	r3, #5
 8004d30:	d136      	bne.n	8004da0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0216 	bic.w	r2, r2, #22
 8004d40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695a      	ldr	r2, [r3, #20]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d103      	bne.n	8004d62 <HAL_DMA_IRQHandler+0x1da>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d007      	beq.n	8004d72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0208 	bic.w	r2, r2, #8
 8004d70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d76:	223f      	movs	r2, #63	@ 0x3f
 8004d78:	409a      	lsls	r2, r3
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d07e      	beq.n	8004e94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	4798      	blx	r3
        }
        return;
 8004d9e:	e079      	b.n	8004e94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d01d      	beq.n	8004dea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10d      	bne.n	8004dd8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d031      	beq.n	8004e28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	4798      	blx	r3
 8004dcc:	e02c      	b.n	8004e28 <HAL_DMA_IRQHandler+0x2a0>
 8004dce:	bf00      	nop
 8004dd0:	2000004c 	.word	0x2000004c
 8004dd4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d023      	beq.n	8004e28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	4798      	blx	r3
 8004de8:	e01e      	b.n	8004e28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10f      	bne.n	8004e18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0210 	bic.w	r2, r2, #16
 8004e06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d032      	beq.n	8004e96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d022      	beq.n	8004e82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2205      	movs	r2, #5
 8004e40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 0201 	bic.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	3301      	adds	r3, #1
 8004e58:	60bb      	str	r3, [r7, #8]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d307      	bcc.n	8004e70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f2      	bne.n	8004e54 <HAL_DMA_IRQHandler+0x2cc>
 8004e6e:	e000      	b.n	8004e72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004e70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d005      	beq.n	8004e96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	4798      	blx	r3
 8004e92:	e000      	b.n	8004e96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004e94:	bf00      	nop
    }
  }
}
 8004e96:	3718      	adds	r7, #24
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004eb8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	2b40      	cmp	r3, #64	@ 0x40
 8004ec8:	d108      	bne.n	8004edc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004eda:	e007      	b.n	8004eec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	60da      	str	r2, [r3, #12]
}
 8004eec:	bf00      	nop
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	3b10      	subs	r3, #16
 8004f08:	4a13      	ldr	r2, [pc, #76]	@ (8004f58 <DMA_CalcBaseAndBitshift+0x60>)
 8004f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0e:	091b      	lsrs	r3, r3, #4
 8004f10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f12:	4a12      	ldr	r2, [pc, #72]	@ (8004f5c <DMA_CalcBaseAndBitshift+0x64>)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	4413      	add	r3, r2
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b03      	cmp	r3, #3
 8004f24:	d908      	bls.n	8004f38 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f60 <DMA_CalcBaseAndBitshift+0x68>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	1d1a      	adds	r2, r3, #4
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f36:	e006      	b.n	8004f46 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4b08      	ldr	r3, [pc, #32]	@ (8004f60 <DMA_CalcBaseAndBitshift+0x68>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	aaaaaaab 	.word	0xaaaaaaab
 8004f5c:	08012220 	.word	0x08012220
 8004f60:	fffffc00 	.word	0xfffffc00

08004f64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d11f      	bne.n	8004fbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d856      	bhi.n	8005032 <DMA_CheckFifoParam+0xce>
 8004f84:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <DMA_CheckFifoParam+0x28>)
 8004f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8a:	bf00      	nop
 8004f8c:	08004f9d 	.word	0x08004f9d
 8004f90:	08004faf 	.word	0x08004faf
 8004f94:	08004f9d 	.word	0x08004f9d
 8004f98:	08005033 	.word	0x08005033
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d046      	beq.n	8005036 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fac:	e043      	b.n	8005036 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004fb6:	d140      	bne.n	800503a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fbc:	e03d      	b.n	800503a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fc6:	d121      	bne.n	800500c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	2b03      	cmp	r3, #3
 8004fcc:	d837      	bhi.n	800503e <DMA_CheckFifoParam+0xda>
 8004fce:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd4 <DMA_CheckFifoParam+0x70>)
 8004fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd4:	08004fe5 	.word	0x08004fe5
 8004fd8:	08004feb 	.word	0x08004feb
 8004fdc:	08004fe5 	.word	0x08004fe5
 8004fe0:	08004ffd 	.word	0x08004ffd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fe8:	e030      	b.n	800504c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d025      	beq.n	8005042 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ffa:	e022      	b.n	8005042 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005004:	d11f      	bne.n	8005046 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800500a:	e01c      	b.n	8005046 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d903      	bls.n	800501a <DMA_CheckFifoParam+0xb6>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2b03      	cmp	r3, #3
 8005016:	d003      	beq.n	8005020 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005018:	e018      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	73fb      	strb	r3, [r7, #15]
      break;
 800501e:	e015      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00e      	beq.n	800504a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	73fb      	strb	r3, [r7, #15]
      break;
 8005030:	e00b      	b.n	800504a <DMA_CheckFifoParam+0xe6>
      break;
 8005032:	bf00      	nop
 8005034:	e00a      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;
 8005036:	bf00      	nop
 8005038:	e008      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;
 800503a:	bf00      	nop
 800503c:	e006      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;
 800503e:	bf00      	nop
 8005040:	e004      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;
 8005042:	bf00      	nop
 8005044:	e002      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;   
 8005046:	bf00      	nop
 8005048:	e000      	b.n	800504c <DMA_CheckFifoParam+0xe8>
      break;
 800504a:	bf00      	nop
    }
  } 
  
  return status; 
 800504c:	7bfb      	ldrb	r3, [r7, #15]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop

0800505c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800505c:	b480      	push	{r7}
 800505e:	b089      	sub	sp, #36	@ 0x24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005066:	2300      	movs	r3, #0
 8005068:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800506a:	2300      	movs	r3, #0
 800506c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800506e:	2300      	movs	r3, #0
 8005070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005076:	2300      	movs	r3, #0
 8005078:	61fb      	str	r3, [r7, #28]
 800507a:	e175      	b.n	8005368 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800507c:	2201      	movs	r2, #1
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	fa02 f303 	lsl.w	r3, r2, r3
 8005084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	4013      	ands	r3, r2
 800508e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	429a      	cmp	r2, r3
 8005096:	f040 8164 	bne.w	8005362 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f003 0303 	and.w	r3, r3, #3
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d005      	beq.n	80050b2 <HAL_GPIO_Init+0x56>
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f003 0303 	and.w	r3, r3, #3
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d130      	bne.n	8005114 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	2203      	movs	r2, #3
 80050be:	fa02 f303 	lsl.w	r3, r2, r3
 80050c2:	43db      	mvns	r3, r3
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	4013      	ands	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	fa02 f303 	lsl.w	r3, r2, r3
 80050d6:	69ba      	ldr	r2, [r7, #24]
 80050d8:	4313      	orrs	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050e8:	2201      	movs	r2, #1
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	43db      	mvns	r3, r3
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	4013      	ands	r3, r2
 80050f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	091b      	lsrs	r3, r3, #4
 80050fe:	f003 0201 	and.w	r2, r3, #1
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	4313      	orrs	r3, r2
 800510c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f003 0303 	and.w	r3, r3, #3
 800511c:	2b03      	cmp	r3, #3
 800511e:	d017      	beq.n	8005150 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	2203      	movs	r2, #3
 800512c:	fa02 f303 	lsl.w	r3, r2, r3
 8005130:	43db      	mvns	r3, r3
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	4013      	ands	r3, r2
 8005136:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	69ba      	ldr	r2, [r7, #24]
 8005146:	4313      	orrs	r3, r2
 8005148:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f003 0303 	and.w	r3, r3, #3
 8005158:	2b02      	cmp	r3, #2
 800515a:	d123      	bne.n	80051a4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	08da      	lsrs	r2, r3, #3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3208      	adds	r2, #8
 8005164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	220f      	movs	r2, #15
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	43db      	mvns	r3, r3
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	4013      	ands	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	08da      	lsrs	r2, r3, #3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	3208      	adds	r2, #8
 800519e:	69b9      	ldr	r1, [r7, #24]
 80051a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	005b      	lsls	r3, r3, #1
 80051ae:	2203      	movs	r2, #3
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	43db      	mvns	r3, r3
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	4013      	ands	r3, r2
 80051ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f003 0203 	and.w	r2, r3, #3
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	005b      	lsls	r3, r3, #1
 80051c8:	fa02 f303 	lsl.w	r3, r2, r3
 80051cc:	69ba      	ldr	r2, [r7, #24]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80be 	beq.w	8005362 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e6:	4b66      	ldr	r3, [pc, #408]	@ (8005380 <HAL_GPIO_Init+0x324>)
 80051e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ea:	4a65      	ldr	r2, [pc, #404]	@ (8005380 <HAL_GPIO_Init+0x324>)
 80051ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80051f2:	4b63      	ldr	r3, [pc, #396]	@ (8005380 <HAL_GPIO_Init+0x324>)
 80051f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051fa:	60fb      	str	r3, [r7, #12]
 80051fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80051fe:	4a61      	ldr	r2, [pc, #388]	@ (8005384 <HAL_GPIO_Init+0x328>)
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	089b      	lsrs	r3, r3, #2
 8005204:	3302      	adds	r3, #2
 8005206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800520a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	220f      	movs	r2, #15
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	43db      	mvns	r3, r3
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	4013      	ands	r3, r2
 8005220:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a58      	ldr	r2, [pc, #352]	@ (8005388 <HAL_GPIO_Init+0x32c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d037      	beq.n	800529a <HAL_GPIO_Init+0x23e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a57      	ldr	r2, [pc, #348]	@ (800538c <HAL_GPIO_Init+0x330>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d031      	beq.n	8005296 <HAL_GPIO_Init+0x23a>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a56      	ldr	r2, [pc, #344]	@ (8005390 <HAL_GPIO_Init+0x334>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d02b      	beq.n	8005292 <HAL_GPIO_Init+0x236>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a55      	ldr	r2, [pc, #340]	@ (8005394 <HAL_GPIO_Init+0x338>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d025      	beq.n	800528e <HAL_GPIO_Init+0x232>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a54      	ldr	r2, [pc, #336]	@ (8005398 <HAL_GPIO_Init+0x33c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d01f      	beq.n	800528a <HAL_GPIO_Init+0x22e>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a53      	ldr	r2, [pc, #332]	@ (800539c <HAL_GPIO_Init+0x340>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d019      	beq.n	8005286 <HAL_GPIO_Init+0x22a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a52      	ldr	r2, [pc, #328]	@ (80053a0 <HAL_GPIO_Init+0x344>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d013      	beq.n	8005282 <HAL_GPIO_Init+0x226>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a51      	ldr	r2, [pc, #324]	@ (80053a4 <HAL_GPIO_Init+0x348>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d00d      	beq.n	800527e <HAL_GPIO_Init+0x222>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a50      	ldr	r2, [pc, #320]	@ (80053a8 <HAL_GPIO_Init+0x34c>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d007      	beq.n	800527a <HAL_GPIO_Init+0x21e>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a4f      	ldr	r2, [pc, #316]	@ (80053ac <HAL_GPIO_Init+0x350>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d101      	bne.n	8005276 <HAL_GPIO_Init+0x21a>
 8005272:	2309      	movs	r3, #9
 8005274:	e012      	b.n	800529c <HAL_GPIO_Init+0x240>
 8005276:	230a      	movs	r3, #10
 8005278:	e010      	b.n	800529c <HAL_GPIO_Init+0x240>
 800527a:	2308      	movs	r3, #8
 800527c:	e00e      	b.n	800529c <HAL_GPIO_Init+0x240>
 800527e:	2307      	movs	r3, #7
 8005280:	e00c      	b.n	800529c <HAL_GPIO_Init+0x240>
 8005282:	2306      	movs	r3, #6
 8005284:	e00a      	b.n	800529c <HAL_GPIO_Init+0x240>
 8005286:	2305      	movs	r3, #5
 8005288:	e008      	b.n	800529c <HAL_GPIO_Init+0x240>
 800528a:	2304      	movs	r3, #4
 800528c:	e006      	b.n	800529c <HAL_GPIO_Init+0x240>
 800528e:	2303      	movs	r3, #3
 8005290:	e004      	b.n	800529c <HAL_GPIO_Init+0x240>
 8005292:	2302      	movs	r3, #2
 8005294:	e002      	b.n	800529c <HAL_GPIO_Init+0x240>
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <HAL_GPIO_Init+0x240>
 800529a:	2300      	movs	r3, #0
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	f002 0203 	and.w	r2, r2, #3
 80052a2:	0092      	lsls	r2, r2, #2
 80052a4:	4093      	lsls	r3, r2
 80052a6:	69ba      	ldr	r2, [r7, #24]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80052ac:	4935      	ldr	r1, [pc, #212]	@ (8005384 <HAL_GPIO_Init+0x328>)
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	089b      	lsrs	r3, r3, #2
 80052b2:	3302      	adds	r3, #2
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052ba:	4b3d      	ldr	r3, [pc, #244]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	43db      	mvns	r3, r3
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	4013      	ands	r3, r2
 80052c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80052d6:	69ba      	ldr	r2, [r7, #24]
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	4313      	orrs	r3, r2
 80052dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052de:	4a34      	ldr	r2, [pc, #208]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052e4:	4b32      	ldr	r3, [pc, #200]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	43db      	mvns	r3, r3
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	4013      	ands	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d003      	beq.n	8005308 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005300:	69ba      	ldr	r2, [r7, #24]
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005308:	4a29      	ldr	r2, [pc, #164]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800530e:	4b28      	ldr	r3, [pc, #160]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	43db      	mvns	r3, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4013      	ands	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4313      	orrs	r3, r2
 8005330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005332:	4a1f      	ldr	r2, [pc, #124]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005338:	4b1d      	ldr	r3, [pc, #116]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	43db      	mvns	r3, r3
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	4013      	ands	r3, r2
 8005346:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800535c:	4a14      	ldr	r2, [pc, #80]	@ (80053b0 <HAL_GPIO_Init+0x354>)
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	3301      	adds	r3, #1
 8005366:	61fb      	str	r3, [r7, #28]
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	2b0f      	cmp	r3, #15
 800536c:	f67f ae86 	bls.w	800507c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	3724      	adds	r7, #36	@ 0x24
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40023800 	.word	0x40023800
 8005384:	40013800 	.word	0x40013800
 8005388:	40020000 	.word	0x40020000
 800538c:	40020400 	.word	0x40020400
 8005390:	40020800 	.word	0x40020800
 8005394:	40020c00 	.word	0x40020c00
 8005398:	40021000 	.word	0x40021000
 800539c:	40021400 	.word	0x40021400
 80053a0:	40021800 	.word	0x40021800
 80053a4:	40021c00 	.word	0x40021c00
 80053a8:	40022000 	.word	0x40022000
 80053ac:	40022400 	.word	0x40022400
 80053b0:	40013c00 	.word	0x40013c00

080053b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	460b      	mov	r3, r1
 80053be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	887b      	ldrh	r3, [r7, #2]
 80053c6:	4013      	ands	r3, r2
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d002      	beq.n	80053d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053cc:	2301      	movs	r3, #1
 80053ce:	73fb      	strb	r3, [r7, #15]
 80053d0:	e001      	b.n	80053d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053d2:	2300      	movs	r3, #0
 80053d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	807b      	strh	r3, [r7, #2]
 80053f0:	4613      	mov	r3, r2
 80053f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053f4:	787b      	ldrb	r3, [r7, #1]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053fa:	887a      	ldrh	r2, [r7, #2]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005400:	e003      	b.n	800540a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005402:	887b      	ldrh	r3, [r7, #2]
 8005404:	041a      	lsls	r2, r3, #16
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	619a      	str	r2, [r3, #24]
}
 800540a:	bf00      	nop
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
	...

08005418 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	4603      	mov	r3, r0
 8005420:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005422:	4b08      	ldr	r3, [pc, #32]	@ (8005444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005424:	695a      	ldr	r2, [r3, #20]
 8005426:	88fb      	ldrh	r3, [r7, #6]
 8005428:	4013      	ands	r3, r2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d006      	beq.n	800543c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800542e:	4a05      	ldr	r2, [pc, #20]	@ (8005444 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005430:	88fb      	ldrh	r3, [r7, #6]
 8005432:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005434:	88fb      	ldrh	r3, [r7, #6]
 8005436:	4618      	mov	r0, r3
 8005438:	f7fd fbb0 	bl	8002b9c <HAL_GPIO_EXTI_Callback>
  }
}
 800543c:	bf00      	nop
 800543e:	3708      	adds	r7, #8
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40013c00 	.word	0x40013c00

08005448 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e08b      	b.n	8005572 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d106      	bne.n	8005474 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fe fac4 	bl	80039fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2224      	movs	r2, #36	@ 0x24
 8005478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 0201 	bic.w	r2, r2, #1
 800548a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005498:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689a      	ldr	r2, [r3, #8]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d107      	bne.n	80054c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054be:	609a      	str	r2, [r3, #8]
 80054c0:	e006      	b.n	80054d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	689a      	ldr	r2, [r3, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80054ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d108      	bne.n	80054ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054e6:	605a      	str	r2, [r3, #4]
 80054e8:	e007      	b.n	80054fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6859      	ldr	r1, [r3, #4]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4b1d      	ldr	r3, [pc, #116]	@ (800557c <HAL_I2C_Init+0x134>)
 8005506:	430b      	orrs	r3, r1
 8005508:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68da      	ldr	r2, [r3, #12]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005518:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	691a      	ldr	r2, [r3, #16]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	69d9      	ldr	r1, [r3, #28]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a1a      	ldr	r2, [r3, #32]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0201 	orr.w	r2, r2, #1
 8005552:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	02008000 	.word	0x02008000

08005580 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af02      	add	r7, sp, #8
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	607a      	str	r2, [r7, #4]
 800558a:	461a      	mov	r2, r3
 800558c:	460b      	mov	r3, r1
 800558e:	817b      	strh	r3, [r7, #10]
 8005590:	4613      	mov	r3, r2
 8005592:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800559a:	b2db      	uxtb	r3, r3
 800559c:	2b20      	cmp	r3, #32
 800559e:	f040 80fd 	bne.w	800579c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d101      	bne.n	80055b0 <HAL_I2C_Master_Transmit+0x30>
 80055ac:	2302      	movs	r3, #2
 80055ae:	e0f6      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055b8:	f7ff f804 	bl	80045c4 <HAL_GetTick>
 80055bc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	2319      	movs	r3, #25
 80055c4:	2201      	movs	r2, #1
 80055c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 f914 	bl	80057f8 <I2C_WaitOnFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e0e1      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2221      	movs	r2, #33	@ 0x21
 80055de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2210      	movs	r2, #16
 80055e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	893a      	ldrh	r2, [r7, #8]
 80055fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005606:	b29b      	uxth	r3, r3
 8005608:	2bff      	cmp	r3, #255	@ 0xff
 800560a:	d906      	bls.n	800561a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	22ff      	movs	r2, #255	@ 0xff
 8005610:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005612:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	e007      	b.n	800562a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005624:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005628:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d024      	beq.n	800567c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005636:	781a      	ldrb	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	1c5a      	adds	r2, r3, #1
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800564c:	b29b      	uxth	r3, r3
 800564e:	3b01      	subs	r3, #1
 8005650:	b29a      	uxth	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800565a:	3b01      	subs	r3, #1
 800565c:	b29a      	uxth	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005666:	b2db      	uxtb	r3, r3
 8005668:	3301      	adds	r3, #1
 800566a:	b2da      	uxtb	r2, r3
 800566c:	8979      	ldrh	r1, [r7, #10]
 800566e:	4b4e      	ldr	r3, [pc, #312]	@ (80057a8 <HAL_I2C_Master_Transmit+0x228>)
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 fa83 	bl	8005b80 <I2C_TransferConfig>
 800567a:	e066      	b.n	800574a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005680:	b2da      	uxtb	r2, r3
 8005682:	8979      	ldrh	r1, [r7, #10]
 8005684:	4b48      	ldr	r3, [pc, #288]	@ (80057a8 <HAL_I2C_Master_Transmit+0x228>)
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fa78 	bl	8005b80 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005690:	e05b      	b.n	800574a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	6a39      	ldr	r1, [r7, #32]
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f000 f907 	bl	80058aa <I2C_WaitOnTXISFlagUntilTimeout>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d001      	beq.n	80056a6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e07b      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056aa:	781a      	ldrb	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ce:	3b01      	subs	r3, #1
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056da:	b29b      	uxth	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d034      	beq.n	800574a <HAL_I2C_Master_Transmit+0x1ca>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d130      	bne.n	800574a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	2200      	movs	r2, #0
 80056f0:	2180      	movs	r1, #128	@ 0x80
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f000 f880 	bl	80057f8 <I2C_WaitOnFlagUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e04d      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005706:	b29b      	uxth	r3, r3
 8005708:	2bff      	cmp	r3, #255	@ 0xff
 800570a:	d90e      	bls.n	800572a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	22ff      	movs	r2, #255	@ 0xff
 8005710:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005716:	b2da      	uxtb	r2, r3
 8005718:	8979      	ldrh	r1, [r7, #10]
 800571a:	2300      	movs	r3, #0
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 fa2c 	bl	8005b80 <I2C_TransferConfig>
 8005728:	e00f      	b.n	800574a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800572e:	b29a      	uxth	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005738:	b2da      	uxtb	r2, r3
 800573a:	8979      	ldrh	r1, [r7, #10]
 800573c:	2300      	movs	r3, #0
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 fa1b 	bl	8005b80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800574e:	b29b      	uxth	r3, r3
 8005750:	2b00      	cmp	r3, #0
 8005752:	d19e      	bne.n	8005692 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	6a39      	ldr	r1, [r7, #32]
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f8ed 	bl	8005938 <I2C_WaitOnSTOPFlagUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d001      	beq.n	8005768 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e01a      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2220      	movs	r2, #32
 800576e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6859      	ldr	r1, [r3, #4]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	4b0c      	ldr	r3, [pc, #48]	@ (80057ac <HAL_I2C_Master_Transmit+0x22c>)
 800577c:	400b      	ands	r3, r1
 800577e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2220      	movs	r2, #32
 8005784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005798:	2300      	movs	r3, #0
 800579a:	e000      	b.n	800579e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800579c:	2302      	movs	r3, #2
  }
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3718      	adds	r7, #24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	80002000 	.word	0x80002000
 80057ac:	fe00e800 	.word	0xfe00e800

080057b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d103      	bne.n	80057ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2200      	movs	r2, #0
 80057cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d007      	beq.n	80057ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	699a      	ldr	r2, [r3, #24]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	619a      	str	r2, [r3, #24]
  }
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005808:	e03b      	b.n	8005882 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	6839      	ldr	r1, [r7, #0]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 f8d6 	bl	80059c0 <I2C_IsErrorOccurred>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e041      	b.n	80058a2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005824:	d02d      	beq.n	8005882 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005826:	f7fe fecd 	bl	80045c4 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	429a      	cmp	r2, r3
 8005834:	d302      	bcc.n	800583c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d122      	bne.n	8005882 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	699a      	ldr	r2, [r3, #24]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	4013      	ands	r3, r2
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	429a      	cmp	r2, r3
 800584a:	bf0c      	ite	eq
 800584c:	2301      	moveq	r3, #1
 800584e:	2300      	movne	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	79fb      	ldrb	r3, [r7, #7]
 8005856:	429a      	cmp	r2, r3
 8005858:	d113      	bne.n	8005882 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585e:	f043 0220 	orr.w	r2, r3, #32
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2220      	movs	r2, #32
 800586a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e00f      	b.n	80058a2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699a      	ldr	r2, [r3, #24]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	4013      	ands	r3, r2
 800588c:	68ba      	ldr	r2, [r7, #8]
 800588e:	429a      	cmp	r2, r3
 8005890:	bf0c      	ite	eq
 8005892:	2301      	moveq	r3, #1
 8005894:	2300      	movne	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	461a      	mov	r2, r3
 800589a:	79fb      	ldrb	r3, [r7, #7]
 800589c:	429a      	cmp	r2, r3
 800589e:	d0b4      	beq.n	800580a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058a0:	2300      	movs	r3, #0
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}

080058aa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	60f8      	str	r0, [r7, #12]
 80058b2:	60b9      	str	r1, [r7, #8]
 80058b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058b6:	e033      	b.n	8005920 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f87f 	bl	80059c0 <I2C_IsErrorOccurred>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e031      	b.n	8005930 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d2:	d025      	beq.n	8005920 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d4:	f7fe fe76 	bl	80045c4 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d302      	bcc.n	80058ea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d11a      	bne.n	8005920 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d013      	beq.n	8005920 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fc:	f043 0220 	orr.w	r2, r3, #32
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e007      	b.n	8005930 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b02      	cmp	r3, #2
 800592c:	d1c4      	bne.n	80058b8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005944:	e02f      	b.n	80059a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f838 	bl	80059c0 <I2C_IsErrorOccurred>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e02d      	b.n	80059b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800595a:	f7fe fe33 	bl	80045c4 <HAL_GetTick>
 800595e:	4602      	mov	r2, r0
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	429a      	cmp	r2, r3
 8005968:	d302      	bcc.n	8005970 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d11a      	bne.n	80059a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	f003 0320 	and.w	r3, r3, #32
 800597a:	2b20      	cmp	r3, #32
 800597c:	d013      	beq.n	80059a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005982:	f043 0220 	orr.w	r2, r3, #32
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2220      	movs	r2, #32
 800598e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e007      	b.n	80059b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	f003 0320 	and.w	r3, r3, #32
 80059b0:	2b20      	cmp	r3, #32
 80059b2:	d1c8      	bne.n	8005946 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08a      	sub	sp, #40	@ 0x28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80059da:	2300      	movs	r3, #0
 80059dc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d068      	beq.n	8005abe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2210      	movs	r2, #16
 80059f2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059f4:	e049      	b.n	8005a8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fc:	d045      	beq.n	8005a8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059fe:	f7fe fde1 	bl	80045c4 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d302      	bcc.n	8005a14 <I2C_IsErrorOccurred+0x54>
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d13a      	bne.n	8005a8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a36:	d121      	bne.n	8005a7c <I2C_IsErrorOccurred+0xbc>
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a3e:	d01d      	beq.n	8005a7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a40:	7cfb      	ldrb	r3, [r7, #19]
 8005a42:	2b20      	cmp	r3, #32
 8005a44:	d01a      	beq.n	8005a7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685a      	ldr	r2, [r3, #4]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a56:	f7fe fdb5 	bl	80045c4 <HAL_GetTick>
 8005a5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a5c:	e00e      	b.n	8005a7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a5e:	f7fe fdb1 	bl	80045c4 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b19      	cmp	r3, #25
 8005a6a:	d907      	bls.n	8005a7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	f043 0320 	orr.w	r3, r3, #32
 8005a72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005a7a:	e006      	b.n	8005a8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	f003 0320 	and.w	r3, r3, #32
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	d1e9      	bne.n	8005a5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b20      	cmp	r3, #32
 8005a96:	d003      	beq.n	8005aa0 <I2C_IsErrorOccurred+0xe0>
 8005a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0aa      	beq.n	80059f6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d103      	bne.n	8005ab0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2220      	movs	r2, #32
 8005aae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	f043 0304 	orr.w	r3, r3, #4
 8005ab6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ad0:	6a3b      	ldr	r3, [r7, #32]
 8005ad2:	f043 0301 	orr.w	r3, r3, #1
 8005ad6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ae0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	f043 0308 	orr.w	r3, r3, #8
 8005af8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	f043 0302 	orr.w	r3, r3, #2
 8005b1a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d01c      	beq.n	8005b6e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff fe3b 	bl	80057b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6859      	ldr	r1, [r3, #4]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4b0d      	ldr	r3, [pc, #52]	@ (8005b7c <I2C_IsErrorOccurred+0x1bc>)
 8005b46:	400b      	ands	r3, r1
 8005b48:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b4e:	6a3b      	ldr	r3, [r7, #32]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2220      	movs	r2, #32
 8005b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3728      	adds	r7, #40	@ 0x28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	fe00e800 	.word	0xfe00e800

08005b80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b087      	sub	sp, #28
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	607b      	str	r3, [r7, #4]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	817b      	strh	r3, [r7, #10]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b92:	897b      	ldrh	r3, [r7, #10]
 8005b94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b98:	7a7b      	ldrb	r3, [r7, #9]
 8005b9a:	041b      	lsls	r3, r3, #16
 8005b9c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005bae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685a      	ldr	r2, [r3, #4]
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	0d5b      	lsrs	r3, r3, #21
 8005bba:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <I2C_TransferConfig+0x60>)
 8005bc0:	430b      	orrs	r3, r1
 8005bc2:	43db      	mvns	r3, r3
 8005bc4:	ea02 0103 	and.w	r1, r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005bd2:	bf00      	nop
 8005bd4:	371c      	adds	r7, #28
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	03ff63ff 	.word	0x03ff63ff

08005be4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b20      	cmp	r3, #32
 8005bf8:	d138      	bne.n	8005c6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d101      	bne.n	8005c08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c04:	2302      	movs	r3, #2
 8005c06:	e032      	b.n	8005c6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2224      	movs	r2, #36	@ 0x24
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f022 0201 	bic.w	r2, r2, #1
 8005c26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6819      	ldr	r1, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f042 0201 	orr.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	e000      	b.n	8005c6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c6c:	2302      	movs	r3, #2
  }
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr

08005c7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b085      	sub	sp, #20
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
 8005c82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b20      	cmp	r3, #32
 8005c8e:	d139      	bne.n	8005d04 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d101      	bne.n	8005c9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005c9a:	2302      	movs	r3, #2
 8005c9c:	e033      	b.n	8005d06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2224      	movs	r2, #36	@ 0x24
 8005caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0201 	bic.w	r2, r2, #1
 8005cbc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005ccc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	021b      	lsls	r3, r3, #8
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	e000      	b.n	8005d06 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
  }
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr

08005d12 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b086      	sub	sp, #24
 8005d16:	af02      	add	r7, sp, #8
 8005d18:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e108      	b.n	8005f36 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7fe f9f6 	bl	8004130 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2203      	movs	r2, #3
 8005d48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d52:	d102      	bne.n	8005d5a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f004 ff9c 	bl	800ac9c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6818      	ldr	r0, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	7c1a      	ldrb	r2, [r3, #16]
 8005d6c:	f88d 2000 	strb.w	r2, [sp]
 8005d70:	3304      	adds	r3, #4
 8005d72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d74:	f004 ff38 	bl	800abe8 <USB_CoreInit>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d005      	beq.n	8005d8a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2202      	movs	r2, #2
 8005d82:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e0d5      	b.n	8005f36 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2100      	movs	r1, #0
 8005d90:	4618      	mov	r0, r3
 8005d92:	f004 ff94 	bl	800acbe <USB_SetCurrentMode>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d005      	beq.n	8005da8 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e0c6      	b.n	8005f36 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005da8:	2300      	movs	r3, #0
 8005daa:	73fb      	strb	r3, [r7, #15]
 8005dac:	e04a      	b.n	8005e44 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005dae:	7bfa      	ldrb	r2, [r7, #15]
 8005db0:	6879      	ldr	r1, [r7, #4]
 8005db2:	4613      	mov	r3, r2
 8005db4:	00db      	lsls	r3, r3, #3
 8005db6:	4413      	add	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	440b      	add	r3, r1
 8005dbc:	3315      	adds	r3, #21
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005dc2:	7bfa      	ldrb	r2, [r7, #15]
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	00db      	lsls	r3, r3, #3
 8005dca:	4413      	add	r3, r2
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	440b      	add	r3, r1
 8005dd0:	3314      	adds	r3, #20
 8005dd2:	7bfa      	ldrb	r2, [r7, #15]
 8005dd4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005dd6:	7bfa      	ldrb	r2, [r7, #15]
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
 8005dda:	b298      	uxth	r0, r3
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	4613      	mov	r3, r2
 8005de0:	00db      	lsls	r3, r3, #3
 8005de2:	4413      	add	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	440b      	add	r3, r1
 8005de8:	332e      	adds	r3, #46	@ 0x2e
 8005dea:	4602      	mov	r2, r0
 8005dec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005dee:	7bfa      	ldrb	r2, [r7, #15]
 8005df0:	6879      	ldr	r1, [r7, #4]
 8005df2:	4613      	mov	r3, r2
 8005df4:	00db      	lsls	r3, r3, #3
 8005df6:	4413      	add	r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	440b      	add	r3, r1
 8005dfc:	3318      	adds	r3, #24
 8005dfe:	2200      	movs	r2, #0
 8005e00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005e02:	7bfa      	ldrb	r2, [r7, #15]
 8005e04:	6879      	ldr	r1, [r7, #4]
 8005e06:	4613      	mov	r3, r2
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	4413      	add	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	440b      	add	r3, r1
 8005e10:	331c      	adds	r3, #28
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005e16:	7bfa      	ldrb	r2, [r7, #15]
 8005e18:	6879      	ldr	r1, [r7, #4]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	00db      	lsls	r3, r3, #3
 8005e1e:	4413      	add	r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	440b      	add	r3, r1
 8005e24:	3320      	adds	r3, #32
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005e2a:	7bfa      	ldrb	r2, [r7, #15]
 8005e2c:	6879      	ldr	r1, [r7, #4]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	00db      	lsls	r3, r3, #3
 8005e32:	4413      	add	r3, r2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	440b      	add	r3, r1
 8005e38:	3324      	adds	r3, #36	@ 0x24
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
 8005e40:	3301      	adds	r3, #1
 8005e42:	73fb      	strb	r3, [r7, #15]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	791b      	ldrb	r3, [r3, #4]
 8005e48:	7bfa      	ldrb	r2, [r7, #15]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d3af      	bcc.n	8005dae <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e4e:	2300      	movs	r3, #0
 8005e50:	73fb      	strb	r3, [r7, #15]
 8005e52:	e044      	b.n	8005ede <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005e54:	7bfa      	ldrb	r2, [r7, #15]
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	440b      	add	r3, r1
 8005e62:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005e66:	2200      	movs	r2, #0
 8005e68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005e6a:	7bfa      	ldrb	r2, [r7, #15]
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	00db      	lsls	r3, r3, #3
 8005e72:	4413      	add	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	440b      	add	r3, r1
 8005e78:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005e7c:	7bfa      	ldrb	r2, [r7, #15]
 8005e7e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005e80:	7bfa      	ldrb	r2, [r7, #15]
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	00db      	lsls	r3, r3, #3
 8005e88:	4413      	add	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005e92:	2200      	movs	r2, #0
 8005e94:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005e96:	7bfa      	ldrb	r2, [r7, #15]
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	440b      	add	r3, r1
 8005ea4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005eac:	7bfa      	ldrb	r2, [r7, #15]
 8005eae:	6879      	ldr	r1, [r7, #4]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	4413      	add	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005ec2:	7bfa      	ldrb	r2, [r7, #15]
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	4413      	add	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	440b      	add	r3, r1
 8005ed0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ed8:	7bfb      	ldrb	r3, [r7, #15]
 8005eda:	3301      	adds	r3, #1
 8005edc:	73fb      	strb	r3, [r7, #15]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	791b      	ldrb	r3, [r3, #4]
 8005ee2:	7bfa      	ldrb	r2, [r7, #15]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d3b5      	bcc.n	8005e54 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6818      	ldr	r0, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	7c1a      	ldrb	r2, [r3, #16]
 8005ef0:	f88d 2000 	strb.w	r2, [sp]
 8005ef4:	3304      	adds	r3, #4
 8005ef6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ef8:	f004 ff2e 	bl	800ad58 <USB_DevInit>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2202      	movs	r2, #2
 8005f06:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e013      	b.n	8005f36 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	7b1b      	ldrb	r3, [r3, #12]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d102      	bne.n	8005f2a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f80b 	bl	8005f40 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f005 f8e9 	bl	800b106 <USB_DevDisconnect>

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
	...

08005f40 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f6e:	4b05      	ldr	r3, [pc, #20]	@ (8005f84 <HAL_PCDEx_ActivateLPM+0x44>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3714      	adds	r7, #20
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr
 8005f84:	10000003 	.word	0x10000003

08005f88 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f8c:	4b05      	ldr	r3, [pc, #20]	@ (8005fa4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a04      	ldr	r2, [pc, #16]	@ (8005fa4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f96:	6013      	str	r3, [r2, #0]
}
 8005f98:	bf00      	nop
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40007000 	.word	0x40007000

08005fa8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005fb2:	4b23      	ldr	r3, [pc, #140]	@ (8006040 <HAL_PWREx_EnableOverDrive+0x98>)
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	4a22      	ldr	r2, [pc, #136]	@ (8006040 <HAL_PWREx_EnableOverDrive+0x98>)
 8005fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fbe:	4b20      	ldr	r3, [pc, #128]	@ (8006040 <HAL_PWREx_EnableOverDrive+0x98>)
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fc6:	603b      	str	r3, [r7, #0]
 8005fc8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005fca:	4b1e      	ldr	r3, [pc, #120]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a1d      	ldr	r2, [pc, #116]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fd4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fd6:	f7fe faf5 	bl	80045c4 <HAL_GetTick>
 8005fda:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005fdc:	e009      	b.n	8005ff2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005fde:	f7fe faf1 	bl	80045c4 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005fec:	d901      	bls.n	8005ff2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e022      	b.n	8006038 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ff2:	4b14      	ldr	r3, [pc, #80]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ffe:	d1ee      	bne.n	8005fde <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006000:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a0f      	ldr	r2, [pc, #60]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800600a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800600c:	f7fe fada 	bl	80045c4 <HAL_GetTick>
 8006010:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006012:	e009      	b.n	8006028 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006014:	f7fe fad6 	bl	80045c4 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006022:	d901      	bls.n	8006028 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e007      	b.n	8006038 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006028:	4b06      	ldr	r3, [pc, #24]	@ (8006044 <HAL_PWREx_EnableOverDrive+0x9c>)
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006030:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006034:	d1ee      	bne.n	8006014 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3708      	adds	r7, #8
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40023800 	.word	0x40023800
 8006044:	40007000 	.word	0x40007000

08006048 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006050:	2300      	movs	r3, #0
 8006052:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e291      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	2b00      	cmp	r3, #0
 8006068:	f000 8087 	beq.w	800617a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800606c:	4b96      	ldr	r3, [pc, #600]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b04      	cmp	r3, #4
 8006076:	d00c      	beq.n	8006092 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006078:	4b93      	ldr	r3, [pc, #588]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	f003 030c 	and.w	r3, r3, #12
 8006080:	2b08      	cmp	r3, #8
 8006082:	d112      	bne.n	80060aa <HAL_RCC_OscConfig+0x62>
 8006084:	4b90      	ldr	r3, [pc, #576]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800608c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006090:	d10b      	bne.n	80060aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006092:	4b8d      	ldr	r3, [pc, #564]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d06c      	beq.n	8006178 <HAL_RCC_OscConfig+0x130>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d168      	bne.n	8006178 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e26b      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b2:	d106      	bne.n	80060c2 <HAL_RCC_OscConfig+0x7a>
 80060b4:	4b84      	ldr	r3, [pc, #528]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a83      	ldr	r2, [pc, #524]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060be:	6013      	str	r3, [r2, #0]
 80060c0:	e02e      	b.n	8006120 <HAL_RCC_OscConfig+0xd8>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10c      	bne.n	80060e4 <HAL_RCC_OscConfig+0x9c>
 80060ca:	4b7f      	ldr	r3, [pc, #508]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a7e      	ldr	r2, [pc, #504]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	4b7c      	ldr	r3, [pc, #496]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a7b      	ldr	r2, [pc, #492]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060e0:	6013      	str	r3, [r2, #0]
 80060e2:	e01d      	b.n	8006120 <HAL_RCC_OscConfig+0xd8>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80060ec:	d10c      	bne.n	8006108 <HAL_RCC_OscConfig+0xc0>
 80060ee:	4b76      	ldr	r3, [pc, #472]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a75      	ldr	r2, [pc, #468]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060f8:	6013      	str	r3, [r2, #0]
 80060fa:	4b73      	ldr	r3, [pc, #460]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a72      	ldr	r2, [pc, #456]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	e00b      	b.n	8006120 <HAL_RCC_OscConfig+0xd8>
 8006108:	4b6f      	ldr	r3, [pc, #444]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a6e      	ldr	r2, [pc, #440]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800610e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006112:	6013      	str	r3, [r2, #0]
 8006114:	4b6c      	ldr	r3, [pc, #432]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a6b      	ldr	r2, [pc, #428]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800611a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800611e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d013      	beq.n	8006150 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006128:	f7fe fa4c 	bl	80045c4 <HAL_GetTick>
 800612c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800612e:	e008      	b.n	8006142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006130:	f7fe fa48 	bl	80045c4 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b64      	cmp	r3, #100	@ 0x64
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e21f      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006142:	4b61      	ldr	r3, [pc, #388]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d0f0      	beq.n	8006130 <HAL_RCC_OscConfig+0xe8>
 800614e:	e014      	b.n	800617a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006150:	f7fe fa38 	bl	80045c4 <HAL_GetTick>
 8006154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006156:	e008      	b.n	800616a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006158:	f7fe fa34 	bl	80045c4 <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	2b64      	cmp	r3, #100	@ 0x64
 8006164:	d901      	bls.n	800616a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e20b      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800616a:	4b57      	ldr	r3, [pc, #348]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1f0      	bne.n	8006158 <HAL_RCC_OscConfig+0x110>
 8006176:	e000      	b.n	800617a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0302 	and.w	r3, r3, #2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d069      	beq.n	800625a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006186:	4b50      	ldr	r3, [pc, #320]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f003 030c 	and.w	r3, r3, #12
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00b      	beq.n	80061aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006192:	4b4d      	ldr	r3, [pc, #308]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 030c 	and.w	r3, r3, #12
 800619a:	2b08      	cmp	r3, #8
 800619c:	d11c      	bne.n	80061d8 <HAL_RCC_OscConfig+0x190>
 800619e:	4b4a      	ldr	r3, [pc, #296]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d116      	bne.n	80061d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061aa:	4b47      	ldr	r3, [pc, #284]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d005      	beq.n	80061c2 <HAL_RCC_OscConfig+0x17a>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d001      	beq.n	80061c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e1df      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061c2:	4b41      	ldr	r3, [pc, #260]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	00db      	lsls	r3, r3, #3
 80061d0:	493d      	ldr	r1, [pc, #244]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061d6:	e040      	b.n	800625a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d023      	beq.n	8006228 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061e0:	4b39      	ldr	r3, [pc, #228]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a38      	ldr	r2, [pc, #224]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80061e6:	f043 0301 	orr.w	r3, r3, #1
 80061ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ec:	f7fe f9ea 	bl	80045c4 <HAL_GetTick>
 80061f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061f4:	f7fe f9e6 	bl	80045c4 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e1bd      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006206:	4b30      	ldr	r3, [pc, #192]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0302 	and.w	r3, r3, #2
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0f0      	beq.n	80061f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006212:	4b2d      	ldr	r3, [pc, #180]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	4929      	ldr	r1, [pc, #164]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006222:	4313      	orrs	r3, r2
 8006224:	600b      	str	r3, [r1, #0]
 8006226:	e018      	b.n	800625a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006228:	4b27      	ldr	r3, [pc, #156]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a26      	ldr	r2, [pc, #152]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 800622e:	f023 0301 	bic.w	r3, r3, #1
 8006232:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006234:	f7fe f9c6 	bl	80045c4 <HAL_GetTick>
 8006238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800623a:	e008      	b.n	800624e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800623c:	f7fe f9c2 	bl	80045c4 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	2b02      	cmp	r3, #2
 8006248:	d901      	bls.n	800624e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e199      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800624e:	4b1e      	ldr	r3, [pc, #120]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1f0      	bne.n	800623c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b00      	cmp	r3, #0
 8006264:	d038      	beq.n	80062d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d019      	beq.n	80062a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800626e:	4b16      	ldr	r3, [pc, #88]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006272:	4a15      	ldr	r2, [pc, #84]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006274:	f043 0301 	orr.w	r3, r3, #1
 8006278:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800627a:	f7fe f9a3 	bl	80045c4 <HAL_GetTick>
 800627e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006280:	e008      	b.n	8006294 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006282:	f7fe f99f 	bl	80045c4 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	2b02      	cmp	r3, #2
 800628e:	d901      	bls.n	8006294 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e176      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006294:	4b0c      	ldr	r3, [pc, #48]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 8006296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0f0      	beq.n	8006282 <HAL_RCC_OscConfig+0x23a>
 80062a0:	e01a      	b.n	80062d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062a2:	4b09      	ldr	r3, [pc, #36]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80062a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062a6:	4a08      	ldr	r2, [pc, #32]	@ (80062c8 <HAL_RCC_OscConfig+0x280>)
 80062a8:	f023 0301 	bic.w	r3, r3, #1
 80062ac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ae:	f7fe f989 	bl	80045c4 <HAL_GetTick>
 80062b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062b4:	e00a      	b.n	80062cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062b6:	f7fe f985 	bl	80045c4 <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d903      	bls.n	80062cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e15c      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
 80062c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062cc:	4b91      	ldr	r3, [pc, #580]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80062ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062d0:	f003 0302 	and.w	r3, r3, #2
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1ee      	bne.n	80062b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0304 	and.w	r3, r3, #4
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 80a4 	beq.w	800642e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062e6:	4b8b      	ldr	r3, [pc, #556]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80062e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10d      	bne.n	800630e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80062f2:	4b88      	ldr	r3, [pc, #544]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80062f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f6:	4a87      	ldr	r2, [pc, #540]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80062f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80062fe:	4b85      	ldr	r3, [pc, #532]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006306:	60bb      	str	r3, [r7, #8]
 8006308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800630a:	2301      	movs	r3, #1
 800630c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800630e:	4b82      	ldr	r3, [pc, #520]	@ (8006518 <HAL_RCC_OscConfig+0x4d0>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006316:	2b00      	cmp	r3, #0
 8006318:	d118      	bne.n	800634c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800631a:	4b7f      	ldr	r3, [pc, #508]	@ (8006518 <HAL_RCC_OscConfig+0x4d0>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a7e      	ldr	r2, [pc, #504]	@ (8006518 <HAL_RCC_OscConfig+0x4d0>)
 8006320:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006326:	f7fe f94d 	bl	80045c4 <HAL_GetTick>
 800632a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800632c:	e008      	b.n	8006340 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800632e:	f7fe f949 	bl	80045c4 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	2b64      	cmp	r3, #100	@ 0x64
 800633a:	d901      	bls.n	8006340 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e120      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006340:	4b75      	ldr	r3, [pc, #468]	@ (8006518 <HAL_RCC_OscConfig+0x4d0>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f0      	beq.n	800632e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d106      	bne.n	8006362 <HAL_RCC_OscConfig+0x31a>
 8006354:	4b6f      	ldr	r3, [pc, #444]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006358:	4a6e      	ldr	r2, [pc, #440]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800635a:	f043 0301 	orr.w	r3, r3, #1
 800635e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006360:	e02d      	b.n	80063be <HAL_RCC_OscConfig+0x376>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10c      	bne.n	8006384 <HAL_RCC_OscConfig+0x33c>
 800636a:	4b6a      	ldr	r3, [pc, #424]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800636c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800636e:	4a69      	ldr	r2, [pc, #420]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006370:	f023 0301 	bic.w	r3, r3, #1
 8006374:	6713      	str	r3, [r2, #112]	@ 0x70
 8006376:	4b67      	ldr	r3, [pc, #412]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800637a:	4a66      	ldr	r2, [pc, #408]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800637c:	f023 0304 	bic.w	r3, r3, #4
 8006380:	6713      	str	r3, [r2, #112]	@ 0x70
 8006382:	e01c      	b.n	80063be <HAL_RCC_OscConfig+0x376>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	2b05      	cmp	r3, #5
 800638a:	d10c      	bne.n	80063a6 <HAL_RCC_OscConfig+0x35e>
 800638c:	4b61      	ldr	r3, [pc, #388]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800638e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006390:	4a60      	ldr	r2, [pc, #384]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006392:	f043 0304 	orr.w	r3, r3, #4
 8006396:	6713      	str	r3, [r2, #112]	@ 0x70
 8006398:	4b5e      	ldr	r3, [pc, #376]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800639a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639c:	4a5d      	ldr	r2, [pc, #372]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800639e:	f043 0301 	orr.w	r3, r3, #1
 80063a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80063a4:	e00b      	b.n	80063be <HAL_RCC_OscConfig+0x376>
 80063a6:	4b5b      	ldr	r3, [pc, #364]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80063a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063aa:	4a5a      	ldr	r2, [pc, #360]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80063ac:	f023 0301 	bic.w	r3, r3, #1
 80063b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80063b2:	4b58      	ldr	r3, [pc, #352]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80063b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063b6:	4a57      	ldr	r2, [pc, #348]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80063b8:	f023 0304 	bic.w	r3, r3, #4
 80063bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d015      	beq.n	80063f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063c6:	f7fe f8fd 	bl	80045c4 <HAL_GetTick>
 80063ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063cc:	e00a      	b.n	80063e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063ce:	f7fe f8f9 	bl	80045c4 <HAL_GetTick>
 80063d2:	4602      	mov	r2, r0
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063dc:	4293      	cmp	r3, r2
 80063de:	d901      	bls.n	80063e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e0ce      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80063e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063e8:	f003 0302 	and.w	r3, r3, #2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d0ee      	beq.n	80063ce <HAL_RCC_OscConfig+0x386>
 80063f0:	e014      	b.n	800641c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f2:	f7fe f8e7 	bl	80045c4 <HAL_GetTick>
 80063f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063f8:	e00a      	b.n	8006410 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063fa:	f7fe f8e3 	bl	80045c4 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006408:	4293      	cmp	r3, r2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e0b8      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006410:	4b40      	ldr	r3, [pc, #256]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006414:	f003 0302 	and.w	r3, r3, #2
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1ee      	bne.n	80063fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800641c:	7dfb      	ldrb	r3, [r7, #23]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d105      	bne.n	800642e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006422:	4b3c      	ldr	r3, [pc, #240]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006426:	4a3b      	ldr	r2, [pc, #236]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800642c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 80a4 	beq.w	8006580 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006438:	4b36      	ldr	r3, [pc, #216]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f003 030c 	and.w	r3, r3, #12
 8006440:	2b08      	cmp	r3, #8
 8006442:	d06b      	beq.n	800651c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	2b02      	cmp	r3, #2
 800644a:	d149      	bne.n	80064e0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800644c:	4b31      	ldr	r3, [pc, #196]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a30      	ldr	r2, [pc, #192]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006458:	f7fe f8b4 	bl	80045c4 <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006460:	f7fe f8b0 	bl	80045c4 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e087      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006472:	4b28      	ldr	r3, [pc, #160]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f0      	bne.n	8006460 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69da      	ldr	r2, [r3, #28]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	431a      	orrs	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648c:	019b      	lsls	r3, r3, #6
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006494:	085b      	lsrs	r3, r3, #1
 8006496:	3b01      	subs	r3, #1
 8006498:	041b      	lsls	r3, r3, #16
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a0:	061b      	lsls	r3, r3, #24
 80064a2:	4313      	orrs	r3, r2
 80064a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80064aa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064ac:	4b19      	ldr	r3, [pc, #100]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a18      	ldr	r2, [pc, #96]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80064b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b8:	f7fe f884 	bl	80045c4 <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064c0:	f7fe f880 	bl	80045c4 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e057      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064d2:	4b10      	ldr	r3, [pc, #64]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d0f0      	beq.n	80064c0 <HAL_RCC_OscConfig+0x478>
 80064de:	e04f      	b.n	8006580 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 80064e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ec:	f7fe f86a 	bl	80045c4 <HAL_GetTick>
 80064f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80064f2:	e008      	b.n	8006506 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f4:	f7fe f866 	bl	80045c4 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e03d      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006506:	4b03      	ldr	r3, [pc, #12]	@ (8006514 <HAL_RCC_OscConfig+0x4cc>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1f0      	bne.n	80064f4 <HAL_RCC_OscConfig+0x4ac>
 8006512:	e035      	b.n	8006580 <HAL_RCC_OscConfig+0x538>
 8006514:	40023800 	.word	0x40023800
 8006518:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800651c:	4b1b      	ldr	r3, [pc, #108]	@ (800658c <HAL_RCC_OscConfig+0x544>)
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d028      	beq.n	800657c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006534:	429a      	cmp	r2, r3
 8006536:	d121      	bne.n	800657c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006542:	429a      	cmp	r2, r3
 8006544:	d11a      	bne.n	800657c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800654c:	4013      	ands	r3, r2
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006552:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006554:	4293      	cmp	r3, r2
 8006556:	d111      	bne.n	800657c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006562:	085b      	lsrs	r3, r3, #1
 8006564:	3b01      	subs	r3, #1
 8006566:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006568:	429a      	cmp	r2, r3
 800656a:	d107      	bne.n	800657c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006576:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006578:	429a      	cmp	r2, r3
 800657a:	d001      	beq.n	8006580 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e000      	b.n	8006582 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	40023800 	.word	0x40023800

08006590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0d0      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065a8:	4b6a      	ldr	r3, [pc, #424]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 030f 	and.w	r3, r3, #15
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d910      	bls.n	80065d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065b6:	4b67      	ldr	r3, [pc, #412]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f023 020f 	bic.w	r2, r3, #15
 80065be:	4965      	ldr	r1, [pc, #404]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c6:	4b63      	ldr	r3, [pc, #396]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d001      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e0b8      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d020      	beq.n	8006626 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80065f0:	4b59      	ldr	r3, [pc, #356]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	4a58      	ldr	r2, [pc, #352]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 80065f6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80065fa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0308 	and.w	r3, r3, #8
 8006604:	2b00      	cmp	r3, #0
 8006606:	d005      	beq.n	8006614 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006608:	4b53      	ldr	r3, [pc, #332]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	4a52      	ldr	r2, [pc, #328]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 800660e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006612:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006614:	4b50      	ldr	r3, [pc, #320]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	494d      	ldr	r1, [pc, #308]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006622:	4313      	orrs	r3, r2
 8006624:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d040      	beq.n	80066b4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d107      	bne.n	800664a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800663a:	4b47      	ldr	r3, [pc, #284]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006642:	2b00      	cmp	r3, #0
 8006644:	d115      	bne.n	8006672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e07f      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d107      	bne.n	8006662 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006652:	4b41      	ldr	r3, [pc, #260]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d109      	bne.n	8006672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e073      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006662:	4b3d      	ldr	r3, [pc, #244]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e06b      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006672:	4b39      	ldr	r3, [pc, #228]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f023 0203 	bic.w	r2, r3, #3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	4936      	ldr	r1, [pc, #216]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006680:	4313      	orrs	r3, r2
 8006682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006684:	f7fd ff9e 	bl	80045c4 <HAL_GetTick>
 8006688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800668a:	e00a      	b.n	80066a2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800668c:	f7fd ff9a 	bl	80045c4 <HAL_GetTick>
 8006690:	4602      	mov	r2, r0
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	1ad3      	subs	r3, r2, r3
 8006696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800669a:	4293      	cmp	r3, r2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e053      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f003 020c 	and.w	r2, r3, #12
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d1eb      	bne.n	800668c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066b4:	4b27      	ldr	r3, [pc, #156]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 030f 	and.w	r3, r3, #15
 80066bc:	683a      	ldr	r2, [r7, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d210      	bcs.n	80066e4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066c2:	4b24      	ldr	r3, [pc, #144]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f023 020f 	bic.w	r2, r3, #15
 80066ca:	4922      	ldr	r1, [pc, #136]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d2:	4b20      	ldr	r3, [pc, #128]	@ (8006754 <HAL_RCC_ClockConfig+0x1c4>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 030f 	and.w	r3, r3, #15
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d001      	beq.n	80066e4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e032      	b.n	800674a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d008      	beq.n	8006702 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066f0:	4b19      	ldr	r3, [pc, #100]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	4916      	ldr	r1, [pc, #88]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0308 	and.w	r3, r3, #8
 800670a:	2b00      	cmp	r3, #0
 800670c:	d009      	beq.n	8006722 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800670e:	4b12      	ldr	r3, [pc, #72]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	00db      	lsls	r3, r3, #3
 800671c:	490e      	ldr	r1, [pc, #56]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 800671e:	4313      	orrs	r3, r2
 8006720:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006722:	f000 f821 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8006726:	4602      	mov	r2, r0
 8006728:	4b0b      	ldr	r3, [pc, #44]	@ (8006758 <HAL_RCC_ClockConfig+0x1c8>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	091b      	lsrs	r3, r3, #4
 800672e:	f003 030f 	and.w	r3, r3, #15
 8006732:	490a      	ldr	r1, [pc, #40]	@ (800675c <HAL_RCC_ClockConfig+0x1cc>)
 8006734:	5ccb      	ldrb	r3, [r1, r3]
 8006736:	fa22 f303 	lsr.w	r3, r2, r3
 800673a:	4a09      	ldr	r2, [pc, #36]	@ (8006760 <HAL_RCC_ClockConfig+0x1d0>)
 800673c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800673e:	4b09      	ldr	r3, [pc, #36]	@ (8006764 <HAL_RCC_ClockConfig+0x1d4>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f7fd fefa 	bl	800453c <HAL_InitTick>

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	40023c00 	.word	0x40023c00
 8006758:	40023800 	.word	0x40023800
 800675c:	08012208 	.word	0x08012208
 8006760:	2000004c 	.word	0x2000004c
 8006764:	20000050 	.word	0x20000050

08006768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800676c:	b094      	sub	sp, #80	@ 0x50
 800676e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006770:	2300      	movs	r3, #0
 8006772:	647b      	str	r3, [r7, #68]	@ 0x44
 8006774:	2300      	movs	r3, #0
 8006776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006778:	2300      	movs	r3, #0
 800677a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800677c:	2300      	movs	r3, #0
 800677e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006780:	4b79      	ldr	r3, [pc, #484]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f003 030c 	and.w	r3, r3, #12
 8006788:	2b08      	cmp	r3, #8
 800678a:	d00d      	beq.n	80067a8 <HAL_RCC_GetSysClockFreq+0x40>
 800678c:	2b08      	cmp	r3, #8
 800678e:	f200 80e1 	bhi.w	8006954 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006792:	2b00      	cmp	r3, #0
 8006794:	d002      	beq.n	800679c <HAL_RCC_GetSysClockFreq+0x34>
 8006796:	2b04      	cmp	r3, #4
 8006798:	d003      	beq.n	80067a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800679a:	e0db      	b.n	8006954 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800679c:	4b73      	ldr	r3, [pc, #460]	@ (800696c <HAL_RCC_GetSysClockFreq+0x204>)
 800679e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067a0:	e0db      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80067a2:	4b73      	ldr	r3, [pc, #460]	@ (8006970 <HAL_RCC_GetSysClockFreq+0x208>)
 80067a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80067a6:	e0d8      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80067a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80067b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80067b2:	4b6d      	ldr	r3, [pc, #436]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d063      	beq.n	8006886 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067be:	4b6a      	ldr	r3, [pc, #424]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	099b      	lsrs	r3, r3, #6
 80067c4:	2200      	movs	r2, #0
 80067c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80067ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80067d2:	2300      	movs	r3, #0
 80067d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80067d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80067da:	4622      	mov	r2, r4
 80067dc:	462b      	mov	r3, r5
 80067de:	f04f 0000 	mov.w	r0, #0
 80067e2:	f04f 0100 	mov.w	r1, #0
 80067e6:	0159      	lsls	r1, r3, #5
 80067e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067ec:	0150      	lsls	r0, r2, #5
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	4621      	mov	r1, r4
 80067f4:	1a51      	subs	r1, r2, r1
 80067f6:	6139      	str	r1, [r7, #16]
 80067f8:	4629      	mov	r1, r5
 80067fa:	eb63 0301 	sbc.w	r3, r3, r1
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	f04f 0200 	mov.w	r2, #0
 8006804:	f04f 0300 	mov.w	r3, #0
 8006808:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800680c:	4659      	mov	r1, fp
 800680e:	018b      	lsls	r3, r1, #6
 8006810:	4651      	mov	r1, sl
 8006812:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006816:	4651      	mov	r1, sl
 8006818:	018a      	lsls	r2, r1, #6
 800681a:	4651      	mov	r1, sl
 800681c:	ebb2 0801 	subs.w	r8, r2, r1
 8006820:	4659      	mov	r1, fp
 8006822:	eb63 0901 	sbc.w	r9, r3, r1
 8006826:	f04f 0200 	mov.w	r2, #0
 800682a:	f04f 0300 	mov.w	r3, #0
 800682e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006832:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006836:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800683a:	4690      	mov	r8, r2
 800683c:	4699      	mov	r9, r3
 800683e:	4623      	mov	r3, r4
 8006840:	eb18 0303 	adds.w	r3, r8, r3
 8006844:	60bb      	str	r3, [r7, #8]
 8006846:	462b      	mov	r3, r5
 8006848:	eb49 0303 	adc.w	r3, r9, r3
 800684c:	60fb      	str	r3, [r7, #12]
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	f04f 0300 	mov.w	r3, #0
 8006856:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800685a:	4629      	mov	r1, r5
 800685c:	024b      	lsls	r3, r1, #9
 800685e:	4621      	mov	r1, r4
 8006860:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006864:	4621      	mov	r1, r4
 8006866:	024a      	lsls	r2, r1, #9
 8006868:	4610      	mov	r0, r2
 800686a:	4619      	mov	r1, r3
 800686c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800686e:	2200      	movs	r2, #0
 8006870:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006872:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006874:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006878:	f7fa f9fe 	bl	8000c78 <__aeabi_uldivmod>
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	4613      	mov	r3, r2
 8006882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006884:	e058      	b.n	8006938 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006886:	4b38      	ldr	r3, [pc, #224]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	099b      	lsrs	r3, r3, #6
 800688c:	2200      	movs	r2, #0
 800688e:	4618      	mov	r0, r3
 8006890:	4611      	mov	r1, r2
 8006892:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006896:	623b      	str	r3, [r7, #32]
 8006898:	2300      	movs	r3, #0
 800689a:	627b      	str	r3, [r7, #36]	@ 0x24
 800689c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80068a0:	4642      	mov	r2, r8
 80068a2:	464b      	mov	r3, r9
 80068a4:	f04f 0000 	mov.w	r0, #0
 80068a8:	f04f 0100 	mov.w	r1, #0
 80068ac:	0159      	lsls	r1, r3, #5
 80068ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068b2:	0150      	lsls	r0, r2, #5
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	4641      	mov	r1, r8
 80068ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80068be:	4649      	mov	r1, r9
 80068c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80068d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80068d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80068d8:	ebb2 040a 	subs.w	r4, r2, sl
 80068dc:	eb63 050b 	sbc.w	r5, r3, fp
 80068e0:	f04f 0200 	mov.w	r2, #0
 80068e4:	f04f 0300 	mov.w	r3, #0
 80068e8:	00eb      	lsls	r3, r5, #3
 80068ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80068ee:	00e2      	lsls	r2, r4, #3
 80068f0:	4614      	mov	r4, r2
 80068f2:	461d      	mov	r5, r3
 80068f4:	4643      	mov	r3, r8
 80068f6:	18e3      	adds	r3, r4, r3
 80068f8:	603b      	str	r3, [r7, #0]
 80068fa:	464b      	mov	r3, r9
 80068fc:	eb45 0303 	adc.w	r3, r5, r3
 8006900:	607b      	str	r3, [r7, #4]
 8006902:	f04f 0200 	mov.w	r2, #0
 8006906:	f04f 0300 	mov.w	r3, #0
 800690a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800690e:	4629      	mov	r1, r5
 8006910:	028b      	lsls	r3, r1, #10
 8006912:	4621      	mov	r1, r4
 8006914:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006918:	4621      	mov	r1, r4
 800691a:	028a      	lsls	r2, r1, #10
 800691c:	4610      	mov	r0, r2
 800691e:	4619      	mov	r1, r3
 8006920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006922:	2200      	movs	r2, #0
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	61fa      	str	r2, [r7, #28]
 8006928:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800692c:	f7fa f9a4 	bl	8000c78 <__aeabi_uldivmod>
 8006930:	4602      	mov	r2, r0
 8006932:	460b      	mov	r3, r1
 8006934:	4613      	mov	r3, r2
 8006936:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006938:	4b0b      	ldr	r3, [pc, #44]	@ (8006968 <HAL_RCC_GetSysClockFreq+0x200>)
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	0c1b      	lsrs	r3, r3, #16
 800693e:	f003 0303 	and.w	r3, r3, #3
 8006942:	3301      	adds	r3, #1
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006948:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800694a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800694c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006950:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006952:	e002      	b.n	800695a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006954:	4b05      	ldr	r3, [pc, #20]	@ (800696c <HAL_RCC_GetSysClockFreq+0x204>)
 8006956:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006958:	bf00      	nop
    }
  }
  return sysclockfreq;
 800695a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800695c:	4618      	mov	r0, r3
 800695e:	3750      	adds	r7, #80	@ 0x50
 8006960:	46bd      	mov	sp, r7
 8006962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006966:	bf00      	nop
 8006968:	40023800 	.word	0x40023800
 800696c:	00f42400 	.word	0x00f42400
 8006970:	007a1200 	.word	0x007a1200

08006974 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006974:	b480      	push	{r7}
 8006976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006978:	4b03      	ldr	r3, [pc, #12]	@ (8006988 <HAL_RCC_GetHCLKFreq+0x14>)
 800697a:	681b      	ldr	r3, [r3, #0]
}
 800697c:	4618      	mov	r0, r3
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	2000004c 	.word	0x2000004c

0800698c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006990:	f7ff fff0 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 8006994:	4602      	mov	r2, r0
 8006996:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	0a9b      	lsrs	r3, r3, #10
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	4903      	ldr	r1, [pc, #12]	@ (80069b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069a2:	5ccb      	ldrb	r3, [r1, r3]
 80069a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	40023800 	.word	0x40023800
 80069b0:	08012218 	.word	0x08012218

080069b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069b8:	f7ff ffdc 	bl	8006974 <HAL_RCC_GetHCLKFreq>
 80069bc:	4602      	mov	r2, r0
 80069be:	4b05      	ldr	r3, [pc, #20]	@ (80069d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	0b5b      	lsrs	r3, r3, #13
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	4903      	ldr	r1, [pc, #12]	@ (80069d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069ca:	5ccb      	ldrb	r3, [r1, r3]
 80069cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40023800 	.word	0x40023800
 80069d8:	08012218 	.word	0x08012218

080069dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b088      	sub	sp, #32
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80069e4:	2300      	movs	r3, #0
 80069e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80069e8:	2300      	movs	r3, #0
 80069ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80069ec:	2300      	movs	r3, #0
 80069ee:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80069f0:	2300      	movs	r3, #0
 80069f2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80069f4:	2300      	movs	r3, #0
 80069f6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d012      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a04:	4b69      	ldr	r3, [pc, #420]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	4a68      	ldr	r2, [pc, #416]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a0a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006a0e:	6093      	str	r3, [r2, #8]
 8006a10:	4b66      	ldr	r3, [pc, #408]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a12:	689a      	ldr	r2, [r3, #8]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a18:	4964      	ldr	r1, [pc, #400]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d101      	bne.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006a26:	2301      	movs	r3, #1
 8006a28:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d017      	beq.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a36:	4b5d      	ldr	r3, [pc, #372]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a3c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a44:	4959      	ldr	r1, [pc, #356]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a46:	4313      	orrs	r3, r2
 8006a48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a54:	d101      	bne.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006a56:	2301      	movs	r3, #1
 8006a58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006a62:	2301      	movs	r3, #1
 8006a64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d017      	beq.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006a72:	4b4e      	ldr	r3, [pc, #312]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a78:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a80:	494a      	ldr	r1, [pc, #296]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006a82:	4313      	orrs	r3, r2
 8006a84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a90:	d101      	bne.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006a92:	2301      	movs	r3, #1
 8006a94:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d001      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0320 	and.w	r3, r3, #32
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 808b 	beq.w	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006ac0:	4b3a      	ldr	r3, [pc, #232]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac4:	4a39      	ldr	r2, [pc, #228]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8006acc:	4b37      	ldr	r3, [pc, #220]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ad4:	60bb      	str	r3, [r7, #8]
 8006ad6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006ad8:	4b35      	ldr	r3, [pc, #212]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a34      	ldr	r2, [pc, #208]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ade:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ae2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ae4:	f7fd fd6e 	bl	80045c4 <HAL_GetTick>
 8006ae8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006aec:	f7fd fd6a 	bl	80045c4 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b64      	cmp	r3, #100	@ 0x64
 8006af8:	d901      	bls.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e357      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006afe:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d0f0      	beq.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b0a:	4b28      	ldr	r3, [pc, #160]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b12:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d035      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b22:	693a      	ldr	r2, [r7, #16]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d02e      	beq.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b28:	4b20      	ldr	r3, [pc, #128]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b30:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b32:	4b1e      	ldr	r3, [pc, #120]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b36:	4a1d      	ldr	r2, [pc, #116]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b3c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b42:	4a1a      	ldr	r2, [pc, #104]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b48:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006b4a:	4a18      	ldr	r2, [pc, #96]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006b50:	4b16      	ldr	r3, [pc, #88]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d114      	bne.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b5c:	f7fd fd32 	bl	80045c4 <HAL_GetTick>
 8006b60:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b62:	e00a      	b.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b64:	f7fd fd2e 	bl	80045c4 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d901      	bls.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e319      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0ee      	beq.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b92:	d111      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006b94:	4b05      	ldr	r3, [pc, #20]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ba0:	4b04      	ldr	r3, [pc, #16]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006ba2:	400b      	ands	r3, r1
 8006ba4:	4901      	ldr	r1, [pc, #4]	@ (8006bac <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	608b      	str	r3, [r1, #8]
 8006baa:	e00b      	b.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006bac:	40023800 	.word	0x40023800
 8006bb0:	40007000 	.word	0x40007000
 8006bb4:	0ffffcff 	.word	0x0ffffcff
 8006bb8:	4baa      	ldr	r3, [pc, #680]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	4aa9      	ldr	r2, [pc, #676]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bbe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006bc2:	6093      	str	r3, [r2, #8]
 8006bc4:	4ba7      	ldr	r3, [pc, #668]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bc6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bd0:	49a4      	ldr	r1, [pc, #656]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0310 	and.w	r3, r3, #16
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d010      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006be2:	4ba0      	ldr	r3, [pc, #640]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006be4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006be8:	4a9e      	ldr	r2, [pc, #632]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006bf2:	4b9c      	ldr	r3, [pc, #624]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bf4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfc:	4999      	ldr	r1, [pc, #612]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00a      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006c10:	4b94      	ldr	r3, [pc, #592]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c16:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c1e:	4991      	ldr	r1, [pc, #580]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00a      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006c32:	4b8c      	ldr	r3, [pc, #560]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c38:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c40:	4988      	ldr	r1, [pc, #544]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00a      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006c54:	4b83      	ldr	r3, [pc, #524]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c62:	4980      	ldr	r1, [pc, #512]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c64:	4313      	orrs	r3, r2
 8006c66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00a      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c76:	4b7b      	ldr	r3, [pc, #492]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c84:	4977      	ldr	r1, [pc, #476]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c98:	4b72      	ldr	r3, [pc, #456]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9e:	f023 0203 	bic.w	r2, r3, #3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca6:	496f      	ldr	r1, [pc, #444]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cba:	4b6a      	ldr	r3, [pc, #424]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cc0:	f023 020c 	bic.w	r2, r3, #12
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cc8:	4966      	ldr	r1, [pc, #408]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006cdc:	4b61      	ldr	r3, [pc, #388]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cea:	495e      	ldr	r1, [pc, #376]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006cfe:	4b59      	ldr	r3, [pc, #356]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d04:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d0c:	4955      	ldr	r1, [pc, #340]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d20:	4b50      	ldr	r3, [pc, #320]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d26:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d2e:	494d      	ldr	r1, [pc, #308]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006d42:	4b48      	ldr	r3, [pc, #288]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d48:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d50:	4944      	ldr	r1, [pc, #272]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00a      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006d64:	4b3f      	ldr	r3, [pc, #252]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d6a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d72:	493c      	ldr	r1, [pc, #240]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006d86:	4b37      	ldr	r3, [pc, #220]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d94:	4933      	ldr	r1, [pc, #204]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00a      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006da8:	4b2e      	ldr	r3, [pc, #184]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dae:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006db6:	492b      	ldr	r1, [pc, #172]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d011      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006dca:	4b26      	ldr	r3, [pc, #152]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dd0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006dd8:	4922      	ldr	r1, [pc, #136]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006de4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006de8:	d101      	bne.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006dea:	2301      	movs	r3, #1
 8006dec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0308 	and.w	r3, r3, #8
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00a      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e0a:	4b16      	ldr	r3, [pc, #88]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e10:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e18:	4912      	ldr	r1, [pc, #72]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00b      	beq.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e32:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e3c:	4909      	ldr	r1, [pc, #36]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d006      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f000 80d9 	beq.w	800700a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e58:	4b02      	ldr	r3, [pc, #8]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a01      	ldr	r2, [pc, #4]	@ (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006e5e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e62:	e001      	b.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006e64:	40023800 	.word	0x40023800
 8006e68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e6a:	f7fd fbab 	bl	80045c4 <HAL_GetTick>
 8006e6e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e70:	e008      	b.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e72:	f7fd fba7 	bl	80045c4 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	2b64      	cmp	r3, #100	@ 0x64
 8006e7e:	d901      	bls.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e194      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e84:	4b6c      	ldr	r3, [pc, #432]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1f0      	bne.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d021      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d11d      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006ea4:	4b64      	ldr	r3, [pc, #400]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eaa:	0c1b      	lsrs	r3, r3, #16
 8006eac:	f003 0303 	and.w	r3, r3, #3
 8006eb0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006eb2:	4b61      	ldr	r3, [pc, #388]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eb8:	0e1b      	lsrs	r3, r3, #24
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	019a      	lsls	r2, r3, #6
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	041b      	lsls	r3, r3, #16
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	061b      	lsls	r3, r3, #24
 8006ed0:	431a      	orrs	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	071b      	lsls	r3, r3, #28
 8006ed8:	4957      	ldr	r1, [pc, #348]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d004      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ef4:	d00a      	beq.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d02e      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f0a:	d129      	bne.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006f0c:	4b4a      	ldr	r3, [pc, #296]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f12:	0c1b      	lsrs	r3, r3, #16
 8006f14:	f003 0303 	and.w	r3, r3, #3
 8006f18:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f1a:	4b47      	ldr	r3, [pc, #284]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f20:	0f1b      	lsrs	r3, r3, #28
 8006f22:	f003 0307 	and.w	r3, r3, #7
 8006f26:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	019a      	lsls	r2, r3, #6
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	041b      	lsls	r3, r3, #16
 8006f32:	431a      	orrs	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	061b      	lsls	r3, r3, #24
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	071b      	lsls	r3, r3, #28
 8006f40:	493d      	ldr	r1, [pc, #244]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006f48:	4b3b      	ldr	r3, [pc, #236]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f4e:	f023 021f 	bic.w	r2, r3, #31
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f56:	3b01      	subs	r3, #1
 8006f58:	4937      	ldr	r1, [pc, #220]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d01d      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006f6c:	4b32      	ldr	r3, [pc, #200]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f72:	0e1b      	lsrs	r3, r3, #24
 8006f74:	f003 030f 	and.w	r3, r3, #15
 8006f78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f80:	0f1b      	lsrs	r3, r3, #28
 8006f82:	f003 0307 	and.w	r3, r3, #7
 8006f86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	019a      	lsls	r2, r3, #6
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	041b      	lsls	r3, r3, #16
 8006f94:	431a      	orrs	r2, r3
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	061b      	lsls	r3, r3, #24
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	071b      	lsls	r3, r3, #28
 8006fa0:	4925      	ldr	r1, [pc, #148]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d011      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	019a      	lsls	r2, r3, #6
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	041b      	lsls	r3, r3, #16
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	061b      	lsls	r3, r3, #24
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	071b      	lsls	r3, r3, #28
 8006fd0:	4919      	ldr	r1, [pc, #100]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006fd8:	4b17      	ldr	r3, [pc, #92]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a16      	ldr	r2, [pc, #88]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006fde:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fe2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fe4:	f7fd faee 	bl	80045c4 <HAL_GetTick>
 8006fe8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006fea:	e008      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006fec:	f7fd faea 	bl	80045c4 <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	2b64      	cmp	r3, #100	@ 0x64
 8006ff8:	d901      	bls.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e0d7      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007006:	2b00      	cmp	r3, #0
 8007008:	d0f0      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	2b01      	cmp	r3, #1
 800700e:	f040 80cd 	bne.w	80071ac <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007012:	4b09      	ldr	r3, [pc, #36]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a08      	ldr	r2, [pc, #32]	@ (8007038 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800701c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800701e:	f7fd fad1 	bl	80045c4 <HAL_GetTick>
 8007022:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007024:	e00a      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007026:	f7fd facd 	bl	80045c4 <HAL_GetTick>
 800702a:	4602      	mov	r2, r0
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	1ad3      	subs	r3, r2, r3
 8007030:	2b64      	cmp	r3, #100	@ 0x64
 8007032:	d903      	bls.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e0ba      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8007038:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800703c:	4b5e      	ldr	r3, [pc, #376]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007044:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007048:	d0ed      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800705a:	2b00      	cmp	r3, #0
 800705c:	d009      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007066:	2b00      	cmp	r3, #0
 8007068:	d02e      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706e:	2b00      	cmp	r3, #0
 8007070:	d12a      	bne.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007072:	4b51      	ldr	r3, [pc, #324]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007078:	0c1b      	lsrs	r3, r3, #16
 800707a:	f003 0303 	and.w	r3, r3, #3
 800707e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007080:	4b4d      	ldr	r3, [pc, #308]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007086:	0f1b      	lsrs	r3, r3, #28
 8007088:	f003 0307 	and.w	r3, r3, #7
 800708c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	019a      	lsls	r2, r3, #6
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	041b      	lsls	r3, r3, #16
 8007098:	431a      	orrs	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	061b      	lsls	r3, r3, #24
 80070a0:	431a      	orrs	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	071b      	lsls	r3, r3, #28
 80070a6:	4944      	ldr	r1, [pc, #272]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80070ae:	4b42      	ldr	r3, [pc, #264]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80070b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070bc:	3b01      	subs	r3, #1
 80070be:	021b      	lsls	r3, r3, #8
 80070c0:	493d      	ldr	r1, [pc, #244]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d022      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070dc:	d11d      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80070de:	4b36      	ldr	r3, [pc, #216]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80070e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070e4:	0e1b      	lsrs	r3, r3, #24
 80070e6:	f003 030f 	and.w	r3, r3, #15
 80070ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80070ec:	4b32      	ldr	r3, [pc, #200]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80070ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f2:	0f1b      	lsrs	r3, r3, #28
 80070f4:	f003 0307 	and.w	r3, r3, #7
 80070f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	019a      	lsls	r2, r3, #6
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	041b      	lsls	r3, r3, #16
 8007106:	431a      	orrs	r2, r3
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	061b      	lsls	r3, r3, #24
 800710c:	431a      	orrs	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	071b      	lsls	r3, r3, #28
 8007112:	4929      	ldr	r1, [pc, #164]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007114:	4313      	orrs	r3, r2
 8007116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0308 	and.w	r3, r3, #8
 8007122:	2b00      	cmp	r3, #0
 8007124:	d028      	beq.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007126:	4b24      	ldr	r3, [pc, #144]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800712c:	0e1b      	lsrs	r3, r3, #24
 800712e:	f003 030f 	and.w	r3, r3, #15
 8007132:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007134:	4b20      	ldr	r3, [pc, #128]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800713a:	0c1b      	lsrs	r3, r3, #16
 800713c:	f003 0303 	and.w	r3, r3, #3
 8007140:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	019a      	lsls	r2, r3, #6
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	041b      	lsls	r3, r3, #16
 800714c:	431a      	orrs	r2, r3
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	061b      	lsls	r3, r3, #24
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	69db      	ldr	r3, [r3, #28]
 8007158:	071b      	lsls	r3, r3, #28
 800715a:	4917      	ldr	r1, [pc, #92]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800715c:	4313      	orrs	r3, r2
 800715e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007162:	4b15      	ldr	r3, [pc, #84]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007164:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007168:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007170:	4911      	ldr	r1, [pc, #68]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007178:	4b0f      	ldr	r3, [pc, #60]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a0e      	ldr	r2, [pc, #56]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800717e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007182:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007184:	f7fd fa1e 	bl	80045c4 <HAL_GetTick>
 8007188:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800718a:	e008      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800718c:	f7fd fa1a 	bl	80045c4 <HAL_GetTick>
 8007190:	4602      	mov	r2, r0
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	2b64      	cmp	r3, #100	@ 0x64
 8007198:	d901      	bls.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e007      	b.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800719e:	4b06      	ldr	r3, [pc, #24]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071aa:	d1ef      	bne.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3720      	adds	r7, #32
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	40023800 	.word	0x40023800

080071bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e09d      	b.n	800730a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d108      	bne.n	80071e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071de:	d009      	beq.n	80071f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	61da      	str	r2, [r3, #28]
 80071e6:	e005      	b.n	80071f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007200:	b2db      	uxtb	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d106      	bne.n	8007214 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f7fc fc54 	bl	8003abc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2202      	movs	r2, #2
 8007218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800722a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007234:	d902      	bls.n	800723c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007236:	2300      	movs	r3, #0
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	e002      	b.n	8007242 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800723c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007240:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800724a:	d007      	beq.n	800725c <HAL_SPI_Init+0xa0>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007254:	d002      	beq.n	800725c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800726c:	431a      	orrs	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f003 0302 	and.w	r3, r3, #2
 8007276:	431a      	orrs	r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	695b      	ldr	r3, [r3, #20]
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	431a      	orrs	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800728a:	431a      	orrs	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	69db      	ldr	r3, [r3, #28]
 8007290:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007294:	431a      	orrs	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729e:	ea42 0103 	orr.w	r1, r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	430a      	orrs	r2, r1
 80072b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	0c1b      	lsrs	r3, r3, #16
 80072b8:	f003 0204 	and.w	r2, r3, #4
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c0:	f003 0310 	and.w	r3, r3, #16
 80072c4:	431a      	orrs	r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072ca:	f003 0308 	and.w	r3, r3, #8
 80072ce:	431a      	orrs	r2, r3
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80072d8:	ea42 0103 	orr.w	r1, r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	430a      	orrs	r2, r1
 80072e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	69da      	ldr	r2, [r3, #28]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}

08007312 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b088      	sub	sp, #32
 8007316:	af00      	add	r7, sp, #0
 8007318:	60f8      	str	r0, [r7, #12]
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	603b      	str	r3, [r7, #0]
 800731e:	4613      	mov	r3, r2
 8007320:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007322:	2300      	movs	r3, #0
 8007324:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_SPI_Transmit+0x22>
 8007330:	2302      	movs	r3, #2
 8007332:	e15f      	b.n	80075f4 <HAL_SPI_Transmit+0x2e2>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800733c:	f7fd f942 	bl	80045c4 <HAL_GetTick>
 8007340:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007342:	88fb      	ldrh	r3, [r7, #6]
 8007344:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b01      	cmp	r3, #1
 8007350:	d002      	beq.n	8007358 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007352:	2302      	movs	r3, #2
 8007354:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007356:	e148      	b.n	80075ea <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d002      	beq.n	8007364 <HAL_SPI_Transmit+0x52>
 800735e:	88fb      	ldrh	r3, [r7, #6]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007368:	e13f      	b.n	80075ea <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2203      	movs	r2, #3
 800736e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	88fa      	ldrh	r2, [r7, #6]
 8007382:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	88fa      	ldrh	r2, [r7, #6]
 8007388:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2200      	movs	r2, #0
 800738e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2200      	movs	r2, #0
 800739c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073b4:	d10f      	bne.n	80073d6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073e0:	2b40      	cmp	r3, #64	@ 0x40
 80073e2:	d007      	beq.n	80073f4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80073fc:	d94f      	bls.n	800749e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d002      	beq.n	800740c <HAL_SPI_Transmit+0xfa>
 8007406:	8afb      	ldrh	r3, [r7, #22]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d142      	bne.n	8007492 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007410:	881a      	ldrh	r2, [r3, #0]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800741c:	1c9a      	adds	r2, r3, #2
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007426:	b29b      	uxth	r3, r3
 8007428:	3b01      	subs	r3, #1
 800742a:	b29a      	uxth	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007430:	e02f      	b.n	8007492 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f003 0302 	and.w	r3, r3, #2
 800743c:	2b02      	cmp	r3, #2
 800743e:	d112      	bne.n	8007466 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007444:	881a      	ldrh	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007450:	1c9a      	adds	r2, r3, #2
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800745a:	b29b      	uxth	r3, r3
 800745c:	3b01      	subs	r3, #1
 800745e:	b29a      	uxth	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007464:	e015      	b.n	8007492 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007466:	f7fd f8ad 	bl	80045c4 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	683a      	ldr	r2, [r7, #0]
 8007472:	429a      	cmp	r2, r3
 8007474:	d803      	bhi.n	800747e <HAL_SPI_Transmit+0x16c>
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747c:	d102      	bne.n	8007484 <HAL_SPI_Transmit+0x172>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d106      	bne.n	8007492 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007490:	e0ab      	b.n	80075ea <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007496:	b29b      	uxth	r3, r3
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1ca      	bne.n	8007432 <HAL_SPI_Transmit+0x120>
 800749c:	e080      	b.n	80075a0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d002      	beq.n	80074ac <HAL_SPI_Transmit+0x19a>
 80074a6:	8afb      	ldrh	r3, [r7, #22]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d174      	bne.n	8007596 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d912      	bls.n	80074dc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	881a      	ldrh	r2, [r3, #0]
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c6:	1c9a      	adds	r2, r3, #2
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	3b02      	subs	r3, #2
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80074da:	e05c      	b.n	8007596 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	330c      	adds	r3, #12
 80074e6:	7812      	ldrb	r2, [r2, #0]
 80074e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	1c5a      	adds	r2, r3, #1
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	3b01      	subs	r3, #1
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007502:	e048      	b.n	8007596 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	2b02      	cmp	r3, #2
 8007510:	d12b      	bne.n	800756a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007516:	b29b      	uxth	r3, r3
 8007518:	2b01      	cmp	r3, #1
 800751a:	d912      	bls.n	8007542 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007520:	881a      	ldrh	r2, [r3, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800752c:	1c9a      	adds	r2, r3, #2
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007536:	b29b      	uxth	r3, r3
 8007538:	3b02      	subs	r3, #2
 800753a:	b29a      	uxth	r2, r3
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007540:	e029      	b.n	8007596 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	330c      	adds	r3, #12
 800754c:	7812      	ldrb	r2, [r2, #0]
 800754e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007554:	1c5a      	adds	r2, r3, #1
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800755e:	b29b      	uxth	r3, r3
 8007560:	3b01      	subs	r3, #1
 8007562:	b29a      	uxth	r2, r3
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007568:	e015      	b.n	8007596 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800756a:	f7fd f82b 	bl	80045c4 <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d803      	bhi.n	8007582 <HAL_SPI_Transmit+0x270>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007580:	d102      	bne.n	8007588 <HAL_SPI_Transmit+0x276>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d106      	bne.n	8007596 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8007588:	2303      	movs	r3, #3
 800758a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007594:	e029      	b.n	80075ea <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800759a:	b29b      	uxth	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1b1      	bne.n	8007504 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80075a0:	69ba      	ldr	r2, [r7, #24]
 80075a2:	6839      	ldr	r1, [r7, #0]
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f000 fb69 	bl	8007c7c <SPI_EndRxTxTransaction>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d002      	beq.n	80075b6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2220      	movs	r2, #32
 80075b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10a      	bne.n	80075d4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80075be:	2300      	movs	r3, #0
 80075c0:	613b      	str	r3, [r7, #16]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	613b      	str	r3, [r7, #16]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	613b      	str	r3, [r7, #16]
 80075d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d002      	beq.n	80075e2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	77fb      	strb	r3, [r7, #31]
 80075e0:	e003      	b.n	80075ea <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80075f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3720      	adds	r7, #32
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08a      	sub	sp, #40	@ 0x28
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800760a:	2301      	movs	r3, #1
 800760c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_SPI_TransmitReceive+0x26>
 800761e:	2302      	movs	r3, #2
 8007620:	e20a      	b.n	8007a38 <HAL_SPI_TransmitReceive+0x43c>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800762a:	f7fc ffcb 	bl	80045c4 <HAL_GetTick>
 800762e:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007636:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800763e:	887b      	ldrh	r3, [r7, #2]
 8007640:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007642:	887b      	ldrh	r3, [r7, #2]
 8007644:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007646:	7efb      	ldrb	r3, [r7, #27]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d00e      	beq.n	800766a <HAL_SPI_TransmitReceive+0x6e>
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007652:	d106      	bne.n	8007662 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d102      	bne.n	8007662 <HAL_SPI_TransmitReceive+0x66>
 800765c:	7efb      	ldrb	r3, [r7, #27]
 800765e:	2b04      	cmp	r3, #4
 8007660:	d003      	beq.n	800766a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007662:	2302      	movs	r3, #2
 8007664:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007668:	e1e0      	b.n	8007a2c <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d005      	beq.n	800767c <HAL_SPI_TransmitReceive+0x80>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d002      	beq.n	800767c <HAL_SPI_TransmitReceive+0x80>
 8007676:	887b      	ldrh	r3, [r7, #2]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d103      	bne.n	8007684 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007682:	e1d3      	b.n	8007a2c <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800768a:	b2db      	uxtb	r3, r3
 800768c:	2b04      	cmp	r3, #4
 800768e:	d003      	beq.n	8007698 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2205      	movs	r2, #5
 8007694:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	887a      	ldrh	r2, [r7, #2]
 80076a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	887a      	ldrh	r2, [r7, #2]
 80076b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	68ba      	ldr	r2, [r7, #8]
 80076b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	887a      	ldrh	r2, [r7, #2]
 80076be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	887a      	ldrh	r2, [r7, #2]
 80076c4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80076da:	d802      	bhi.n	80076e2 <HAL_SPI_TransmitReceive+0xe6>
 80076dc:	8a3b      	ldrh	r3, [r7, #16]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d908      	bls.n	80076f4 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	685a      	ldr	r2, [r3, #4]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80076f0:	605a      	str	r2, [r3, #4]
 80076f2:	e007      	b.n	8007704 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685a      	ldr	r2, [r3, #4]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007702:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770e:	2b40      	cmp	r3, #64	@ 0x40
 8007710:	d007      	beq.n	8007722 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007720:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800772a:	f240 8081 	bls.w	8007830 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <HAL_SPI_TransmitReceive+0x140>
 8007736:	8a7b      	ldrh	r3, [r7, #18]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d16d      	bne.n	8007818 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	881a      	ldrh	r2, [r3, #0]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774c:	1c9a      	adds	r2, r3, #2
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007756:	b29b      	uxth	r3, r3
 8007758:	3b01      	subs	r3, #1
 800775a:	b29a      	uxth	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007760:	e05a      	b.n	8007818 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f003 0302 	and.w	r3, r3, #2
 800776c:	2b02      	cmp	r3, #2
 800776e:	d11b      	bne.n	80077a8 <HAL_SPI_TransmitReceive+0x1ac>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007774:	b29b      	uxth	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d016      	beq.n	80077a8 <HAL_SPI_TransmitReceive+0x1ac>
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	2b01      	cmp	r3, #1
 800777e:	d113      	bne.n	80077a8 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007784:	881a      	ldrh	r2, [r3, #0]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007790:	1c9a      	adds	r2, r3, #2
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800779a:	b29b      	uxth	r3, r3
 800779c:	3b01      	subs	r3, #1
 800779e:	b29a      	uxth	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077a4:	2300      	movs	r3, #0
 80077a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d11c      	bne.n	80077f0 <HAL_SPI_TransmitReceive+0x1f4>
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80077bc:	b29b      	uxth	r3, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d016      	beq.n	80077f0 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68da      	ldr	r2, [r3, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077cc:	b292      	uxth	r2, r2
 80077ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077d4:	1c9a      	adds	r2, r3, #2
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	3b01      	subs	r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077ec:	2301      	movs	r3, #1
 80077ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80077f0:	f7fc fee8 	bl	80045c4 <HAL_GetTick>
 80077f4:	4602      	mov	r2, r0
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d80b      	bhi.n	8007818 <HAL_SPI_TransmitReceive+0x21c>
 8007800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007806:	d007      	beq.n	8007818 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007816:	e109      	b.n	8007a2c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800781c:	b29b      	uxth	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d19f      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x166>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007828:	b29b      	uxth	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d199      	bne.n	8007762 <HAL_SPI_TransmitReceive+0x166>
 800782e:	e0e3      	b.n	80079f8 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d003      	beq.n	8007840 <HAL_SPI_TransmitReceive+0x244>
 8007838:	8a7b      	ldrh	r3, [r7, #18]
 800783a:	2b01      	cmp	r3, #1
 800783c:	f040 80cf 	bne.w	80079de <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007844:	b29b      	uxth	r3, r3
 8007846:	2b01      	cmp	r3, #1
 8007848:	d912      	bls.n	8007870 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800784e:	881a      	ldrh	r2, [r3, #0]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785a:	1c9a      	adds	r2, r3, #2
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007864:	b29b      	uxth	r3, r3
 8007866:	3b02      	subs	r3, #2
 8007868:	b29a      	uxth	r2, r3
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800786e:	e0b6      	b.n	80079de <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	330c      	adds	r3, #12
 800787a:	7812      	ldrb	r2, [r2, #0]
 800787c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007882:	1c5a      	adds	r2, r3, #1
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007896:	e0a2      	b.n	80079de <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 0302 	and.w	r3, r3, #2
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d134      	bne.n	8007910 <HAL_SPI_TransmitReceive+0x314>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d02f      	beq.n	8007910 <HAL_SPI_TransmitReceive+0x314>
 80078b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d12c      	bne.n	8007910 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d912      	bls.n	80078e6 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c4:	881a      	ldrh	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078d0:	1c9a      	adds	r2, r3, #2
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078da:	b29b      	uxth	r3, r3
 80078dc:	3b02      	subs	r3, #2
 80078de:	b29a      	uxth	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078e4:	e012      	b.n	800790c <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	330c      	adds	r3, #12
 80078f0:	7812      	ldrb	r2, [r2, #0]
 80078f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f8:	1c5a      	adds	r2, r3, #1
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007902:	b29b      	uxth	r3, r3
 8007904:	3b01      	subs	r3, #1
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b01      	cmp	r3, #1
 800791c:	d148      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x3b4>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007924:	b29b      	uxth	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d042      	beq.n	80079b0 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007930:	b29b      	uxth	r3, r3
 8007932:	2b01      	cmp	r3, #1
 8007934:	d923      	bls.n	800797e <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68da      	ldr	r2, [r3, #12]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007940:	b292      	uxth	r2, r2
 8007942:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007948:	1c9a      	adds	r2, r3, #2
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007954:	b29b      	uxth	r3, r3
 8007956:	3b02      	subs	r3, #2
 8007958:	b29a      	uxth	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007966:	b29b      	uxth	r3, r3
 8007968:	2b01      	cmp	r3, #1
 800796a:	d81f      	bhi.n	80079ac <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	685a      	ldr	r2, [r3, #4]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800797a:	605a      	str	r2, [r3, #4]
 800797c:	e016      	b.n	80079ac <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f103 020c 	add.w	r2, r3, #12
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798a:	7812      	ldrb	r2, [r2, #0]
 800798c:	b2d2      	uxtb	r2, r2
 800798e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007994:	1c5a      	adds	r2, r3, #1
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	3b01      	subs	r3, #1
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80079ac:	2301      	movs	r3, #1
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80079b0:	f7fc fe08 	bl	80045c4 <HAL_GetTick>
 80079b4:	4602      	mov	r2, r0
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079bc:	429a      	cmp	r2, r3
 80079be:	d803      	bhi.n	80079c8 <HAL_SPI_TransmitReceive+0x3cc>
 80079c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c6:	d102      	bne.n	80079ce <HAL_SPI_TransmitReceive+0x3d2>
 80079c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d107      	bne.n	80079de <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80079ce:	2303      	movs	r3, #3
 80079d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80079dc:	e026      	b.n	8007a2c <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f47f af57 	bne.w	8007898 <HAL_SPI_TransmitReceive+0x29c>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f47f af50 	bne.w	8007898 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079f8:	69fa      	ldr	r2, [r7, #28]
 80079fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 f93d 	bl	8007c7c <SPI_EndRxTxTransaction>
 8007a02:	4603      	mov	r3, r0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d005      	beq.n	8007a14 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2220      	movs	r2, #32
 8007a12:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d003      	beq.n	8007a24 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a22:	e003      	b.n	8007a2c <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007a34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3728      	adds	r7, #40	@ 0x28
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b088      	sub	sp, #32
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	603b      	str	r3, [r7, #0]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a50:	f7fc fdb8 	bl	80045c4 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a58:	1a9b      	subs	r3, r3, r2
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a60:	f7fc fdb0 	bl	80045c4 <HAL_GetTick>
 8007a64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a66:	4b39      	ldr	r3, [pc, #228]	@ (8007b4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	015b      	lsls	r3, r3, #5
 8007a6c:	0d1b      	lsrs	r3, r3, #20
 8007a6e:	69fa      	ldr	r2, [r7, #28]
 8007a70:	fb02 f303 	mul.w	r3, r2, r3
 8007a74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a76:	e054      	b.n	8007b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7e:	d050      	beq.n	8007b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a80:	f7fc fda0 	bl	80045c4 <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	69fa      	ldr	r2, [r7, #28]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d902      	bls.n	8007a96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d13d      	bne.n	8007b12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685a      	ldr	r2, [r3, #4]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007aa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007aae:	d111      	bne.n	8007ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ab8:	d004      	beq.n	8007ac4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ac2:	d107      	bne.n	8007ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ad2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007adc:	d10f      	bne.n	8007afe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007aec:	601a      	str	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007afc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e017      	b.n	8007b42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d101      	bne.n	8007b1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	689a      	ldr	r2, [r3, #8]
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	bf0c      	ite	eq
 8007b32:	2301      	moveq	r3, #1
 8007b34:	2300      	movne	r3, #0
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	461a      	mov	r2, r3
 8007b3a:	79fb      	ldrb	r3, [r7, #7]
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d19b      	bne.n	8007a78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3720      	adds	r7, #32
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	2000004c 	.word	0x2000004c

08007b50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08a      	sub	sp, #40	@ 0x28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
 8007b5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007b62:	f7fc fd2f 	bl	80045c4 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	4413      	add	r3, r2
 8007b70:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007b72:	f7fc fd27 	bl	80045c4 <HAL_GetTick>
 8007b76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	330c      	adds	r3, #12
 8007b7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007b80:	4b3d      	ldr	r3, [pc, #244]	@ (8007c78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	4613      	mov	r3, r2
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	00da      	lsls	r2, r3, #3
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	0d1b      	lsrs	r3, r3, #20
 8007b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b92:	fb02 f303 	mul.w	r3, r2, r3
 8007b96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007b98:	e060      	b.n	8007c5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007ba0:	d107      	bne.n	8007bb2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d104      	bne.n	8007bb2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007ba8:	69fb      	ldr	r3, [r7, #28]
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007bb0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb8:	d050      	beq.n	8007c5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007bba:	f7fc fd03 	bl	80045c4 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d902      	bls.n	8007bd0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d13d      	bne.n	8007c4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685a      	ldr	r2, [r3, #4]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007bde:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007be8:	d111      	bne.n	8007c0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bf2:	d004      	beq.n	8007bfe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bfc:	d107      	bne.n	8007c0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c16:	d10f      	bne.n	8007c38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c26:	601a      	str	r2, [r3, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e010      	b.n	8007c6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007c52:	2300      	movs	r3, #0
 8007c54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	3b01      	subs	r3, #1
 8007c5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	4013      	ands	r3, r2
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d196      	bne.n	8007b9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007c6c:	2300      	movs	r3, #0
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3728      	adds	r7, #40	@ 0x28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	2000004c 	.word	0x2000004c

08007c7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b088      	sub	sp, #32
 8007c80:	af02      	add	r7, sp, #8
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f7ff ff5b 	bl	8007b50 <SPI_WaitFifoStateUntilTimeout>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d007      	beq.n	8007cb0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca4:	f043 0220 	orr.w	r2, r3, #32
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007cac:	2303      	movs	r3, #3
 8007cae:	e046      	b.n	8007d3e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007cb0:	4b25      	ldr	r3, [pc, #148]	@ (8007d48 <SPI_EndRxTxTransaction+0xcc>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a25      	ldr	r2, [pc, #148]	@ (8007d4c <SPI_EndRxTxTransaction+0xd0>)
 8007cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cba:	0d5b      	lsrs	r3, r3, #21
 8007cbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007cc0:	fb02 f303 	mul.w	r3, r2, r3
 8007cc4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cce:	d112      	bne.n	8007cf6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	9300      	str	r3, [sp, #0]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	2180      	movs	r1, #128	@ 0x80
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f7ff feb0 	bl	8007a40 <SPI_WaitFlagStateUntilTimeout>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d016      	beq.n	8007d14 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cea:	f043 0220 	orr.w	r2, r3, #32
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007cf2:	2303      	movs	r3, #3
 8007cf4:	e023      	b.n	8007d3e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00a      	beq.n	8007d12 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d0c:	2b80      	cmp	r3, #128	@ 0x80
 8007d0e:	d0f2      	beq.n	8007cf6 <SPI_EndRxTxTransaction+0x7a>
 8007d10:	e000      	b.n	8007d14 <SPI_EndRxTxTransaction+0x98>
        break;
 8007d12:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f7ff ff15 	bl	8007b50 <SPI_WaitFifoStateUntilTimeout>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d007      	beq.n	8007d3c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d30:	f043 0220 	orr.w	r2, r3, #32
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e000      	b.n	8007d3e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3718      	adds	r7, #24
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	2000004c 	.word	0x2000004c
 8007d4c:	165e9f81 	.word	0x165e9f81

08007d50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e049      	b.n	8007df6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d106      	bne.n	8007d7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7fb ff02 	bl	8003b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3304      	adds	r3, #4
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	4610      	mov	r0, r2
 8007d90:	f001 f876 	bl	8008e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3708      	adds	r7, #8
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
	...

08007e00 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d001      	beq.n	8007e18 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e04c      	b.n	8007eb2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2202      	movs	r2, #2
 8007e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a26      	ldr	r2, [pc, #152]	@ (8007ec0 <HAL_TIM_Base_Start+0xc0>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d022      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e32:	d01d      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a22      	ldr	r2, [pc, #136]	@ (8007ec4 <HAL_TIM_Base_Start+0xc4>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d018      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a21      	ldr	r2, [pc, #132]	@ (8007ec8 <HAL_TIM_Base_Start+0xc8>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d013      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ecc <HAL_TIM_Base_Start+0xcc>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d00e      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a1e      	ldr	r2, [pc, #120]	@ (8007ed0 <HAL_TIM_Base_Start+0xd0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d009      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a1c      	ldr	r2, [pc, #112]	@ (8007ed4 <HAL_TIM_Base_Start+0xd4>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d004      	beq.n	8007e70 <HAL_TIM_Base_Start+0x70>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed8 <HAL_TIM_Base_Start+0xd8>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d115      	bne.n	8007e9c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689a      	ldr	r2, [r3, #8]
 8007e76:	4b19      	ldr	r3, [pc, #100]	@ (8007edc <HAL_TIM_Base_Start+0xdc>)
 8007e78:	4013      	ands	r3, r2
 8007e7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b06      	cmp	r3, #6
 8007e80:	d015      	beq.n	8007eae <HAL_TIM_Base_Start+0xae>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e88:	d011      	beq.n	8007eae <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f042 0201 	orr.w	r2, r2, #1
 8007e98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e9a:	e008      	b.n	8007eae <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f042 0201 	orr.w	r2, r2, #1
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	e000      	b.n	8007eb0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3714      	adds	r7, #20
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	40010000 	.word	0x40010000
 8007ec4:	40000400 	.word	0x40000400
 8007ec8:	40000800 	.word	0x40000800
 8007ecc:	40000c00 	.word	0x40000c00
 8007ed0:	40010400 	.word	0x40010400
 8007ed4:	40014000 	.word	0x40014000
 8007ed8:	40001800 	.word	0x40001800
 8007edc:	00010007 	.word	0x00010007

08007ee0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6a1a      	ldr	r2, [r3, #32]
 8007eee:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10f      	bne.n	8007f18 <HAL_TIM_Base_Stop+0x38>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	6a1a      	ldr	r2, [r3, #32]
 8007efe:	f240 4344 	movw	r3, #1092	@ 0x444
 8007f02:	4013      	ands	r3, r2
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d107      	bne.n	8007f18 <HAL_TIM_Base_Stop+0x38>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0201 	bic.w	r2, r2, #1
 8007f16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	370c      	adds	r7, #12
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b082      	sub	sp, #8
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d101      	bne.n	8007f40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	e049      	b.n	8007fd4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d106      	bne.n	8007f5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f7fb fee3 	bl	8003d20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2202      	movs	r2, #2
 8007f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	3304      	adds	r3, #4
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	4610      	mov	r0, r2
 8007f6e:	f000 ff87 	bl	8008e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2201      	movs	r2, #1
 8007f76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d109      	bne.n	8008000 <HAL_TIM_PWM_Start+0x24>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	bf14      	ite	ne
 8007ff8:	2301      	movne	r3, #1
 8007ffa:	2300      	moveq	r3, #0
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	e03c      	b.n	800807a <HAL_TIM_PWM_Start+0x9e>
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	2b04      	cmp	r3, #4
 8008004:	d109      	bne.n	800801a <HAL_TIM_PWM_Start+0x3e>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b01      	cmp	r3, #1
 8008010:	bf14      	ite	ne
 8008012:	2301      	movne	r3, #1
 8008014:	2300      	moveq	r3, #0
 8008016:	b2db      	uxtb	r3, r3
 8008018:	e02f      	b.n	800807a <HAL_TIM_PWM_Start+0x9e>
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	2b08      	cmp	r3, #8
 800801e:	d109      	bne.n	8008034 <HAL_TIM_PWM_Start+0x58>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008026:	b2db      	uxtb	r3, r3
 8008028:	2b01      	cmp	r3, #1
 800802a:	bf14      	ite	ne
 800802c:	2301      	movne	r3, #1
 800802e:	2300      	moveq	r3, #0
 8008030:	b2db      	uxtb	r3, r3
 8008032:	e022      	b.n	800807a <HAL_TIM_PWM_Start+0x9e>
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b0c      	cmp	r3, #12
 8008038:	d109      	bne.n	800804e <HAL_TIM_PWM_Start+0x72>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b01      	cmp	r3, #1
 8008044:	bf14      	ite	ne
 8008046:	2301      	movne	r3, #1
 8008048:	2300      	moveq	r3, #0
 800804a:	b2db      	uxtb	r3, r3
 800804c:	e015      	b.n	800807a <HAL_TIM_PWM_Start+0x9e>
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	2b10      	cmp	r3, #16
 8008052:	d109      	bne.n	8008068 <HAL_TIM_PWM_Start+0x8c>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800805a:	b2db      	uxtb	r3, r3
 800805c:	2b01      	cmp	r3, #1
 800805e:	bf14      	ite	ne
 8008060:	2301      	movne	r3, #1
 8008062:	2300      	moveq	r3, #0
 8008064:	b2db      	uxtb	r3, r3
 8008066:	e008      	b.n	800807a <HAL_TIM_PWM_Start+0x9e>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800806e:	b2db      	uxtb	r3, r3
 8008070:	2b01      	cmp	r3, #1
 8008072:	bf14      	ite	ne
 8008074:	2301      	movne	r3, #1
 8008076:	2300      	moveq	r3, #0
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d001      	beq.n	8008082 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e092      	b.n	80081a8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d104      	bne.n	8008092 <HAL_TIM_PWM_Start+0xb6>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2202      	movs	r2, #2
 800808c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008090:	e023      	b.n	80080da <HAL_TIM_PWM_Start+0xfe>
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b04      	cmp	r3, #4
 8008096:	d104      	bne.n	80080a2 <HAL_TIM_PWM_Start+0xc6>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2202      	movs	r2, #2
 800809c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080a0:	e01b      	b.n	80080da <HAL_TIM_PWM_Start+0xfe>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b08      	cmp	r3, #8
 80080a6:	d104      	bne.n	80080b2 <HAL_TIM_PWM_Start+0xd6>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2202      	movs	r2, #2
 80080ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80080b0:	e013      	b.n	80080da <HAL_TIM_PWM_Start+0xfe>
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b0c      	cmp	r3, #12
 80080b6:	d104      	bne.n	80080c2 <HAL_TIM_PWM_Start+0xe6>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2202      	movs	r2, #2
 80080bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80080c0:	e00b      	b.n	80080da <HAL_TIM_PWM_Start+0xfe>
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	2b10      	cmp	r3, #16
 80080c6:	d104      	bne.n	80080d2 <HAL_TIM_PWM_Start+0xf6>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2202      	movs	r2, #2
 80080cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080d0:	e003      	b.n	80080da <HAL_TIM_PWM_Start+0xfe>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2202      	movs	r2, #2
 80080d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2201      	movs	r2, #1
 80080e0:	6839      	ldr	r1, [r7, #0]
 80080e2:	4618      	mov	r0, r3
 80080e4:	f001 fa70 	bl	80095c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a30      	ldr	r2, [pc, #192]	@ (80081b0 <HAL_TIM_PWM_Start+0x1d4>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d004      	beq.n	80080fc <HAL_TIM_PWM_Start+0x120>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a2f      	ldr	r2, [pc, #188]	@ (80081b4 <HAL_TIM_PWM_Start+0x1d8>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d101      	bne.n	8008100 <HAL_TIM_PWM_Start+0x124>
 80080fc:	2301      	movs	r3, #1
 80080fe:	e000      	b.n	8008102 <HAL_TIM_PWM_Start+0x126>
 8008100:	2300      	movs	r3, #0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d007      	beq.n	8008116 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008114:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a25      	ldr	r2, [pc, #148]	@ (80081b0 <HAL_TIM_PWM_Start+0x1d4>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d022      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008128:	d01d      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a22      	ldr	r2, [pc, #136]	@ (80081b8 <HAL_TIM_PWM_Start+0x1dc>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d018      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a20      	ldr	r2, [pc, #128]	@ (80081bc <HAL_TIM_PWM_Start+0x1e0>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d013      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a1f      	ldr	r2, [pc, #124]	@ (80081c0 <HAL_TIM_PWM_Start+0x1e4>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00e      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a19      	ldr	r2, [pc, #100]	@ (80081b4 <HAL_TIM_PWM_Start+0x1d8>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d009      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a1b      	ldr	r2, [pc, #108]	@ (80081c4 <HAL_TIM_PWM_Start+0x1e8>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d004      	beq.n	8008166 <HAL_TIM_PWM_Start+0x18a>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a19      	ldr	r2, [pc, #100]	@ (80081c8 <HAL_TIM_PWM_Start+0x1ec>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d115      	bne.n	8008192 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689a      	ldr	r2, [r3, #8]
 800816c:	4b17      	ldr	r3, [pc, #92]	@ (80081cc <HAL_TIM_PWM_Start+0x1f0>)
 800816e:	4013      	ands	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2b06      	cmp	r3, #6
 8008176:	d015      	beq.n	80081a4 <HAL_TIM_PWM_Start+0x1c8>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800817e:	d011      	beq.n	80081a4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f042 0201 	orr.w	r2, r2, #1
 800818e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008190:	e008      	b.n	80081a4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f042 0201 	orr.w	r2, r2, #1
 80081a0:	601a      	str	r2, [r3, #0]
 80081a2:	e000      	b.n	80081a6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	40010000 	.word	0x40010000
 80081b4:	40010400 	.word	0x40010400
 80081b8:	40000400 	.word	0x40000400
 80081bc:	40000800 	.word	0x40000800
 80081c0:	40000c00 	.word	0x40000c00
 80081c4:	40014000 	.word	0x40014000
 80081c8:	40001800 	.word	0x40001800
 80081cc:	00010007 	.word	0x00010007

080081d0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081da:	2300      	movs	r3, #0
 80081dc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d109      	bne.n	80081f8 <HAL_TIM_PWM_Start_IT+0x28>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	bf14      	ite	ne
 80081f0:	2301      	movne	r3, #1
 80081f2:	2300      	moveq	r3, #0
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	e03c      	b.n	8008272 <HAL_TIM_PWM_Start_IT+0xa2>
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	2b04      	cmp	r3, #4
 80081fc:	d109      	bne.n	8008212 <HAL_TIM_PWM_Start_IT+0x42>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b01      	cmp	r3, #1
 8008208:	bf14      	ite	ne
 800820a:	2301      	movne	r3, #1
 800820c:	2300      	moveq	r3, #0
 800820e:	b2db      	uxtb	r3, r3
 8008210:	e02f      	b.n	8008272 <HAL_TIM_PWM_Start_IT+0xa2>
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	2b08      	cmp	r3, #8
 8008216:	d109      	bne.n	800822c <HAL_TIM_PWM_Start_IT+0x5c>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800821e:	b2db      	uxtb	r3, r3
 8008220:	2b01      	cmp	r3, #1
 8008222:	bf14      	ite	ne
 8008224:	2301      	movne	r3, #1
 8008226:	2300      	moveq	r3, #0
 8008228:	b2db      	uxtb	r3, r3
 800822a:	e022      	b.n	8008272 <HAL_TIM_PWM_Start_IT+0xa2>
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2b0c      	cmp	r3, #12
 8008230:	d109      	bne.n	8008246 <HAL_TIM_PWM_Start_IT+0x76>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b01      	cmp	r3, #1
 800823c:	bf14      	ite	ne
 800823e:	2301      	movne	r3, #1
 8008240:	2300      	moveq	r3, #0
 8008242:	b2db      	uxtb	r3, r3
 8008244:	e015      	b.n	8008272 <HAL_TIM_PWM_Start_IT+0xa2>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b10      	cmp	r3, #16
 800824a:	d109      	bne.n	8008260 <HAL_TIM_PWM_Start_IT+0x90>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008252:	b2db      	uxtb	r3, r3
 8008254:	2b01      	cmp	r3, #1
 8008256:	bf14      	ite	ne
 8008258:	2301      	movne	r3, #1
 800825a:	2300      	moveq	r3, #0
 800825c:	b2db      	uxtb	r3, r3
 800825e:	e008      	b.n	8008272 <HAL_TIM_PWM_Start_IT+0xa2>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b01      	cmp	r3, #1
 800826a:	bf14      	ite	ne
 800826c:	2301      	movne	r3, #1
 800826e:	2300      	moveq	r3, #0
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e0dd      	b.n	8008436 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d104      	bne.n	800828a <HAL_TIM_PWM_Start_IT+0xba>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008288:	e023      	b.n	80082d2 <HAL_TIM_PWM_Start_IT+0x102>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	2b04      	cmp	r3, #4
 800828e:	d104      	bne.n	800829a <HAL_TIM_PWM_Start_IT+0xca>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2202      	movs	r2, #2
 8008294:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008298:	e01b      	b.n	80082d2 <HAL_TIM_PWM_Start_IT+0x102>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b08      	cmp	r3, #8
 800829e:	d104      	bne.n	80082aa <HAL_TIM_PWM_Start_IT+0xda>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2202      	movs	r2, #2
 80082a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80082a8:	e013      	b.n	80082d2 <HAL_TIM_PWM_Start_IT+0x102>
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b0c      	cmp	r3, #12
 80082ae:	d104      	bne.n	80082ba <HAL_TIM_PWM_Start_IT+0xea>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80082b8:	e00b      	b.n	80082d2 <HAL_TIM_PWM_Start_IT+0x102>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b10      	cmp	r3, #16
 80082be:	d104      	bne.n	80082ca <HAL_TIM_PWM_Start_IT+0xfa>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80082c8:	e003      	b.n	80082d2 <HAL_TIM_PWM_Start_IT+0x102>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2202      	movs	r2, #2
 80082ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b0c      	cmp	r3, #12
 80082d6:	d841      	bhi.n	800835c <HAL_TIM_PWM_Start_IT+0x18c>
 80082d8:	a201      	add	r2, pc, #4	@ (adr r2, 80082e0 <HAL_TIM_PWM_Start_IT+0x110>)
 80082da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082de:	bf00      	nop
 80082e0:	08008315 	.word	0x08008315
 80082e4:	0800835d 	.word	0x0800835d
 80082e8:	0800835d 	.word	0x0800835d
 80082ec:	0800835d 	.word	0x0800835d
 80082f0:	08008327 	.word	0x08008327
 80082f4:	0800835d 	.word	0x0800835d
 80082f8:	0800835d 	.word	0x0800835d
 80082fc:	0800835d 	.word	0x0800835d
 8008300:	08008339 	.word	0x08008339
 8008304:	0800835d 	.word	0x0800835d
 8008308:	0800835d 	.word	0x0800835d
 800830c:	0800835d 	.word	0x0800835d
 8008310:	0800834b 	.word	0x0800834b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f042 0202 	orr.w	r2, r2, #2
 8008322:	60da      	str	r2, [r3, #12]
      break;
 8008324:	e01d      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	68da      	ldr	r2, [r3, #12]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0204 	orr.w	r2, r2, #4
 8008334:	60da      	str	r2, [r3, #12]
      break;
 8008336:	e014      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68da      	ldr	r2, [r3, #12]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f042 0208 	orr.w	r2, r2, #8
 8008346:	60da      	str	r2, [r3, #12]
      break;
 8008348:	e00b      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68da      	ldr	r2, [r3, #12]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f042 0210 	orr.w	r2, r2, #16
 8008358:	60da      	str	r2, [r3, #12]
      break;
 800835a:	e002      	b.n	8008362 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800835c:	2301      	movs	r3, #1
 800835e:	73fb      	strb	r3, [r7, #15]
      break;
 8008360:	bf00      	nop
  }

  if (status == HAL_OK)
 8008362:	7bfb      	ldrb	r3, [r7, #15]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d165      	bne.n	8008434 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2201      	movs	r2, #1
 800836e:	6839      	ldr	r1, [r7, #0]
 8008370:	4618      	mov	r0, r3
 8008372:	f001 f929 	bl	80095c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a31      	ldr	r2, [pc, #196]	@ (8008440 <HAL_TIM_PWM_Start_IT+0x270>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d004      	beq.n	800838a <HAL_TIM_PWM_Start_IT+0x1ba>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a2f      	ldr	r2, [pc, #188]	@ (8008444 <HAL_TIM_PWM_Start_IT+0x274>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d101      	bne.n	800838e <HAL_TIM_PWM_Start_IT+0x1be>
 800838a:	2301      	movs	r3, #1
 800838c:	e000      	b.n	8008390 <HAL_TIM_PWM_Start_IT+0x1c0>
 800838e:	2300      	movs	r3, #0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80083a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a25      	ldr	r2, [pc, #148]	@ (8008440 <HAL_TIM_PWM_Start_IT+0x270>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d022      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b6:	d01d      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a22      	ldr	r2, [pc, #136]	@ (8008448 <HAL_TIM_PWM_Start_IT+0x278>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d018      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a21      	ldr	r2, [pc, #132]	@ (800844c <HAL_TIM_PWM_Start_IT+0x27c>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d013      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a1f      	ldr	r2, [pc, #124]	@ (8008450 <HAL_TIM_PWM_Start_IT+0x280>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d00e      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a1a      	ldr	r2, [pc, #104]	@ (8008444 <HAL_TIM_PWM_Start_IT+0x274>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d009      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a1b      	ldr	r2, [pc, #108]	@ (8008454 <HAL_TIM_PWM_Start_IT+0x284>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d004      	beq.n	80083f4 <HAL_TIM_PWM_Start_IT+0x224>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008458 <HAL_TIM_PWM_Start_IT+0x288>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d115      	bne.n	8008420 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	689a      	ldr	r2, [r3, #8]
 80083fa:	4b18      	ldr	r3, [pc, #96]	@ (800845c <HAL_TIM_PWM_Start_IT+0x28c>)
 80083fc:	4013      	ands	r3, r2
 80083fe:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2b06      	cmp	r3, #6
 8008404:	d015      	beq.n	8008432 <HAL_TIM_PWM_Start_IT+0x262>
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800840c:	d011      	beq.n	8008432 <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f042 0201 	orr.w	r2, r2, #1
 800841c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800841e:	e008      	b.n	8008432 <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f042 0201 	orr.w	r2, r2, #1
 800842e:	601a      	str	r2, [r3, #0]
 8008430:	e000      	b.n	8008434 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008432:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008434:	7bfb      	ldrb	r3, [r7, #15]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	40010000 	.word	0x40010000
 8008444:	40010400 	.word	0x40010400
 8008448:	40000400 	.word	0x40000400
 800844c:	40000800 	.word	0x40000800
 8008450:	40000c00 	.word	0x40000c00
 8008454:	40014000 	.word	0x40014000
 8008458:	40001800 	.word	0x40001800
 800845c:	00010007 	.word	0x00010007

08008460 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	2b0c      	cmp	r3, #12
 8008472:	d841      	bhi.n	80084f8 <HAL_TIM_PWM_Stop_IT+0x98>
 8008474:	a201      	add	r2, pc, #4	@ (adr r2, 800847c <HAL_TIM_PWM_Stop_IT+0x1c>)
 8008476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800847a:	bf00      	nop
 800847c:	080084b1 	.word	0x080084b1
 8008480:	080084f9 	.word	0x080084f9
 8008484:	080084f9 	.word	0x080084f9
 8008488:	080084f9 	.word	0x080084f9
 800848c:	080084c3 	.word	0x080084c3
 8008490:	080084f9 	.word	0x080084f9
 8008494:	080084f9 	.word	0x080084f9
 8008498:	080084f9 	.word	0x080084f9
 800849c:	080084d5 	.word	0x080084d5
 80084a0:	080084f9 	.word	0x080084f9
 80084a4:	080084f9 	.word	0x080084f9
 80084a8:	080084f9 	.word	0x080084f9
 80084ac:	080084e7 	.word	0x080084e7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0202 	bic.w	r2, r2, #2
 80084be:	60da      	str	r2, [r3, #12]
      break;
 80084c0:	e01d      	b.n	80084fe <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f022 0204 	bic.w	r2, r2, #4
 80084d0:	60da      	str	r2, [r3, #12]
      break;
 80084d2:	e014      	b.n	80084fe <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68da      	ldr	r2, [r3, #12]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f022 0208 	bic.w	r2, r2, #8
 80084e2:	60da      	str	r2, [r3, #12]
      break;
 80084e4:	e00b      	b.n	80084fe <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68da      	ldr	r2, [r3, #12]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f022 0210 	bic.w	r2, r2, #16
 80084f4:	60da      	str	r2, [r3, #12]
      break;
 80084f6:	e002      	b.n	80084fe <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	73fb      	strb	r3, [r7, #15]
      break;
 80084fc:	bf00      	nop
  }

  if (status == HAL_OK)
 80084fe:	7bfb      	ldrb	r3, [r7, #15]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d171      	bne.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2200      	movs	r2, #0
 800850a:	6839      	ldr	r1, [r7, #0]
 800850c:	4618      	mov	r0, r3
 800850e:	f001 f85b 	bl	80095c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a37      	ldr	r2, [pc, #220]	@ (80085f4 <HAL_TIM_PWM_Stop_IT+0x194>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d004      	beq.n	8008526 <HAL_TIM_PWM_Stop_IT+0xc6>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a35      	ldr	r2, [pc, #212]	@ (80085f8 <HAL_TIM_PWM_Stop_IT+0x198>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d101      	bne.n	800852a <HAL_TIM_PWM_Stop_IT+0xca>
 8008526:	2301      	movs	r3, #1
 8008528:	e000      	b.n	800852c <HAL_TIM_PWM_Stop_IT+0xcc>
 800852a:	2300      	movs	r3, #0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d017      	beq.n	8008560 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6a1a      	ldr	r2, [r3, #32]
 8008536:	f241 1311 	movw	r3, #4369	@ 0x1111
 800853a:	4013      	ands	r3, r2
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10f      	bne.n	8008560 <HAL_TIM_PWM_Stop_IT+0x100>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	6a1a      	ldr	r2, [r3, #32]
 8008546:	f240 4344 	movw	r3, #1092	@ 0x444
 800854a:	4013      	ands	r3, r2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d107      	bne.n	8008560 <HAL_TIM_PWM_Stop_IT+0x100>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800855e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6a1a      	ldr	r2, [r3, #32]
 8008566:	f241 1311 	movw	r3, #4369	@ 0x1111
 800856a:	4013      	ands	r3, r2
 800856c:	2b00      	cmp	r3, #0
 800856e:	d10f      	bne.n	8008590 <HAL_TIM_PWM_Stop_IT+0x130>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6a1a      	ldr	r2, [r3, #32]
 8008576:	f240 4344 	movw	r3, #1092	@ 0x444
 800857a:	4013      	ands	r3, r2
 800857c:	2b00      	cmp	r3, #0
 800857e:	d107      	bne.n	8008590 <HAL_TIM_PWM_Stop_IT+0x130>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f022 0201 	bic.w	r2, r2, #1
 800858e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d104      	bne.n	80085a0 <HAL_TIM_PWM_Stop_IT+0x140>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2201      	movs	r2, #1
 800859a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800859e:	e023      	b.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	2b04      	cmp	r3, #4
 80085a4:	d104      	bne.n	80085b0 <HAL_TIM_PWM_Stop_IT+0x150>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80085ae:	e01b      	b.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	2b08      	cmp	r3, #8
 80085b4:	d104      	bne.n	80085c0 <HAL_TIM_PWM_Stop_IT+0x160>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2201      	movs	r2, #1
 80085ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80085be:	e013      	b.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	2b0c      	cmp	r3, #12
 80085c4:	d104      	bne.n	80085d0 <HAL_TIM_PWM_Stop_IT+0x170>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80085ce:	e00b      	b.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	2b10      	cmp	r3, #16
 80085d4:	d104      	bne.n	80085e0 <HAL_TIM_PWM_Stop_IT+0x180>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2201      	movs	r2, #1
 80085da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80085de:	e003      	b.n	80085e8 <HAL_TIM_PWM_Stop_IT+0x188>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80085e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	40010000 	.word	0x40010000
 80085f8:	40010400 	.word	0x40010400

080085fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b086      	sub	sp, #24
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e08f      	b.n	8008730 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	d106      	bne.n	800862a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f7fb fb2f 	bl	8003c88 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2202      	movs	r2, #2
 800862e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	6899      	ldr	r1, [r3, #8]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	4b3e      	ldr	r3, [pc, #248]	@ (8008738 <HAL_TIM_Encoder_Init+0x13c>)
 800863e:	400b      	ands	r3, r1
 8008640:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	3304      	adds	r3, #4
 800864a:	4619      	mov	r1, r3
 800864c:	4610      	mov	r0, r2
 800864e:	f000 fc17 	bl	8008e80 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	6a1b      	ldr	r3, [r3, #32]
 8008668:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008674:	693a      	ldr	r2, [r7, #16]
 8008676:	4b31      	ldr	r3, [pc, #196]	@ (800873c <HAL_TIM_Encoder_Init+0x140>)
 8008678:	4013      	ands	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	689a      	ldr	r2, [r3, #8]
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	699b      	ldr	r3, [r3, #24]
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	4313      	orrs	r3, r2
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	4313      	orrs	r3, r2
 800868c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	4b2b      	ldr	r3, [pc, #172]	@ (8008740 <HAL_TIM_Encoder_Init+0x144>)
 8008692:	4013      	ands	r3, r2
 8008694:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008696:	693a      	ldr	r2, [r7, #16]
 8008698:	4b2a      	ldr	r3, [pc, #168]	@ (8008744 <HAL_TIM_Encoder_Init+0x148>)
 800869a:	4013      	ands	r3, r2
 800869c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	68da      	ldr	r2, [r3, #12]
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	021b      	lsls	r3, r3, #8
 80086a8:	4313      	orrs	r3, r2
 80086aa:	693a      	ldr	r2, [r7, #16]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	011a      	lsls	r2, r3, #4
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	031b      	lsls	r3, r3, #12
 80086bc:	4313      	orrs	r3, r2
 80086be:	693a      	ldr	r2, [r7, #16]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80086ca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80086d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	695b      	ldr	r3, [r3, #20]
 80086dc:	011b      	lsls	r3, r3, #4
 80086de:	4313      	orrs	r3, r2
 80086e0:	68fa      	ldr	r2, [r7, #12]
 80086e2:	4313      	orrs	r3, r2
 80086e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2201      	movs	r2, #1
 800870a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2201      	movs	r2, #1
 800871a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2201      	movs	r2, #1
 8008722:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3718      	adds	r7, #24
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	fffebff8 	.word	0xfffebff8
 800873c:	fffffcfc 	.word	0xfffffcfc
 8008740:	fffff3f3 	.word	0xfffff3f3
 8008744:	ffff0f0f 	.word	0xffff0f0f

08008748 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008758:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008760:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008768:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008770:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d110      	bne.n	800879a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008778:	7bfb      	ldrb	r3, [r7, #15]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d102      	bne.n	8008784 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800877e:	7b7b      	ldrb	r3, [r7, #13]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d001      	beq.n	8008788 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008784:	2301      	movs	r3, #1
 8008786:	e069      	b.n	800885c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2202      	movs	r2, #2
 8008794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008798:	e031      	b.n	80087fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	2b04      	cmp	r3, #4
 800879e:	d110      	bne.n	80087c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087a0:	7bbb      	ldrb	r3, [r7, #14]
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d102      	bne.n	80087ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087a6:	7b3b      	ldrb	r3, [r7, #12]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d001      	beq.n	80087b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e055      	b.n	800885c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2202      	movs	r2, #2
 80087b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087c0:	e01d      	b.n	80087fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087c2:	7bfb      	ldrb	r3, [r7, #15]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d108      	bne.n	80087da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80087c8:	7bbb      	ldrb	r3, [r7, #14]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d105      	bne.n	80087da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087ce:	7b7b      	ldrb	r3, [r7, #13]
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d102      	bne.n	80087da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80087d4:	7b3b      	ldrb	r3, [r7, #12]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d001      	beq.n	80087de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e03e      	b.n	800885c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2202      	movs	r2, #2
 80087e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2202      	movs	r2, #2
 80087ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2202      	movs	r2, #2
 80087fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d003      	beq.n	800880c <HAL_TIM_Encoder_Start+0xc4>
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	2b04      	cmp	r3, #4
 8008808:	d008      	beq.n	800881c <HAL_TIM_Encoder_Start+0xd4>
 800880a:	e00f      	b.n	800882c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2201      	movs	r2, #1
 8008812:	2100      	movs	r1, #0
 8008814:	4618      	mov	r0, r3
 8008816:	f000 fed7 	bl	80095c8 <TIM_CCxChannelCmd>
      break;
 800881a:	e016      	b.n	800884a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2201      	movs	r2, #1
 8008822:	2104      	movs	r1, #4
 8008824:	4618      	mov	r0, r3
 8008826:	f000 fecf 	bl	80095c8 <TIM_CCxChannelCmd>
      break;
 800882a:	e00e      	b.n	800884a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2201      	movs	r2, #1
 8008832:	2100      	movs	r1, #0
 8008834:	4618      	mov	r0, r3
 8008836:	f000 fec7 	bl	80095c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2201      	movs	r2, #1
 8008840:	2104      	movs	r1, #4
 8008842:	4618      	mov	r0, r3
 8008844:	f000 fec0 	bl	80095c8 <TIM_CCxChannelCmd>
      break;
 8008848:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f042 0201 	orr.w	r2, r2, #1
 8008858:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3710      	adds	r7, #16
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	68db      	ldr	r3, [r3, #12]
 8008872:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	691b      	ldr	r3, [r3, #16]
 800887a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	f003 0302 	and.w	r3, r3, #2
 8008882:	2b00      	cmp	r3, #0
 8008884:	d020      	beq.n	80088c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b00      	cmp	r3, #0
 800888e:	d01b      	beq.n	80088c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f06f 0202 	mvn.w	r2, #2
 8008898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	f003 0303 	and.w	r3, r3, #3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d003      	beq.n	80088b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 fad2 	bl	8008e58 <HAL_TIM_IC_CaptureCallback>
 80088b4:	e005      	b.n	80088c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fac4 	bl	8008e44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f7f8 fd3f 	bl	8001340 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	f003 0304 	and.w	r3, r3, #4
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d020      	beq.n	8008914 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f003 0304 	and.w	r3, r3, #4
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01b      	beq.n	8008914 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f06f 0204 	mvn.w	r2, #4
 80088e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2202      	movs	r2, #2
 80088ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	699b      	ldr	r3, [r3, #24]
 80088f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d003      	beq.n	8008902 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 faac 	bl	8008e58 <HAL_TIM_IC_CaptureCallback>
 8008900:	e005      	b.n	800890e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fa9e 	bl	8008e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f7f8 fd19 	bl	8001340 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	f003 0308 	and.w	r3, r3, #8
 800891a:	2b00      	cmp	r3, #0
 800891c:	d020      	beq.n	8008960 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f003 0308 	and.w	r3, r3, #8
 8008924:	2b00      	cmp	r3, #0
 8008926:	d01b      	beq.n	8008960 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f06f 0208 	mvn.w	r2, #8
 8008930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2204      	movs	r2, #4
 8008936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	69db      	ldr	r3, [r3, #28]
 800893e:	f003 0303 	and.w	r3, r3, #3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d003      	beq.n	800894e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fa86 	bl	8008e58 <HAL_TIM_IC_CaptureCallback>
 800894c:	e005      	b.n	800895a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 fa78 	bl	8008e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f7f8 fcf3 	bl	8001340 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	f003 0310 	and.w	r3, r3, #16
 8008966:	2b00      	cmp	r3, #0
 8008968:	d020      	beq.n	80089ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f003 0310 	and.w	r3, r3, #16
 8008970:	2b00      	cmp	r3, #0
 8008972:	d01b      	beq.n	80089ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f06f 0210 	mvn.w	r2, #16
 800897c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2208      	movs	r2, #8
 8008982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	69db      	ldr	r3, [r3, #28]
 800898a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fa60 	bl	8008e58 <HAL_TIM_IC_CaptureCallback>
 8008998:	e005      	b.n	80089a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 fa52 	bl	8008e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f7f8 fccd 	bl	8001340 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f003 0301 	and.w	r3, r3, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00c      	beq.n	80089d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f003 0301 	and.w	r3, r3, #1
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d007      	beq.n	80089d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f06f 0201 	mvn.w	r2, #1
 80089c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fa30 	bl	8008e30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d104      	bne.n	80089e4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00c      	beq.n	80089fe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d007      	beq.n	80089fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80089f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 fea3 	bl	8009744 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00c      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d007      	beq.n	8008a22 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fe9b 	bl	8009758 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d00c      	beq.n	8008a46 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d007      	beq.n	8008a46 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 fa13 	bl	8008e6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	f003 0320 	and.w	r3, r3, #32
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00c      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d007      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f06f 0220 	mvn.w	r2, #32
 8008a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fe63 	bl	8009730 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a6a:	bf00      	nop
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
	...

08008a74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b086      	sub	sp, #24
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a80:	2300      	movs	r3, #0
 8008a82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d101      	bne.n	8008a92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a8e:	2302      	movs	r3, #2
 8008a90:	e0ff      	b.n	8008c92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2201      	movs	r2, #1
 8008a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b14      	cmp	r3, #20
 8008a9e:	f200 80f0 	bhi.w	8008c82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8008aa8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa8:	08008afd 	.word	0x08008afd
 8008aac:	08008c83 	.word	0x08008c83
 8008ab0:	08008c83 	.word	0x08008c83
 8008ab4:	08008c83 	.word	0x08008c83
 8008ab8:	08008b3d 	.word	0x08008b3d
 8008abc:	08008c83 	.word	0x08008c83
 8008ac0:	08008c83 	.word	0x08008c83
 8008ac4:	08008c83 	.word	0x08008c83
 8008ac8:	08008b7f 	.word	0x08008b7f
 8008acc:	08008c83 	.word	0x08008c83
 8008ad0:	08008c83 	.word	0x08008c83
 8008ad4:	08008c83 	.word	0x08008c83
 8008ad8:	08008bbf 	.word	0x08008bbf
 8008adc:	08008c83 	.word	0x08008c83
 8008ae0:	08008c83 	.word	0x08008c83
 8008ae4:	08008c83 	.word	0x08008c83
 8008ae8:	08008c01 	.word	0x08008c01
 8008aec:	08008c83 	.word	0x08008c83
 8008af0:	08008c83 	.word	0x08008c83
 8008af4:	08008c83 	.word	0x08008c83
 8008af8:	08008c41 	.word	0x08008c41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68b9      	ldr	r1, [r7, #8]
 8008b02:	4618      	mov	r0, r3
 8008b04:	f000 fa68 	bl	8008fd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	699a      	ldr	r2, [r3, #24]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f042 0208 	orr.w	r2, r2, #8
 8008b16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	699a      	ldr	r2, [r3, #24]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f022 0204 	bic.w	r2, r2, #4
 8008b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	6999      	ldr	r1, [r3, #24]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	691a      	ldr	r2, [r3, #16]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	430a      	orrs	r2, r1
 8008b38:	619a      	str	r2, [r3, #24]
      break;
 8008b3a:	e0a5      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68b9      	ldr	r1, [r7, #8]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 faba 	bl	80090bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	699a      	ldr	r2, [r3, #24]
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	699a      	ldr	r2, [r3, #24]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	6999      	ldr	r1, [r3, #24]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	021a      	lsls	r2, r3, #8
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	619a      	str	r2, [r3, #24]
      break;
 8008b7c:	e084      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68b9      	ldr	r1, [r7, #8]
 8008b84:	4618      	mov	r0, r3
 8008b86:	f000 fb11 	bl	80091ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	69da      	ldr	r2, [r3, #28]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f042 0208 	orr.w	r2, r2, #8
 8008b98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	69da      	ldr	r2, [r3, #28]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 0204 	bic.w	r2, r2, #4
 8008ba8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	69d9      	ldr	r1, [r3, #28]
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	691a      	ldr	r2, [r3, #16]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	61da      	str	r2, [r3, #28]
      break;
 8008bbc:	e064      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68b9      	ldr	r1, [r7, #8]
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 fb67 	bl	8009298 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	69da      	ldr	r2, [r3, #28]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	69da      	ldr	r2, [r3, #28]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	69d9      	ldr	r1, [r3, #28]
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	021a      	lsls	r2, r3, #8
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	430a      	orrs	r2, r1
 8008bfc:	61da      	str	r2, [r3, #28]
      break;
 8008bfe:	e043      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68b9      	ldr	r1, [r7, #8]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 fb9e 	bl	8009348 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0208 	orr.w	r2, r2, #8
 8008c1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f022 0204 	bic.w	r2, r2, #4
 8008c2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008c3e:	e023      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	68b9      	ldr	r1, [r7, #8]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 fbd0 	bl	80093ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	021a      	lsls	r2, r3, #8
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008c80:	e002      	b.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008c82:	2301      	movs	r3, #1
 8008c84:	75fb      	strb	r3, [r7, #23]
      break;
 8008c86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3718      	adds	r7, #24
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop

08008c9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b084      	sub	sp, #16
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d101      	bne.n	8008cb8 <HAL_TIM_ConfigClockSource+0x1c>
 8008cb4:	2302      	movs	r3, #2
 8008cb6:	e0b4      	b.n	8008e22 <HAL_TIM_ConfigClockSource+0x186>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	4b56      	ldr	r3, [pc, #344]	@ (8008e2c <HAL_TIM_ConfigClockSource+0x190>)
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cf0:	d03e      	beq.n	8008d70 <HAL_TIM_ConfigClockSource+0xd4>
 8008cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cf6:	f200 8087 	bhi.w	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cfe:	f000 8086 	beq.w	8008e0e <HAL_TIM_ConfigClockSource+0x172>
 8008d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d06:	d87f      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d08:	2b70      	cmp	r3, #112	@ 0x70
 8008d0a:	d01a      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0xa6>
 8008d0c:	2b70      	cmp	r3, #112	@ 0x70
 8008d0e:	d87b      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d10:	2b60      	cmp	r3, #96	@ 0x60
 8008d12:	d050      	beq.n	8008db6 <HAL_TIM_ConfigClockSource+0x11a>
 8008d14:	2b60      	cmp	r3, #96	@ 0x60
 8008d16:	d877      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d18:	2b50      	cmp	r3, #80	@ 0x50
 8008d1a:	d03c      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0xfa>
 8008d1c:	2b50      	cmp	r3, #80	@ 0x50
 8008d1e:	d873      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d20:	2b40      	cmp	r3, #64	@ 0x40
 8008d22:	d058      	beq.n	8008dd6 <HAL_TIM_ConfigClockSource+0x13a>
 8008d24:	2b40      	cmp	r3, #64	@ 0x40
 8008d26:	d86f      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d28:	2b30      	cmp	r3, #48	@ 0x30
 8008d2a:	d064      	beq.n	8008df6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d2c:	2b30      	cmp	r3, #48	@ 0x30
 8008d2e:	d86b      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d30:	2b20      	cmp	r3, #32
 8008d32:	d060      	beq.n	8008df6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d34:	2b20      	cmp	r3, #32
 8008d36:	d867      	bhi.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d05c      	beq.n	8008df6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d3c:	2b10      	cmp	r3, #16
 8008d3e:	d05a      	beq.n	8008df6 <HAL_TIM_ConfigClockSource+0x15a>
 8008d40:	e062      	b.n	8008e08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d52:	f000 fc19 	bl	8009588 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	68ba      	ldr	r2, [r7, #8]
 8008d6c:	609a      	str	r2, [r3, #8]
      break;
 8008d6e:	e04f      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d80:	f000 fc02 	bl	8009588 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	689a      	ldr	r2, [r3, #8]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d92:	609a      	str	r2, [r3, #8]
      break;
 8008d94:	e03c      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008da2:	461a      	mov	r2, r3
 8008da4:	f000 fb76 	bl	8009494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2150      	movs	r1, #80	@ 0x50
 8008dae:	4618      	mov	r0, r3
 8008db0:	f000 fbcf 	bl	8009552 <TIM_ITRx_SetConfig>
      break;
 8008db4:	e02c      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	f000 fb95 	bl	80094f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2160      	movs	r1, #96	@ 0x60
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 fbbf 	bl	8009552 <TIM_ITRx_SetConfig>
      break;
 8008dd4:	e01c      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008de2:	461a      	mov	r2, r3
 8008de4:	f000 fb56 	bl	8009494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2140      	movs	r1, #64	@ 0x40
 8008dee:	4618      	mov	r0, r3
 8008df0:	f000 fbaf 	bl	8009552 <TIM_ITRx_SetConfig>
      break;
 8008df4:	e00c      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	4610      	mov	r0, r2
 8008e02:	f000 fba6 	bl	8009552 <TIM_ITRx_SetConfig>
      break;
 8008e06:	e003      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e0c:	e000      	b.n	8008e10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3710      	adds	r7, #16
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	fffeff88 	.word	0xfffeff88

08008e30 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008e38:	bf00      	nop
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e4c:	bf00      	nop
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr

08008e6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4a46      	ldr	r2, [pc, #280]	@ (8008fac <TIM_Base_SetConfig+0x12c>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d013      	beq.n	8008ec0 <TIM_Base_SetConfig+0x40>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e9e:	d00f      	beq.n	8008ec0 <TIM_Base_SetConfig+0x40>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4a43      	ldr	r2, [pc, #268]	@ (8008fb0 <TIM_Base_SetConfig+0x130>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d00b      	beq.n	8008ec0 <TIM_Base_SetConfig+0x40>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	4a42      	ldr	r2, [pc, #264]	@ (8008fb4 <TIM_Base_SetConfig+0x134>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d007      	beq.n	8008ec0 <TIM_Base_SetConfig+0x40>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	4a41      	ldr	r2, [pc, #260]	@ (8008fb8 <TIM_Base_SetConfig+0x138>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d003      	beq.n	8008ec0 <TIM_Base_SetConfig+0x40>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	4a40      	ldr	r2, [pc, #256]	@ (8008fbc <TIM_Base_SetConfig+0x13c>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d108      	bne.n	8008ed2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ec6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	4a35      	ldr	r2, [pc, #212]	@ (8008fac <TIM_Base_SetConfig+0x12c>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d02b      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ee0:	d027      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	4a32      	ldr	r2, [pc, #200]	@ (8008fb0 <TIM_Base_SetConfig+0x130>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d023      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4a31      	ldr	r2, [pc, #196]	@ (8008fb4 <TIM_Base_SetConfig+0x134>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d01f      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a30      	ldr	r2, [pc, #192]	@ (8008fb8 <TIM_Base_SetConfig+0x138>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d01b      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a2f      	ldr	r2, [pc, #188]	@ (8008fbc <TIM_Base_SetConfig+0x13c>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d017      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a2e      	ldr	r2, [pc, #184]	@ (8008fc0 <TIM_Base_SetConfig+0x140>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d013      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8008fc4 <TIM_Base_SetConfig+0x144>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d00f      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a2c      	ldr	r2, [pc, #176]	@ (8008fc8 <TIM_Base_SetConfig+0x148>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d00b      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a2b      	ldr	r2, [pc, #172]	@ (8008fcc <TIM_Base_SetConfig+0x14c>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d007      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a2a      	ldr	r2, [pc, #168]	@ (8008fd0 <TIM_Base_SetConfig+0x150>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d003      	beq.n	8008f32 <TIM_Base_SetConfig+0xb2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a29      	ldr	r2, [pc, #164]	@ (8008fd4 <TIM_Base_SetConfig+0x154>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d108      	bne.n	8008f44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	695b      	ldr	r3, [r3, #20]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	689a      	ldr	r2, [r3, #8]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a10      	ldr	r2, [pc, #64]	@ (8008fac <TIM_Base_SetConfig+0x12c>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d003      	beq.n	8008f78 <TIM_Base_SetConfig+0xf8>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a12      	ldr	r2, [pc, #72]	@ (8008fbc <TIM_Base_SetConfig+0x13c>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d103      	bne.n	8008f80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	691a      	ldr	r2, [r3, #16]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	691b      	ldr	r3, [r3, #16]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d105      	bne.n	8008f9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	f023 0201 	bic.w	r2, r3, #1
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	611a      	str	r2, [r3, #16]
  }
}
 8008f9e:	bf00      	nop
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop
 8008fac:	40010000 	.word	0x40010000
 8008fb0:	40000400 	.word	0x40000400
 8008fb4:	40000800 	.word	0x40000800
 8008fb8:	40000c00 	.word	0x40000c00
 8008fbc:	40010400 	.word	0x40010400
 8008fc0:	40014000 	.word	0x40014000
 8008fc4:	40014400 	.word	0x40014400
 8008fc8:	40014800 	.word	0x40014800
 8008fcc:	40001800 	.word	0x40001800
 8008fd0:	40001c00 	.word	0x40001c00
 8008fd4:	40002000 	.word	0x40002000

08008fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b087      	sub	sp, #28
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
 8008fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a1b      	ldr	r3, [r3, #32]
 8008fec:	f023 0201 	bic.w	r2, r3, #1
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	699b      	ldr	r3, [r3, #24]
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	4b2b      	ldr	r3, [pc, #172]	@ (80090b0 <TIM_OC1_SetConfig+0xd8>)
 8009004:	4013      	ands	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0303 	bic.w	r3, r3, #3
 800900e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	4313      	orrs	r3, r2
 8009018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	f023 0302 	bic.w	r3, r3, #2
 8009020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	4313      	orrs	r3, r2
 800902a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a21      	ldr	r2, [pc, #132]	@ (80090b4 <TIM_OC1_SetConfig+0xdc>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d003      	beq.n	800903c <TIM_OC1_SetConfig+0x64>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a20      	ldr	r2, [pc, #128]	@ (80090b8 <TIM_OC1_SetConfig+0xe0>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d10c      	bne.n	8009056 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	f023 0308 	bic.w	r3, r3, #8
 8009042:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	697a      	ldr	r2, [r7, #20]
 800904a:	4313      	orrs	r3, r2
 800904c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	f023 0304 	bic.w	r3, r3, #4
 8009054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a16      	ldr	r2, [pc, #88]	@ (80090b4 <TIM_OC1_SetConfig+0xdc>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d003      	beq.n	8009066 <TIM_OC1_SetConfig+0x8e>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a15      	ldr	r2, [pc, #84]	@ (80090b8 <TIM_OC1_SetConfig+0xe0>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d111      	bne.n	800908a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800906c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	4313      	orrs	r3, r2
 8009088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	693a      	ldr	r2, [r7, #16]
 800908e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685a      	ldr	r2, [r3, #4]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	621a      	str	r2, [r3, #32]
}
 80090a4:	bf00      	nop
 80090a6:	371c      	adds	r7, #28
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	fffeff8f 	.word	0xfffeff8f
 80090b4:	40010000 	.word	0x40010000
 80090b8:	40010400 	.word	0x40010400

080090bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	f023 0210 	bic.w	r2, r3, #16
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	699b      	ldr	r3, [r3, #24]
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090e4:	68fa      	ldr	r2, [r7, #12]
 80090e6:	4b2e      	ldr	r3, [pc, #184]	@ (80091a0 <TIM_OC2_SetConfig+0xe4>)
 80090e8:	4013      	ands	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	021b      	lsls	r3, r3, #8
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	4313      	orrs	r3, r2
 80090fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f023 0320 	bic.w	r3, r3, #32
 8009106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	011b      	lsls	r3, r3, #4
 800910e:	697a      	ldr	r2, [r7, #20]
 8009110:	4313      	orrs	r3, r2
 8009112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a23      	ldr	r2, [pc, #140]	@ (80091a4 <TIM_OC2_SetConfig+0xe8>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d003      	beq.n	8009124 <TIM_OC2_SetConfig+0x68>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a22      	ldr	r2, [pc, #136]	@ (80091a8 <TIM_OC2_SetConfig+0xec>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d10d      	bne.n	8009140 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800912a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	011b      	lsls	r3, r3, #4
 8009132:	697a      	ldr	r2, [r7, #20]
 8009134:	4313      	orrs	r3, r2
 8009136:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800913e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a18      	ldr	r2, [pc, #96]	@ (80091a4 <TIM_OC2_SetConfig+0xe8>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d003      	beq.n	8009150 <TIM_OC2_SetConfig+0x94>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a17      	ldr	r2, [pc, #92]	@ (80091a8 <TIM_OC2_SetConfig+0xec>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d113      	bne.n	8009178 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009156:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800915e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	693a      	ldr	r2, [r7, #16]
 8009168:	4313      	orrs	r3, r2
 800916a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	4313      	orrs	r3, r2
 8009176:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	693a      	ldr	r2, [r7, #16]
 800917c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	685a      	ldr	r2, [r3, #4]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	697a      	ldr	r2, [r7, #20]
 8009190:	621a      	str	r2, [r3, #32]
}
 8009192:	bf00      	nop
 8009194:	371c      	adds	r7, #28
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
 800919e:	bf00      	nop
 80091a0:	feff8fff 	.word	0xfeff8fff
 80091a4:	40010000 	.word	0x40010000
 80091a8:	40010400 	.word	0x40010400

080091ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b087      	sub	sp, #28
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	69db      	ldr	r3, [r3, #28]
 80091d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091d4:	68fa      	ldr	r2, [r7, #12]
 80091d6:	4b2d      	ldr	r3, [pc, #180]	@ (800928c <TIM_OC3_SetConfig+0xe0>)
 80091d8:	4013      	ands	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0303 	bic.w	r3, r3, #3
 80091e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	689b      	ldr	r3, [r3, #8]
 80091fa:	021b      	lsls	r3, r3, #8
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	4313      	orrs	r3, r2
 8009200:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	4a22      	ldr	r2, [pc, #136]	@ (8009290 <TIM_OC3_SetConfig+0xe4>)
 8009206:	4293      	cmp	r3, r2
 8009208:	d003      	beq.n	8009212 <TIM_OC3_SetConfig+0x66>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	4a21      	ldr	r2, [pc, #132]	@ (8009294 <TIM_OC3_SetConfig+0xe8>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d10d      	bne.n	800922e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009218:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	021b      	lsls	r3, r3, #8
 8009220:	697a      	ldr	r2, [r7, #20]
 8009222:	4313      	orrs	r3, r2
 8009224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800922c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a17      	ldr	r2, [pc, #92]	@ (8009290 <TIM_OC3_SetConfig+0xe4>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d003      	beq.n	800923e <TIM_OC3_SetConfig+0x92>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a16      	ldr	r2, [pc, #88]	@ (8009294 <TIM_OC3_SetConfig+0xe8>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d113      	bne.n	8009266 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800924c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	695b      	ldr	r3, [r3, #20]
 8009252:	011b      	lsls	r3, r3, #4
 8009254:	693a      	ldr	r2, [r7, #16]
 8009256:	4313      	orrs	r3, r2
 8009258:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	699b      	ldr	r3, [r3, #24]
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	693a      	ldr	r2, [r7, #16]
 8009262:	4313      	orrs	r3, r2
 8009264:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	693a      	ldr	r2, [r7, #16]
 800926a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	68fa      	ldr	r2, [r7, #12]
 8009270:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	685a      	ldr	r2, [r3, #4]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	697a      	ldr	r2, [r7, #20]
 800927e:	621a      	str	r2, [r3, #32]
}
 8009280:	bf00      	nop
 8009282:	371c      	adds	r7, #28
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr
 800928c:	fffeff8f 	.word	0xfffeff8f
 8009290:	40010000 	.word	0x40010000
 8009294:	40010400 	.word	0x40010400

08009298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009298:	b480      	push	{r7}
 800929a:	b087      	sub	sp, #28
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	69db      	ldr	r3, [r3, #28]
 80092be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092c0:	68fa      	ldr	r2, [r7, #12]
 80092c2:	4b1e      	ldr	r3, [pc, #120]	@ (800933c <TIM_OC4_SetConfig+0xa4>)
 80092c4:	4013      	ands	r3, r2
 80092c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	021b      	lsls	r3, r3, #8
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	4313      	orrs	r3, r2
 80092da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	031b      	lsls	r3, r3, #12
 80092ea:	693a      	ldr	r2, [r7, #16]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a13      	ldr	r2, [pc, #76]	@ (8009340 <TIM_OC4_SetConfig+0xa8>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d003      	beq.n	8009300 <TIM_OC4_SetConfig+0x68>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a12      	ldr	r2, [pc, #72]	@ (8009344 <TIM_OC4_SetConfig+0xac>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d109      	bne.n	8009314 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009306:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	019b      	lsls	r3, r3, #6
 800930e:	697a      	ldr	r2, [r7, #20]
 8009310:	4313      	orrs	r3, r2
 8009312:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	693a      	ldr	r2, [r7, #16]
 800932c:	621a      	str	r2, [r3, #32]
}
 800932e:	bf00      	nop
 8009330:	371c      	adds	r7, #28
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	feff8fff 	.word	0xfeff8fff
 8009340:	40010000 	.word	0x40010000
 8009344:	40010400 	.word	0x40010400

08009348 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a1b      	ldr	r3, [r3, #32]
 800935c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800936e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009370:	68fa      	ldr	r2, [r7, #12]
 8009372:	4b1b      	ldr	r3, [pc, #108]	@ (80093e0 <TIM_OC5_SetConfig+0x98>)
 8009374:	4013      	ands	r3, r2
 8009376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	4313      	orrs	r3, r2
 8009380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009388:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	041b      	lsls	r3, r3, #16
 8009390:	693a      	ldr	r2, [r7, #16]
 8009392:	4313      	orrs	r3, r2
 8009394:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a12      	ldr	r2, [pc, #72]	@ (80093e4 <TIM_OC5_SetConfig+0x9c>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d003      	beq.n	80093a6 <TIM_OC5_SetConfig+0x5e>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a11      	ldr	r2, [pc, #68]	@ (80093e8 <TIM_OC5_SetConfig+0xa0>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d109      	bne.n	80093ba <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	021b      	lsls	r3, r3, #8
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	68fa      	ldr	r2, [r7, #12]
 80093c4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	685a      	ldr	r2, [r3, #4]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	693a      	ldr	r2, [r7, #16]
 80093d2:	621a      	str	r2, [r3, #32]
}
 80093d4:	bf00      	nop
 80093d6:	371c      	adds	r7, #28
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr
 80093e0:	fffeff8f 	.word	0xfffeff8f
 80093e4:	40010000 	.word	0x40010000
 80093e8:	40010400 	.word	0x40010400

080093ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093ec:	b480      	push	{r7}
 80093ee:	b087      	sub	sp, #28
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6a1b      	ldr	r3, [r3, #32]
 8009400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009414:	68fa      	ldr	r2, [r7, #12]
 8009416:	4b1c      	ldr	r3, [pc, #112]	@ (8009488 <TIM_OC6_SetConfig+0x9c>)
 8009418:	4013      	ands	r3, r2
 800941a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	021b      	lsls	r3, r3, #8
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	4313      	orrs	r3, r2
 8009426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800942e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	051b      	lsls	r3, r3, #20
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	4313      	orrs	r3, r2
 800943a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	4a13      	ldr	r2, [pc, #76]	@ (800948c <TIM_OC6_SetConfig+0xa0>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d003      	beq.n	800944c <TIM_OC6_SetConfig+0x60>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	4a12      	ldr	r2, [pc, #72]	@ (8009490 <TIM_OC6_SetConfig+0xa4>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d109      	bne.n	8009460 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009452:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	695b      	ldr	r3, [r3, #20]
 8009458:	029b      	lsls	r3, r3, #10
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	4313      	orrs	r3, r2
 800945e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	697a      	ldr	r2, [r7, #20]
 8009464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	68fa      	ldr	r2, [r7, #12]
 800946a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	685a      	ldr	r2, [r3, #4]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	621a      	str	r2, [r3, #32]
}
 800947a:	bf00      	nop
 800947c:	371c      	adds	r7, #28
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	feff8fff 	.word	0xfeff8fff
 800948c:	40010000 	.word	0x40010000
 8009490:	40010400 	.word	0x40010400

08009494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009494:	b480      	push	{r7}
 8009496:	b087      	sub	sp, #28
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	f023 0201 	bic.w	r2, r3, #1
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	699b      	ldr	r3, [r3, #24]
 80094b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80094be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	011b      	lsls	r3, r3, #4
 80094c4:	693a      	ldr	r2, [r7, #16]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	f023 030a 	bic.w	r3, r3, #10
 80094d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	693a      	ldr	r2, [r7, #16]
 80094de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	697a      	ldr	r2, [r7, #20]
 80094e4:	621a      	str	r2, [r3, #32]
}
 80094e6:	bf00      	nop
 80094e8:	371c      	adds	r7, #28
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80094f2:	b480      	push	{r7}
 80094f4:	b087      	sub	sp, #28
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	60f8      	str	r0, [r7, #12]
 80094fa:	60b9      	str	r1, [r7, #8]
 80094fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6a1b      	ldr	r3, [r3, #32]
 8009508:	f023 0210 	bic.w	r2, r3, #16
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	699b      	ldr	r3, [r3, #24]
 8009514:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800951c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	031b      	lsls	r3, r3, #12
 8009522:	693a      	ldr	r2, [r7, #16]
 8009524:	4313      	orrs	r3, r2
 8009526:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800952e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	011b      	lsls	r3, r3, #4
 8009534:	697a      	ldr	r2, [r7, #20]
 8009536:	4313      	orrs	r3, r2
 8009538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	621a      	str	r2, [r3, #32]
}
 8009546:	bf00      	nop
 8009548:	371c      	adds	r7, #28
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr

08009552 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009552:	b480      	push	{r7}
 8009554:	b085      	sub	sp, #20
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
 800955a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009568:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	4313      	orrs	r3, r2
 8009570:	f043 0307 	orr.w	r3, r3, #7
 8009574:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68fa      	ldr	r2, [r7, #12]
 800957a:	609a      	str	r2, [r3, #8]
}
 800957c:	bf00      	nop
 800957e:	3714      	adds	r7, #20
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009588:	b480      	push	{r7}
 800958a:	b087      	sub	sp, #28
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
 8009594:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80095a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	021a      	lsls	r2, r3, #8
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	431a      	orrs	r2, r3
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	697a      	ldr	r2, [r7, #20]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	609a      	str	r2, [r3, #8]
}
 80095bc:	bf00      	nop
 80095be:	371c      	adds	r7, #28
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b087      	sub	sp, #28
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	f003 031f 	and.w	r3, r3, #31
 80095da:	2201      	movs	r2, #1
 80095dc:	fa02 f303 	lsl.w	r3, r2, r3
 80095e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	6a1a      	ldr	r2, [r3, #32]
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	43db      	mvns	r3, r3
 80095ea:	401a      	ands	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6a1a      	ldr	r2, [r3, #32]
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	f003 031f 	and.w	r3, r3, #31
 80095fa:	6879      	ldr	r1, [r7, #4]
 80095fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009600:	431a      	orrs	r2, r3
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	621a      	str	r2, [r3, #32]
}
 8009606:	bf00      	nop
 8009608:	371c      	adds	r7, #28
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr
	...

08009614 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009614:	b480      	push	{r7}
 8009616:	b085      	sub	sp, #20
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009624:	2b01      	cmp	r3, #1
 8009626:	d101      	bne.n	800962c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009628:	2302      	movs	r3, #2
 800962a:	e06d      	b.n	8009708 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2202      	movs	r2, #2
 8009638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4a30      	ldr	r2, [pc, #192]	@ (8009714 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009652:	4293      	cmp	r3, r2
 8009654:	d004      	beq.n	8009660 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a2f      	ldr	r2, [pc, #188]	@ (8009718 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d108      	bne.n	8009672 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009666:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	68fa      	ldr	r2, [r7, #12]
 800966e:	4313      	orrs	r3, r2
 8009670:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009678:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	68fa      	ldr	r2, [r7, #12]
 8009680:	4313      	orrs	r3, r2
 8009682:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a20      	ldr	r2, [pc, #128]	@ (8009714 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d022      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800969e:	d01d      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a1d      	ldr	r2, [pc, #116]	@ (800971c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d018      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a1c      	ldr	r2, [pc, #112]	@ (8009720 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d013      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009724 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d00e      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a15      	ldr	r2, [pc, #84]	@ (8009718 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d009      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a16      	ldr	r2, [pc, #88]	@ (8009728 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d004      	beq.n	80096dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a15      	ldr	r2, [pc, #84]	@ (800972c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d10c      	bne.n	80096f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68ba      	ldr	r2, [r7, #8]
 80096f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2201      	movs	r2, #1
 80096fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	40010000 	.word	0x40010000
 8009718:	40010400 	.word	0x40010400
 800971c:	40000400 	.word	0x40000400
 8009720:	40000800 	.word	0x40000800
 8009724:	40000c00 	.word	0x40000c00
 8009728:	40014000 	.word	0x40014000
 800972c:	40001800 	.word	0x40001800

08009730 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009738:	bf00      	nop
 800973a:	370c      	adds	r7, #12
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800974c:	bf00      	nop
 800974e:	370c      	adds	r7, #12
 8009750:	46bd      	mov	sp, r7
 8009752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009756:	4770      	bx	lr

08009758 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d101      	bne.n	800977e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e040      	b.n	8009800 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009782:	2b00      	cmp	r3, #0
 8009784:	d106      	bne.n	8009794 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2200      	movs	r2, #0
 800978a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7fa fbf2 	bl	8003f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2224      	movs	r2, #36	@ 0x24
 8009798:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f022 0201 	bic.w	r2, r2, #1
 80097a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d002      	beq.n	80097b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fe56 	bl	800a464 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 fbef 	bl	8009f9c <UART_SetConfig>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d101      	bne.n	80097c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	e01b      	b.n	8009800 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685a      	ldr	r2, [r3, #4]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80097d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80097e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f042 0201 	orr.w	r2, r2, #1
 80097f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 fed5 	bl	800a5a8 <UART_CheckIdleState>
 80097fe:	4603      	mov	r3, r0
}
 8009800:	4618      	mov	r0, r3
 8009802:	3708      	adds	r7, #8
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}

08009808 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b08a      	sub	sp, #40	@ 0x28
 800980c:	af02      	add	r7, sp, #8
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	60b9      	str	r1, [r7, #8]
 8009812:	603b      	str	r3, [r7, #0]
 8009814:	4613      	mov	r3, r2
 8009816:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800981c:	2b20      	cmp	r3, #32
 800981e:	d177      	bne.n	8009910 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <HAL_UART_Transmit+0x24>
 8009826:	88fb      	ldrh	r3, [r7, #6]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d101      	bne.n	8009830 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800982c:	2301      	movs	r3, #1
 800982e:	e070      	b.n	8009912 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2200      	movs	r2, #0
 8009834:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2221      	movs	r2, #33	@ 0x21
 800983c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800983e:	f7fa fec1 	bl	80045c4 <HAL_GetTick>
 8009842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	88fa      	ldrh	r2, [r7, #6]
 8009848:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	88fa      	ldrh	r2, [r7, #6]
 8009850:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800985c:	d108      	bne.n	8009870 <HAL_UART_Transmit+0x68>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	691b      	ldr	r3, [r3, #16]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d104      	bne.n	8009870 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009866:	2300      	movs	r3, #0
 8009868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	61bb      	str	r3, [r7, #24]
 800986e:	e003      	b.n	8009878 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009874:	2300      	movs	r3, #0
 8009876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009878:	e02f      	b.n	80098da <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	2200      	movs	r2, #0
 8009882:	2180      	movs	r1, #128	@ 0x80
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	f000 fee6 	bl	800a656 <UART_WaitOnFlagUntilTimeout>
 800988a:	4603      	mov	r3, r0
 800988c:	2b00      	cmp	r3, #0
 800988e:	d004      	beq.n	800989a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	2220      	movs	r2, #32
 8009894:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009896:	2303      	movs	r3, #3
 8009898:	e03b      	b.n	8009912 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10b      	bne.n	80098b8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	881b      	ldrh	r3, [r3, #0]
 80098a4:	461a      	mov	r2, r3
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	3302      	adds	r3, #2
 80098b4:	61bb      	str	r3, [r7, #24]
 80098b6:	e007      	b.n	80098c8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	781a      	ldrb	r2, [r3, #0]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	3301      	adds	r3, #1
 80098c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	3b01      	subs	r3, #1
 80098d2:	b29a      	uxth	r2, r3
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1c9      	bne.n	800987a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	9300      	str	r3, [sp, #0]
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	2200      	movs	r2, #0
 80098ee:	2140      	movs	r1, #64	@ 0x40
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f000 feb0 	bl	800a656 <UART_WaitOnFlagUntilTimeout>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d004      	beq.n	8009906 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	2220      	movs	r2, #32
 8009900:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e005      	b.n	8009912 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2220      	movs	r2, #32
 800990a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	e000      	b.n	8009912 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009910:	2302      	movs	r3, #2
  }
}
 8009912:	4618      	mov	r0, r3
 8009914:	3720      	adds	r7, #32
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800991a:	b580      	push	{r7, lr}
 800991c:	b08a      	sub	sp, #40	@ 0x28
 800991e:	af00      	add	r7, sp, #0
 8009920:	60f8      	str	r0, [r7, #12]
 8009922:	60b9      	str	r1, [r7, #8]
 8009924:	4613      	mov	r3, r2
 8009926:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800992e:	2b20      	cmp	r3, #32
 8009930:	d132      	bne.n	8009998 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d002      	beq.n	800993e <HAL_UART_Receive_DMA+0x24>
 8009938:	88fb      	ldrh	r3, [r7, #6]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e02b      	b.n	800999a <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2200      	movs	r2, #0
 8009946:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d018      	beq.n	8009988 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	e853 3f00 	ldrex	r3, [r3]
 8009962:	613b      	str	r3, [r7, #16]
   return(result);
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800996a:	627b      	str	r3, [r7, #36]	@ 0x24
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	461a      	mov	r2, r3
 8009972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009974:	623b      	str	r3, [r7, #32]
 8009976:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009978:	69f9      	ldr	r1, [r7, #28]
 800997a:	6a3a      	ldr	r2, [r7, #32]
 800997c:	e841 2300 	strex	r3, r2, [r1]
 8009980:	61bb      	str	r3, [r7, #24]
   return(result);
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e6      	bne.n	8009956 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009988:	88fb      	ldrh	r3, [r7, #6]
 800998a:	461a      	mov	r2, r3
 800998c:	68b9      	ldr	r1, [r7, #8]
 800998e:	68f8      	ldr	r0, [r7, #12]
 8009990:	f000 fece 	bl	800a730 <UART_Start_Receive_DMA>
 8009994:	4603      	mov	r3, r0
 8009996:	e000      	b.n	800999a <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8009998:	2302      	movs	r3, #2
  }
}
 800999a:	4618      	mov	r0, r3
 800999c:	3728      	adds	r7, #40	@ 0x28
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
	...

080099a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b0ba      	sub	sp, #232	@ 0xe8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	69db      	ldr	r3, [r3, #28]
 80099b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80099ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80099ce:	f640 030f 	movw	r3, #2063	@ 0x80f
 80099d2:	4013      	ands	r3, r2
 80099d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80099d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d115      	bne.n	8009a0c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80099e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099e4:	f003 0320 	and.w	r3, r3, #32
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d00f      	beq.n	8009a0c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80099ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099f0:	f003 0320 	and.w	r3, r3, #32
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d009      	beq.n	8009a0c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f000 8297 	beq.w	8009f30 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	4798      	blx	r3
      }
      return;
 8009a0a:	e291      	b.n	8009f30 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009a0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 8117 	beq.w	8009c44 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d106      	bne.n	8009a30 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009a22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009a26:	4b85      	ldr	r3, [pc, #532]	@ (8009c3c <HAL_UART_IRQHandler+0x298>)
 8009a28:	4013      	ands	r3, r2
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f000 810a 	beq.w	8009c44 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a34:	f003 0301 	and.w	r3, r3, #1
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d011      	beq.n	8009a60 <HAL_UART_IRQHandler+0xbc>
 8009a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d00b      	beq.n	8009a60 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a56:	f043 0201 	orr.w	r2, r3, #1
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a64:	f003 0302 	and.w	r3, r3, #2
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d011      	beq.n	8009a90 <HAL_UART_IRQHandler+0xec>
 8009a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d00b      	beq.n	8009a90 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2202      	movs	r2, #2
 8009a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a86:	f043 0204 	orr.w	r2, r3, #4
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a94:	f003 0304 	and.w	r3, r3, #4
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d011      	beq.n	8009ac0 <HAL_UART_IRQHandler+0x11c>
 8009a9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009aa0:	f003 0301 	and.w	r3, r3, #1
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d00b      	beq.n	8009ac0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2204      	movs	r2, #4
 8009aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ab6:	f043 0202 	orr.w	r2, r3, #2
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ac4:	f003 0308 	and.w	r3, r3, #8
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d017      	beq.n	8009afc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ad0:	f003 0320 	and.w	r3, r3, #32
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d105      	bne.n	8009ae4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009ad8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009adc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d00b      	beq.n	8009afc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	2208      	movs	r2, #8
 8009aea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009af2:	f043 0208 	orr.w	r2, r3, #8
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d012      	beq.n	8009b2e <HAL_UART_IRQHandler+0x18a>
 8009b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00c      	beq.n	8009b2e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b24:	f043 0220 	orr.w	r2, r3, #32
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	f000 81fd 	beq.w	8009f34 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b3e:	f003 0320 	and.w	r3, r3, #32
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00d      	beq.n	8009b62 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b4a:	f003 0320 	and.w	r3, r3, #32
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d003      	beq.n	8009b62 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b76:	2b40      	cmp	r3, #64	@ 0x40
 8009b78:	d005      	beq.n	8009b86 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009b7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d04f      	beq.n	8009c26 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fe98 	bl	800a8bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b96:	2b40      	cmp	r3, #64	@ 0x40
 8009b98:	d141      	bne.n	8009c1e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3308      	adds	r3, #8
 8009ba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ba8:	e853 3f00 	ldrex	r3, [r3]
 8009bac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009bb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	3308      	adds	r3, #8
 8009bc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009bc6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009bca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009bd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009bd6:	e841 2300 	strex	r3, r2, [r1]
 8009bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009bde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d1d9      	bne.n	8009b9a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d013      	beq.n	8009c16 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bf2:	4a13      	ldr	r2, [pc, #76]	@ (8009c40 <HAL_UART_IRQHandler+0x29c>)
 8009bf4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fa ffa2 	bl	8004b44 <HAL_DMA_Abort_IT>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d017      	beq.n	8009c36 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009c10:	4610      	mov	r0, r2
 8009c12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c14:	e00f      	b.n	8009c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 f9aa 	bl	8009f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c1c:	e00b      	b.n	8009c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f9a6 	bl	8009f70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c24:	e007      	b.n	8009c36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 f9a2 	bl	8009f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8009c34:	e17e      	b.n	8009f34 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c36:	bf00      	nop
    return;
 8009c38:	e17c      	b.n	8009f34 <HAL_UART_IRQHandler+0x590>
 8009c3a:	bf00      	nop
 8009c3c:	04000120 	.word	0x04000120
 8009c40:	0800ab69 	.word	0x0800ab69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	f040 814c 	bne.w	8009ee6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c52:	f003 0310 	and.w	r3, r3, #16
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 8145 	beq.w	8009ee6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009c5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c60:	f003 0310 	and.w	r3, r3, #16
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	f000 813e 	beq.w	8009ee6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	2210      	movs	r2, #16
 8009c70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c7c:	2b40      	cmp	r3, #64	@ 0x40
 8009c7e:	f040 80b6 	bne.w	8009dee <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009c8e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	f000 8150 	beq.w	8009f38 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009c9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	f080 8148 	bcs.w	8009f38 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009cae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cbc:	f000 8086 	beq.w	8009dcc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ccc:	e853 3f00 	ldrex	r3, [r3]
 8009cd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009cd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009cd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009cea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009cee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009cf6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009cfa:	e841 2300 	strex	r3, r2, [r1]
 8009cfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009d02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d1da      	bne.n	8009cc0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	3308      	adds	r3, #8
 8009d10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d14:	e853 3f00 	ldrex	r3, [r3]
 8009d18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d1c:	f023 0301 	bic.w	r3, r3, #1
 8009d20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	3308      	adds	r3, #8
 8009d2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009d2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009d32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009d36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009d3a:	e841 2300 	strex	r3, r2, [r1]
 8009d3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009d40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d1e1      	bne.n	8009d0a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	3308      	adds	r3, #8
 8009d4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d50:	e853 3f00 	ldrex	r3, [r3]
 8009d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009d56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	3308      	adds	r3, #8
 8009d66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009d6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009d70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d72:	e841 2300 	strex	r3, r2, [r1]
 8009d76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d1e3      	bne.n	8009d46 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2220      	movs	r2, #32
 8009d82:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d9c:	f023 0310 	bic.w	r3, r3, #16
 8009da0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	461a      	mov	r2, r3
 8009daa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009db0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009db4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009db6:	e841 2300 	strex	r3, r2, [r1]
 8009dba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1e4      	bne.n	8009d8c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7fa fe4c 	bl	8004a64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2202      	movs	r2, #2
 8009dd0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	b29b      	uxth	r3, r3
 8009de4:	4619      	mov	r1, r3
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f000 f8cc 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009dec:	e0a4      	b.n	8009f38 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009dfa:	b29b      	uxth	r3, r3
 8009dfc:	1ad3      	subs	r3, r2, r3
 8009dfe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009e08:	b29b      	uxth	r3, r3
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	f000 8096 	beq.w	8009f3c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8009e10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	f000 8091 	beq.w	8009f3c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e22:	e853 3f00 	ldrex	r3, [r3]
 8009e26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	461a      	mov	r2, r3
 8009e38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009e3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e3e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e44:	e841 2300 	strex	r3, r2, [r1]
 8009e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d1e4      	bne.n	8009e1a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3308      	adds	r3, #8
 8009e56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5a:	e853 3f00 	ldrex	r3, [r3]
 8009e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8009e60:	6a3b      	ldr	r3, [r7, #32]
 8009e62:	f023 0301 	bic.w	r3, r3, #1
 8009e66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	3308      	adds	r3, #8
 8009e70:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009e74:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e7c:	e841 2300 	strex	r3, r2, [r1]
 8009e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1e3      	bne.n	8009e50 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2220      	movs	r2, #32
 8009e8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2200      	movs	r2, #0
 8009e94:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	e853 3f00 	ldrex	r3, [r3]
 8009ea8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f023 0310 	bic.w	r3, r3, #16
 8009eb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009ebe:	61fb      	str	r3, [r7, #28]
 8009ec0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec2:	69b9      	ldr	r1, [r7, #24]
 8009ec4:	69fa      	ldr	r2, [r7, #28]
 8009ec6:	e841 2300 	strex	r3, r2, [r1]
 8009eca:	617b      	str	r3, [r7, #20]
   return(result);
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1e4      	bne.n	8009e9c <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2202      	movs	r2, #2
 8009ed6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009ed8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009edc:	4619      	mov	r1, r3
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 f850 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009ee4:	e02a      	b.n	8009f3c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d00e      	beq.n	8009f10 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009ef2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d008      	beq.n	8009f10 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d01c      	beq.n	8009f40 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	4798      	blx	r3
    }
    return;
 8009f0e:	e017      	b.n	8009f40 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d012      	beq.n	8009f42 <HAL_UART_IRQHandler+0x59e>
 8009f1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00c      	beq.n	8009f42 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 fe33 	bl	800ab94 <UART_EndTransmit_IT>
    return;
 8009f2e:	e008      	b.n	8009f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8009f30:	bf00      	nop
 8009f32:	e006      	b.n	8009f42 <HAL_UART_IRQHandler+0x59e>
    return;
 8009f34:	bf00      	nop
 8009f36:	e004      	b.n	8009f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8009f38:	bf00      	nop
 8009f3a:	e002      	b.n	8009f42 <HAL_UART_IRQHandler+0x59e>
      return;
 8009f3c:	bf00      	nop
 8009f3e:	e000      	b.n	8009f42 <HAL_UART_IRQHandler+0x59e>
    return;
 8009f40:	bf00      	nop
  }

}
 8009f42:	37e8      	adds	r7, #232	@ 0xe8
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009f50:	bf00      	nop
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b088      	sub	sp, #32
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	689a      	ldr	r2, [r3, #8]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	691b      	ldr	r3, [r3, #16]
 8009fb0:	431a      	orrs	r2, r3
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	695b      	ldr	r3, [r3, #20]
 8009fb6:	431a      	orrs	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	69db      	ldr	r3, [r3, #28]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	4ba6      	ldr	r3, [pc, #664]	@ (800a260 <UART_SetConfig+0x2c4>)
 8009fc8:	4013      	ands	r3, r2
 8009fca:	687a      	ldr	r2, [r7, #4]
 8009fcc:	6812      	ldr	r2, [r2, #0]
 8009fce:	6979      	ldr	r1, [r7, #20]
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	685b      	ldr	r3, [r3, #4]
 8009fda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	68da      	ldr	r2, [r3, #12]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	430a      	orrs	r2, r1
 8009fe8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	699b      	ldr	r3, [r3, #24]
 8009fee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6a1b      	ldr	r3, [r3, #32]
 8009ff4:	697a      	ldr	r2, [r7, #20]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	697a      	ldr	r2, [r7, #20]
 800a00a:	430a      	orrs	r2, r1
 800a00c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a94      	ldr	r2, [pc, #592]	@ (800a264 <UART_SetConfig+0x2c8>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d120      	bne.n	800a05a <UART_SetConfig+0xbe>
 800a018:	4b93      	ldr	r3, [pc, #588]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a01a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a01e:	f003 0303 	and.w	r3, r3, #3
 800a022:	2b03      	cmp	r3, #3
 800a024:	d816      	bhi.n	800a054 <UART_SetConfig+0xb8>
 800a026:	a201      	add	r2, pc, #4	@ (adr r2, 800a02c <UART_SetConfig+0x90>)
 800a028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a02c:	0800a03d 	.word	0x0800a03d
 800a030:	0800a049 	.word	0x0800a049
 800a034:	0800a043 	.word	0x0800a043
 800a038:	0800a04f 	.word	0x0800a04f
 800a03c:	2301      	movs	r3, #1
 800a03e:	77fb      	strb	r3, [r7, #31]
 800a040:	e150      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a042:	2302      	movs	r3, #2
 800a044:	77fb      	strb	r3, [r7, #31]
 800a046:	e14d      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a048:	2304      	movs	r3, #4
 800a04a:	77fb      	strb	r3, [r7, #31]
 800a04c:	e14a      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a04e:	2308      	movs	r3, #8
 800a050:	77fb      	strb	r3, [r7, #31]
 800a052:	e147      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a054:	2310      	movs	r3, #16
 800a056:	77fb      	strb	r3, [r7, #31]
 800a058:	e144      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a83      	ldr	r2, [pc, #524]	@ (800a26c <UART_SetConfig+0x2d0>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d132      	bne.n	800a0ca <UART_SetConfig+0x12e>
 800a064:	4b80      	ldr	r3, [pc, #512]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a06a:	f003 030c 	and.w	r3, r3, #12
 800a06e:	2b0c      	cmp	r3, #12
 800a070:	d828      	bhi.n	800a0c4 <UART_SetConfig+0x128>
 800a072:	a201      	add	r2, pc, #4	@ (adr r2, 800a078 <UART_SetConfig+0xdc>)
 800a074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a078:	0800a0ad 	.word	0x0800a0ad
 800a07c:	0800a0c5 	.word	0x0800a0c5
 800a080:	0800a0c5 	.word	0x0800a0c5
 800a084:	0800a0c5 	.word	0x0800a0c5
 800a088:	0800a0b9 	.word	0x0800a0b9
 800a08c:	0800a0c5 	.word	0x0800a0c5
 800a090:	0800a0c5 	.word	0x0800a0c5
 800a094:	0800a0c5 	.word	0x0800a0c5
 800a098:	0800a0b3 	.word	0x0800a0b3
 800a09c:	0800a0c5 	.word	0x0800a0c5
 800a0a0:	0800a0c5 	.word	0x0800a0c5
 800a0a4:	0800a0c5 	.word	0x0800a0c5
 800a0a8:	0800a0bf 	.word	0x0800a0bf
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	77fb      	strb	r3, [r7, #31]
 800a0b0:	e118      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0b2:	2302      	movs	r3, #2
 800a0b4:	77fb      	strb	r3, [r7, #31]
 800a0b6:	e115      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0b8:	2304      	movs	r3, #4
 800a0ba:	77fb      	strb	r3, [r7, #31]
 800a0bc:	e112      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0be:	2308      	movs	r3, #8
 800a0c0:	77fb      	strb	r3, [r7, #31]
 800a0c2:	e10f      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	77fb      	strb	r3, [r7, #31]
 800a0c8:	e10c      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a68      	ldr	r2, [pc, #416]	@ (800a270 <UART_SetConfig+0x2d4>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d120      	bne.n	800a116 <UART_SetConfig+0x17a>
 800a0d4:	4b64      	ldr	r3, [pc, #400]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a0d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0da:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a0de:	2b30      	cmp	r3, #48	@ 0x30
 800a0e0:	d013      	beq.n	800a10a <UART_SetConfig+0x16e>
 800a0e2:	2b30      	cmp	r3, #48	@ 0x30
 800a0e4:	d814      	bhi.n	800a110 <UART_SetConfig+0x174>
 800a0e6:	2b20      	cmp	r3, #32
 800a0e8:	d009      	beq.n	800a0fe <UART_SetConfig+0x162>
 800a0ea:	2b20      	cmp	r3, #32
 800a0ec:	d810      	bhi.n	800a110 <UART_SetConfig+0x174>
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d002      	beq.n	800a0f8 <UART_SetConfig+0x15c>
 800a0f2:	2b10      	cmp	r3, #16
 800a0f4:	d006      	beq.n	800a104 <UART_SetConfig+0x168>
 800a0f6:	e00b      	b.n	800a110 <UART_SetConfig+0x174>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	77fb      	strb	r3, [r7, #31]
 800a0fc:	e0f2      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a0fe:	2302      	movs	r3, #2
 800a100:	77fb      	strb	r3, [r7, #31]
 800a102:	e0ef      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a104:	2304      	movs	r3, #4
 800a106:	77fb      	strb	r3, [r7, #31]
 800a108:	e0ec      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a10a:	2308      	movs	r3, #8
 800a10c:	77fb      	strb	r3, [r7, #31]
 800a10e:	e0e9      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a110:	2310      	movs	r3, #16
 800a112:	77fb      	strb	r3, [r7, #31]
 800a114:	e0e6      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a56      	ldr	r2, [pc, #344]	@ (800a274 <UART_SetConfig+0x2d8>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d120      	bne.n	800a162 <UART_SetConfig+0x1c6>
 800a120:	4b51      	ldr	r3, [pc, #324]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a126:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a12a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a12c:	d013      	beq.n	800a156 <UART_SetConfig+0x1ba>
 800a12e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a130:	d814      	bhi.n	800a15c <UART_SetConfig+0x1c0>
 800a132:	2b80      	cmp	r3, #128	@ 0x80
 800a134:	d009      	beq.n	800a14a <UART_SetConfig+0x1ae>
 800a136:	2b80      	cmp	r3, #128	@ 0x80
 800a138:	d810      	bhi.n	800a15c <UART_SetConfig+0x1c0>
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d002      	beq.n	800a144 <UART_SetConfig+0x1a8>
 800a13e:	2b40      	cmp	r3, #64	@ 0x40
 800a140:	d006      	beq.n	800a150 <UART_SetConfig+0x1b4>
 800a142:	e00b      	b.n	800a15c <UART_SetConfig+0x1c0>
 800a144:	2300      	movs	r3, #0
 800a146:	77fb      	strb	r3, [r7, #31]
 800a148:	e0cc      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a14a:	2302      	movs	r3, #2
 800a14c:	77fb      	strb	r3, [r7, #31]
 800a14e:	e0c9      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a150:	2304      	movs	r3, #4
 800a152:	77fb      	strb	r3, [r7, #31]
 800a154:	e0c6      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a156:	2308      	movs	r3, #8
 800a158:	77fb      	strb	r3, [r7, #31]
 800a15a:	e0c3      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a15c:	2310      	movs	r3, #16
 800a15e:	77fb      	strb	r3, [r7, #31]
 800a160:	e0c0      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a44      	ldr	r2, [pc, #272]	@ (800a278 <UART_SetConfig+0x2dc>)
 800a168:	4293      	cmp	r3, r2
 800a16a:	d125      	bne.n	800a1b8 <UART_SetConfig+0x21c>
 800a16c:	4b3e      	ldr	r3, [pc, #248]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a16e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a176:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a17a:	d017      	beq.n	800a1ac <UART_SetConfig+0x210>
 800a17c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a180:	d817      	bhi.n	800a1b2 <UART_SetConfig+0x216>
 800a182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a186:	d00b      	beq.n	800a1a0 <UART_SetConfig+0x204>
 800a188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a18c:	d811      	bhi.n	800a1b2 <UART_SetConfig+0x216>
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d003      	beq.n	800a19a <UART_SetConfig+0x1fe>
 800a192:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a196:	d006      	beq.n	800a1a6 <UART_SetConfig+0x20a>
 800a198:	e00b      	b.n	800a1b2 <UART_SetConfig+0x216>
 800a19a:	2300      	movs	r3, #0
 800a19c:	77fb      	strb	r3, [r7, #31]
 800a19e:	e0a1      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	77fb      	strb	r3, [r7, #31]
 800a1a4:	e09e      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1a6:	2304      	movs	r3, #4
 800a1a8:	77fb      	strb	r3, [r7, #31]
 800a1aa:	e09b      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1ac:	2308      	movs	r3, #8
 800a1ae:	77fb      	strb	r3, [r7, #31]
 800a1b0:	e098      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1b2:	2310      	movs	r3, #16
 800a1b4:	77fb      	strb	r3, [r7, #31]
 800a1b6:	e095      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a2f      	ldr	r2, [pc, #188]	@ (800a27c <UART_SetConfig+0x2e0>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d125      	bne.n	800a20e <UART_SetConfig+0x272>
 800a1c2:	4b29      	ldr	r3, [pc, #164]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a1c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a1cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a1d0:	d017      	beq.n	800a202 <UART_SetConfig+0x266>
 800a1d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a1d6:	d817      	bhi.n	800a208 <UART_SetConfig+0x26c>
 800a1d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1dc:	d00b      	beq.n	800a1f6 <UART_SetConfig+0x25a>
 800a1de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1e2:	d811      	bhi.n	800a208 <UART_SetConfig+0x26c>
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d003      	beq.n	800a1f0 <UART_SetConfig+0x254>
 800a1e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1ec:	d006      	beq.n	800a1fc <UART_SetConfig+0x260>
 800a1ee:	e00b      	b.n	800a208 <UART_SetConfig+0x26c>
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	77fb      	strb	r3, [r7, #31]
 800a1f4:	e076      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	77fb      	strb	r3, [r7, #31]
 800a1fa:	e073      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a1fc:	2304      	movs	r3, #4
 800a1fe:	77fb      	strb	r3, [r7, #31]
 800a200:	e070      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a202:	2308      	movs	r3, #8
 800a204:	77fb      	strb	r3, [r7, #31]
 800a206:	e06d      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a208:	2310      	movs	r3, #16
 800a20a:	77fb      	strb	r3, [r7, #31]
 800a20c:	e06a      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a1b      	ldr	r2, [pc, #108]	@ (800a280 <UART_SetConfig+0x2e4>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d138      	bne.n	800a28a <UART_SetConfig+0x2ee>
 800a218:	4b13      	ldr	r3, [pc, #76]	@ (800a268 <UART_SetConfig+0x2cc>)
 800a21a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a21e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a222:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a226:	d017      	beq.n	800a258 <UART_SetConfig+0x2bc>
 800a228:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a22c:	d82a      	bhi.n	800a284 <UART_SetConfig+0x2e8>
 800a22e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a232:	d00b      	beq.n	800a24c <UART_SetConfig+0x2b0>
 800a234:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a238:	d824      	bhi.n	800a284 <UART_SetConfig+0x2e8>
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d003      	beq.n	800a246 <UART_SetConfig+0x2aa>
 800a23e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a242:	d006      	beq.n	800a252 <UART_SetConfig+0x2b6>
 800a244:	e01e      	b.n	800a284 <UART_SetConfig+0x2e8>
 800a246:	2300      	movs	r3, #0
 800a248:	77fb      	strb	r3, [r7, #31]
 800a24a:	e04b      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a24c:	2302      	movs	r3, #2
 800a24e:	77fb      	strb	r3, [r7, #31]
 800a250:	e048      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a252:	2304      	movs	r3, #4
 800a254:	77fb      	strb	r3, [r7, #31]
 800a256:	e045      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a258:	2308      	movs	r3, #8
 800a25a:	77fb      	strb	r3, [r7, #31]
 800a25c:	e042      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a25e:	bf00      	nop
 800a260:	efff69f3 	.word	0xefff69f3
 800a264:	40011000 	.word	0x40011000
 800a268:	40023800 	.word	0x40023800
 800a26c:	40004400 	.word	0x40004400
 800a270:	40004800 	.word	0x40004800
 800a274:	40004c00 	.word	0x40004c00
 800a278:	40005000 	.word	0x40005000
 800a27c:	40011400 	.word	0x40011400
 800a280:	40007800 	.word	0x40007800
 800a284:	2310      	movs	r3, #16
 800a286:	77fb      	strb	r3, [r7, #31]
 800a288:	e02c      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a72      	ldr	r2, [pc, #456]	@ (800a458 <UART_SetConfig+0x4bc>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d125      	bne.n	800a2e0 <UART_SetConfig+0x344>
 800a294:	4b71      	ldr	r3, [pc, #452]	@ (800a45c <UART_SetConfig+0x4c0>)
 800a296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a29a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a29e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a2a2:	d017      	beq.n	800a2d4 <UART_SetConfig+0x338>
 800a2a4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a2a8:	d817      	bhi.n	800a2da <UART_SetConfig+0x33e>
 800a2aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2ae:	d00b      	beq.n	800a2c8 <UART_SetConfig+0x32c>
 800a2b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2b4:	d811      	bhi.n	800a2da <UART_SetConfig+0x33e>
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d003      	beq.n	800a2c2 <UART_SetConfig+0x326>
 800a2ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2be:	d006      	beq.n	800a2ce <UART_SetConfig+0x332>
 800a2c0:	e00b      	b.n	800a2da <UART_SetConfig+0x33e>
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	77fb      	strb	r3, [r7, #31]
 800a2c6:	e00d      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	77fb      	strb	r3, [r7, #31]
 800a2cc:	e00a      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a2ce:	2304      	movs	r3, #4
 800a2d0:	77fb      	strb	r3, [r7, #31]
 800a2d2:	e007      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a2d4:	2308      	movs	r3, #8
 800a2d6:	77fb      	strb	r3, [r7, #31]
 800a2d8:	e004      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a2da:	2310      	movs	r3, #16
 800a2dc:	77fb      	strb	r3, [r7, #31]
 800a2de:	e001      	b.n	800a2e4 <UART_SetConfig+0x348>
 800a2e0:	2310      	movs	r3, #16
 800a2e2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	69db      	ldr	r3, [r3, #28]
 800a2e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a2ec:	d15b      	bne.n	800a3a6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a2ee:	7ffb      	ldrb	r3, [r7, #31]
 800a2f0:	2b08      	cmp	r3, #8
 800a2f2:	d828      	bhi.n	800a346 <UART_SetConfig+0x3aa>
 800a2f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a2fc <UART_SetConfig+0x360>)
 800a2f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2fa:	bf00      	nop
 800a2fc:	0800a321 	.word	0x0800a321
 800a300:	0800a329 	.word	0x0800a329
 800a304:	0800a331 	.word	0x0800a331
 800a308:	0800a347 	.word	0x0800a347
 800a30c:	0800a337 	.word	0x0800a337
 800a310:	0800a347 	.word	0x0800a347
 800a314:	0800a347 	.word	0x0800a347
 800a318:	0800a347 	.word	0x0800a347
 800a31c:	0800a33f 	.word	0x0800a33f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a320:	f7fc fb34 	bl	800698c <HAL_RCC_GetPCLK1Freq>
 800a324:	61b8      	str	r0, [r7, #24]
        break;
 800a326:	e013      	b.n	800a350 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a328:	f7fc fb44 	bl	80069b4 <HAL_RCC_GetPCLK2Freq>
 800a32c:	61b8      	str	r0, [r7, #24]
        break;
 800a32e:	e00f      	b.n	800a350 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a330:	4b4b      	ldr	r3, [pc, #300]	@ (800a460 <UART_SetConfig+0x4c4>)
 800a332:	61bb      	str	r3, [r7, #24]
        break;
 800a334:	e00c      	b.n	800a350 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a336:	f7fc fa17 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 800a33a:	61b8      	str	r0, [r7, #24]
        break;
 800a33c:	e008      	b.n	800a350 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a33e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a342:	61bb      	str	r3, [r7, #24]
        break;
 800a344:	e004      	b.n	800a350 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a346:	2300      	movs	r3, #0
 800a348:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	77bb      	strb	r3, [r7, #30]
        break;
 800a34e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d074      	beq.n	800a440 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	005a      	lsls	r2, r3, #1
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	085b      	lsrs	r3, r3, #1
 800a360:	441a      	add	r2, r3
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	2b0f      	cmp	r3, #15
 800a370:	d916      	bls.n	800a3a0 <UART_SetConfig+0x404>
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a378:	d212      	bcs.n	800a3a0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	f023 030f 	bic.w	r3, r3, #15
 800a382:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	085b      	lsrs	r3, r3, #1
 800a388:	b29b      	uxth	r3, r3
 800a38a:	f003 0307 	and.w	r3, r3, #7
 800a38e:	b29a      	uxth	r2, r3
 800a390:	89fb      	ldrh	r3, [r7, #14]
 800a392:	4313      	orrs	r3, r2
 800a394:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	89fa      	ldrh	r2, [r7, #14]
 800a39c:	60da      	str	r2, [r3, #12]
 800a39e:	e04f      	b.n	800a440 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	77bb      	strb	r3, [r7, #30]
 800a3a4:	e04c      	b.n	800a440 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a3a6:	7ffb      	ldrb	r3, [r7, #31]
 800a3a8:	2b08      	cmp	r3, #8
 800a3aa:	d828      	bhi.n	800a3fe <UART_SetConfig+0x462>
 800a3ac:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b4 <UART_SetConfig+0x418>)
 800a3ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b2:	bf00      	nop
 800a3b4:	0800a3d9 	.word	0x0800a3d9
 800a3b8:	0800a3e1 	.word	0x0800a3e1
 800a3bc:	0800a3e9 	.word	0x0800a3e9
 800a3c0:	0800a3ff 	.word	0x0800a3ff
 800a3c4:	0800a3ef 	.word	0x0800a3ef
 800a3c8:	0800a3ff 	.word	0x0800a3ff
 800a3cc:	0800a3ff 	.word	0x0800a3ff
 800a3d0:	0800a3ff 	.word	0x0800a3ff
 800a3d4:	0800a3f7 	.word	0x0800a3f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3d8:	f7fc fad8 	bl	800698c <HAL_RCC_GetPCLK1Freq>
 800a3dc:	61b8      	str	r0, [r7, #24]
        break;
 800a3de:	e013      	b.n	800a408 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3e0:	f7fc fae8 	bl	80069b4 <HAL_RCC_GetPCLK2Freq>
 800a3e4:	61b8      	str	r0, [r7, #24]
        break;
 800a3e6:	e00f      	b.n	800a408 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3e8:	4b1d      	ldr	r3, [pc, #116]	@ (800a460 <UART_SetConfig+0x4c4>)
 800a3ea:	61bb      	str	r3, [r7, #24]
        break;
 800a3ec:	e00c      	b.n	800a408 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3ee:	f7fc f9bb 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 800a3f2:	61b8      	str	r0, [r7, #24]
        break;
 800a3f4:	e008      	b.n	800a408 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3fa:	61bb      	str	r3, [r7, #24]
        break;
 800a3fc:	e004      	b.n	800a408 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a3fe:	2300      	movs	r3, #0
 800a400:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	77bb      	strb	r3, [r7, #30]
        break;
 800a406:	bf00      	nop
    }

    if (pclk != 0U)
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d018      	beq.n	800a440 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	085a      	lsrs	r2, r3, #1
 800a414:	69bb      	ldr	r3, [r7, #24]
 800a416:	441a      	add	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a420:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	2b0f      	cmp	r3, #15
 800a426:	d909      	bls.n	800a43c <UART_SetConfig+0x4a0>
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a42e:	d205      	bcs.n	800a43c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	b29a      	uxth	r2, r3
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	60da      	str	r2, [r3, #12]
 800a43a:	e001      	b.n	800a440 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a43c:	2301      	movs	r3, #1
 800a43e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2200      	movs	r2, #0
 800a444:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a44c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3720      	adds	r7, #32
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop
 800a458:	40007c00 	.word	0x40007c00
 800a45c:	40023800 	.word	0x40023800
 800a460:	00f42400 	.word	0x00f42400

0800a464 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a470:	f003 0308 	and.w	r3, r3, #8
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00a      	beq.n	800a48e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	430a      	orrs	r2, r1
 800a48c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a492:	f003 0301 	and.w	r3, r3, #1
 800a496:	2b00      	cmp	r3, #0
 800a498:	d00a      	beq.n	800a4b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4b4:	f003 0302 	and.w	r3, r3, #2
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d00a      	beq.n	800a4d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	430a      	orrs	r2, r1
 800a4d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4d6:	f003 0304 	and.w	r3, r3, #4
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00a      	beq.n	800a4f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4f8:	f003 0310 	and.w	r3, r3, #16
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d00a      	beq.n	800a516 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a51a:	f003 0320 	and.w	r3, r3, #32
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d00a      	beq.n	800a538 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	430a      	orrs	r2, r1
 800a536:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a540:	2b00      	cmp	r3, #0
 800a542:	d01a      	beq.n	800a57a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	430a      	orrs	r2, r1
 800a558:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a55e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a562:	d10a      	bne.n	800a57a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	430a      	orrs	r2, r1
 800a578:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a582:	2b00      	cmp	r3, #0
 800a584:	d00a      	beq.n	800a59c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	430a      	orrs	r2, r1
 800a59a:	605a      	str	r2, [r3, #4]
  }
}
 800a59c:	bf00      	nop
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b08c      	sub	sp, #48	@ 0x30
 800a5ac:	af02      	add	r7, sp, #8
 800a5ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5b8:	f7fa f804 	bl	80045c4 <HAL_GetTick>
 800a5bc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 0308 	and.w	r3, r3, #8
 800a5c8:	2b08      	cmp	r3, #8
 800a5ca:	d12e      	bne.n	800a62a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 f83b 	bl	800a656 <UART_WaitOnFlagUntilTimeout>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d021      	beq.n	800a62a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	e853 3f00 	ldrex	r3, [r3]
 800a5f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5fa:	623b      	str	r3, [r7, #32]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	461a      	mov	r2, r3
 800a602:	6a3b      	ldr	r3, [r7, #32]
 800a604:	61fb      	str	r3, [r7, #28]
 800a606:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a608:	69b9      	ldr	r1, [r7, #24]
 800a60a:	69fa      	ldr	r2, [r7, #28]
 800a60c:	e841 2300 	strex	r3, r2, [r1]
 800a610:	617b      	str	r3, [r7, #20]
   return(result);
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d1e6      	bne.n	800a5e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2220      	movs	r2, #32
 800a61c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a626:	2303      	movs	r3, #3
 800a628:	e011      	b.n	800a64e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2220      	movs	r2, #32
 800a62e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2220      	movs	r2, #32
 800a634:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2200      	movs	r2, #0
 800a63c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2200      	movs	r2, #0
 800a642:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3728      	adds	r7, #40	@ 0x28
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}

0800a656 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	60f8      	str	r0, [r7, #12]
 800a65e:	60b9      	str	r1, [r7, #8]
 800a660:	603b      	str	r3, [r7, #0]
 800a662:	4613      	mov	r3, r2
 800a664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a666:	e04f      	b.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66e:	d04b      	beq.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a670:	f7f9 ffa8 	bl	80045c4 <HAL_GetTick>
 800a674:	4602      	mov	r2, r0
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	69ba      	ldr	r2, [r7, #24]
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d302      	bcc.n	800a686 <UART_WaitOnFlagUntilTimeout+0x30>
 800a680:	69bb      	ldr	r3, [r7, #24]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d101      	bne.n	800a68a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a686:	2303      	movs	r3, #3
 800a688:	e04e      	b.n	800a728 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f003 0304 	and.w	r3, r3, #4
 800a694:	2b00      	cmp	r3, #0
 800a696:	d037      	beq.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	2b80      	cmp	r3, #128	@ 0x80
 800a69c:	d034      	beq.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	2b40      	cmp	r3, #64	@ 0x40
 800a6a2:	d031      	beq.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	69db      	ldr	r3, [r3, #28]
 800a6aa:	f003 0308 	and.w	r3, r3, #8
 800a6ae:	2b08      	cmp	r3, #8
 800a6b0:	d110      	bne.n	800a6d4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2208      	movs	r2, #8
 800a6b8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6ba:	68f8      	ldr	r0, [r7, #12]
 800a6bc:	f000 f8fe 	bl	800a8bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2208      	movs	r2, #8
 800a6c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	e029      	b.n	800a728 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	69db      	ldr	r3, [r3, #28]
 800a6da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6e2:	d111      	bne.n	800a708 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a6ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6ee:	68f8      	ldr	r0, [r7, #12]
 800a6f0:	f000 f8e4 	bl	800a8bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2220      	movs	r2, #32
 800a6f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2200      	movs	r2, #0
 800a700:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a704:	2303      	movs	r3, #3
 800a706:	e00f      	b.n	800a728 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	69da      	ldr	r2, [r3, #28]
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	4013      	ands	r3, r2
 800a712:	68ba      	ldr	r2, [r7, #8]
 800a714:	429a      	cmp	r2, r3
 800a716:	bf0c      	ite	eq
 800a718:	2301      	moveq	r3, #1
 800a71a:	2300      	movne	r3, #0
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	461a      	mov	r2, r3
 800a720:	79fb      	ldrb	r3, [r7, #7]
 800a722:	429a      	cmp	r2, r3
 800a724:	d0a0      	beq.n	800a668 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3710      	adds	r7, #16
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b096      	sub	sp, #88	@ 0x58
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	4613      	mov	r3, r2
 800a73c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	88fa      	ldrh	r2, [r7, #6]
 800a748:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2200      	movs	r2, #0
 800a750:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2222      	movs	r2, #34	@ 0x22
 800a758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a760:	2b00      	cmp	r3, #0
 800a762:	d028      	beq.n	800a7b6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a768:	4a3e      	ldr	r2, [pc, #248]	@ (800a864 <UART_Start_Receive_DMA+0x134>)
 800a76a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a770:	4a3d      	ldr	r2, [pc, #244]	@ (800a868 <UART_Start_Receive_DMA+0x138>)
 800a772:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a778:	4a3c      	ldr	r2, [pc, #240]	@ (800a86c <UART_Start_Receive_DMA+0x13c>)
 800a77a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a780:	2200      	movs	r2, #0
 800a782:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	3324      	adds	r3, #36	@ 0x24
 800a78e:	4619      	mov	r1, r3
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a794:	461a      	mov	r2, r3
 800a796:	88fb      	ldrh	r3, [r7, #6]
 800a798:	f7fa f904 	bl	80049a4 <HAL_DMA_Start_IT>
 800a79c:	4603      	mov	r3, r0
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d009      	beq.n	800a7b6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2210      	movs	r2, #16
 800a7a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	2220      	movs	r2, #32
 800a7ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	e051      	b.n	800a85a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	691b      	ldr	r3, [r3, #16]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d018      	beq.n	800a7f0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7c6:	e853 3f00 	ldrex	r3, [r3]
 800a7ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a7d2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	461a      	mov	r2, r3
 800a7da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a7de:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a7e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a7e4:	e841 2300 	strex	r3, r2, [r1]
 800a7e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a7ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1e6      	bne.n	800a7be <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	3308      	adds	r3, #8
 800a7f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7fa:	e853 3f00 	ldrex	r3, [r3]
 800a7fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a802:	f043 0301 	orr.w	r3, r3, #1
 800a806:	653b      	str	r3, [r7, #80]	@ 0x50
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	3308      	adds	r3, #8
 800a80e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a810:	637a      	str	r2, [r7, #52]	@ 0x34
 800a812:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a814:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a816:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a818:	e841 2300 	strex	r3, r2, [r1]
 800a81c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a820:	2b00      	cmp	r3, #0
 800a822:	d1e5      	bne.n	800a7f0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	3308      	adds	r3, #8
 800a82a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	e853 3f00 	ldrex	r3, [r3]
 800a832:	613b      	str	r3, [r7, #16]
   return(result);
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a83a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3308      	adds	r3, #8
 800a842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a844:	623a      	str	r2, [r7, #32]
 800a846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a848:	69f9      	ldr	r1, [r7, #28]
 800a84a:	6a3a      	ldr	r2, [r7, #32]
 800a84c:	e841 2300 	strex	r3, r2, [r1]
 800a850:	61bb      	str	r3, [r7, #24]
   return(result);
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d1e5      	bne.n	800a824 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800a858:	2300      	movs	r3, #0
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3758      	adds	r7, #88	@ 0x58
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	0800a985 	.word	0x0800a985
 800a868:	0800aaad 	.word	0x0800aaad
 800a86c:	0800aaeb 	.word	0x0800aaeb

0800a870 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a870:	b480      	push	{r7}
 800a872:	b089      	sub	sp, #36	@ 0x24
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	e853 3f00 	ldrex	r3, [r3]
 800a884:	60bb      	str	r3, [r7, #8]
   return(result);
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a88c:	61fb      	str	r3, [r7, #28]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	461a      	mov	r2, r3
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	61bb      	str	r3, [r7, #24]
 800a898:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89a:	6979      	ldr	r1, [r7, #20]
 800a89c:	69ba      	ldr	r2, [r7, #24]
 800a89e:	e841 2300 	strex	r3, r2, [r1]
 800a8a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d1e6      	bne.n	800a878 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2220      	movs	r2, #32
 800a8ae:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800a8b0:	bf00      	nop
 800a8b2:	3724      	adds	r7, #36	@ 0x24
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b095      	sub	sp, #84	@ 0x54
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8cc:	e853 3f00 	ldrex	r3, [r3]
 800a8d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a8d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8e2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a8e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a8ea:	e841 2300 	strex	r3, r2, [r1]
 800a8ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1e6      	bne.n	800a8c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fe:	6a3b      	ldr	r3, [r7, #32]
 800a900:	e853 3f00 	ldrex	r3, [r3]
 800a904:	61fb      	str	r3, [r7, #28]
   return(result);
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	f023 0301 	bic.w	r3, r3, #1
 800a90c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	3308      	adds	r3, #8
 800a914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a916:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a918:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a91a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a91c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a91e:	e841 2300 	strex	r3, r2, [r1]
 800a922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1e5      	bne.n	800a8f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d118      	bne.n	800a964 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	e853 3f00 	ldrex	r3, [r3]
 800a93e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	f023 0310 	bic.w	r3, r3, #16
 800a946:	647b      	str	r3, [r7, #68]	@ 0x44
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	461a      	mov	r2, r3
 800a94e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a950:	61bb      	str	r3, [r7, #24]
 800a952:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a954:	6979      	ldr	r1, [r7, #20]
 800a956:	69ba      	ldr	r2, [r7, #24]
 800a958:	e841 2300 	strex	r3, r2, [r1]
 800a95c:	613b      	str	r3, [r7, #16]
   return(result);
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d1e6      	bne.n	800a932 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2220      	movs	r2, #32
 800a968:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2200      	movs	r2, #0
 800a970:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a978:	bf00      	nop
 800a97a:	3754      	adds	r7, #84	@ 0x54
 800a97c:	46bd      	mov	sp, r7
 800a97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a982:	4770      	bx	lr

0800a984 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b09c      	sub	sp, #112	@ 0x70
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a990:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	69db      	ldr	r3, [r3, #28]
 800a996:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a99a:	d071      	beq.n	800aa80 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800a99c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a99e:	2200      	movs	r2, #0
 800a9a0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9ac:	e853 3f00 	ldrex	r3, [r3]
 800a9b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a9b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	461a      	mov	r2, r3
 800a9c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a9c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a9c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9ca:	e841 2300 	strex	r3, r2, [r1]
 800a9ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a9d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1e6      	bne.n	800a9a4 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	3308      	adds	r3, #8
 800a9dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e0:	e853 3f00 	ldrex	r3, [r3]
 800a9e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e8:	f023 0301 	bic.w	r3, r3, #1
 800a9ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800a9ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	3308      	adds	r3, #8
 800a9f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a9f6:	647a      	str	r2, [r7, #68]	@ 0x44
 800a9f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9fe:	e841 2300 	strex	r3, r2, [r1]
 800aa02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1e5      	bne.n	800a9d6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	3308      	adds	r3, #8
 800aa10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa14:	e853 3f00 	ldrex	r3, [r3]
 800aa18:	623b      	str	r3, [r7, #32]
   return(result);
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa20:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	3308      	adds	r3, #8
 800aa28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aa2a:	633a      	str	r2, [r7, #48]	@ 0x30
 800aa2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa32:	e841 2300 	strex	r3, r2, [r1]
 800aa36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1e5      	bne.n	800aa0a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aa3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa40:	2220      	movs	r2, #32
 800aa42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d118      	bne.n	800aa80 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	e853 3f00 	ldrex	r3, [r3]
 800aa5a:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f023 0310 	bic.w	r3, r3, #16
 800aa62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aa64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	461a      	mov	r2, r3
 800aa6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa6c:	61fb      	str	r3, [r7, #28]
 800aa6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa70:	69b9      	ldr	r1, [r7, #24]
 800aa72:	69fa      	ldr	r2, [r7, #28]
 800aa74:	e841 2300 	strex	r3, r2, [r1]
 800aa78:	617b      	str	r3, [r7, #20]
   return(result);
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d1e6      	bne.n	800aa4e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa82:	2200      	movs	r2, #0
 800aa84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d107      	bne.n	800aa9e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa90:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800aa94:	4619      	mov	r1, r3
 800aa96:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aa98:	f7ff fa74 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa9c:	e002      	b.n	800aaa4 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800aa9e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aaa0:	f7f6 fce0 	bl	8001464 <HAL_UART_RxCpltCallback>
}
 800aaa4:	bf00      	nop
 800aaa6:	3770      	adds	r7, #112	@ 0x70
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aab8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	2201      	movs	r2, #1
 800aabe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d109      	bne.n	800aadc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800aace:	085b      	lsrs	r3, r3, #1
 800aad0:	b29b      	uxth	r3, r3
 800aad2:	4619      	mov	r1, r3
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f7ff fa55 	bl	8009f84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aada:	e002      	b.n	800aae2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800aadc:	68f8      	ldr	r0, [r7, #12]
 800aade:	f7ff fa3d 	bl	8009f5c <HAL_UART_RxHalfCpltCallback>
}
 800aae2:	bf00      	nop
 800aae4:	3710      	adds	r7, #16
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}

0800aaea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aaea:	b580      	push	{r7, lr}
 800aaec:	b086      	sub	sp, #24
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aafc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab04:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab10:	2b80      	cmp	r3, #128	@ 0x80
 800ab12:	d109      	bne.n	800ab28 <UART_DMAError+0x3e>
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	2b21      	cmp	r3, #33	@ 0x21
 800ab18:	d106      	bne.n	800ab28 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800ab22:	6978      	ldr	r0, [r7, #20]
 800ab24:	f7ff fea4 	bl	800a870 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	689b      	ldr	r3, [r3, #8]
 800ab2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab32:	2b40      	cmp	r3, #64	@ 0x40
 800ab34:	d109      	bne.n	800ab4a <UART_DMAError+0x60>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b22      	cmp	r3, #34	@ 0x22
 800ab3a:	d106      	bne.n	800ab4a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800ab44:	6978      	ldr	r0, [r7, #20]
 800ab46:	f7ff feb9 	bl	800a8bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ab50:	f043 0210 	orr.w	r2, r3, #16
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab5a:	6978      	ldr	r0, [r7, #20]
 800ab5c:	f7ff fa08 	bl	8009f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab60:	bf00      	nop
 800ab62:	3718      	adds	r7, #24
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2200      	movs	r2, #0
 800ab82:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab86:	68f8      	ldr	r0, [r7, #12]
 800ab88:	f7ff f9f2 	bl	8009f70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab8c:	bf00      	nop
 800ab8e:	3710      	adds	r7, #16
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b088      	sub	sp, #32
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	e853 3f00 	ldrex	r3, [r3]
 800aba8:	60bb      	str	r3, [r7, #8]
   return(result);
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abb0:	61fb      	str	r3, [r7, #28]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	461a      	mov	r2, r3
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	61bb      	str	r3, [r7, #24]
 800abbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbe:	6979      	ldr	r1, [r7, #20]
 800abc0:	69ba      	ldr	r2, [r7, #24]
 800abc2:	e841 2300 	strex	r3, r2, [r1]
 800abc6:	613b      	str	r3, [r7, #16]
   return(result);
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1e6      	bne.n	800ab9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2220      	movs	r2, #32
 800abd2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2200      	movs	r2, #0
 800abd8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f7ff f9b4 	bl	8009f48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe0:	bf00      	nop
 800abe2:	3720      	adds	r7, #32
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800abe8:	b084      	sub	sp, #16
 800abea:	b580      	push	{r7, lr}
 800abec:	b084      	sub	sp, #16
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
 800abf2:	f107 001c 	add.w	r0, r7, #28
 800abf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800abfa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d121      	bne.n	800ac46 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac06:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	68da      	ldr	r2, [r3, #12]
 800ac12:	4b21      	ldr	r3, [pc, #132]	@ (800ac98 <USB_CoreInit+0xb0>)
 800ac14:	4013      	ands	r3, r2
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ac26:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d105      	bne.n	800ac3a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 fa92 	bl	800b164 <USB_CoreReset>
 800ac40:	4603      	mov	r3, r0
 800ac42:	73fb      	strb	r3, [r7, #15]
 800ac44:	e010      	b.n	800ac68 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	68db      	ldr	r3, [r3, #12]
 800ac4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f000 fa86 	bl	800b164 <USB_CoreReset>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac60:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800ac68:	7fbb      	ldrb	r3, [r7, #30]
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d10b      	bne.n	800ac86 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	689b      	ldr	r3, [r3, #8]
 800ac72:	f043 0206 	orr.w	r2, r3, #6
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	689b      	ldr	r3, [r3, #8]
 800ac7e:	f043 0220 	orr.w	r2, r3, #32
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ac86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ac92:	b004      	add	sp, #16
 800ac94:	4770      	bx	lr
 800ac96:	bf00      	nop
 800ac98:	ffbdffbf 	.word	0xffbdffbf

0800ac9c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b083      	sub	sp, #12
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	f023 0201 	bic.w	r2, r3, #1
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	370c      	adds	r7, #12
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr

0800acbe <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b084      	sub	sp, #16
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	6078      	str	r0, [r7, #4]
 800acc6:	460b      	mov	r3, r1
 800acc8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800acca:	2300      	movs	r3, #0
 800accc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800acda:	78fb      	ldrb	r3, [r7, #3]
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d115      	bne.n	800ad0c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800acec:	200a      	movs	r0, #10
 800acee:	f7f9 fc75 	bl	80045dc <HAL_Delay>
      ms += 10U;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	330a      	adds	r3, #10
 800acf6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 fa25 	bl	800b148 <USB_GetMode>
 800acfe:	4603      	mov	r3, r0
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d01e      	beq.n	800ad42 <USB_SetCurrentMode+0x84>
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2bc7      	cmp	r3, #199	@ 0xc7
 800ad08:	d9f0      	bls.n	800acec <USB_SetCurrentMode+0x2e>
 800ad0a:	e01a      	b.n	800ad42 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ad0c:	78fb      	ldrb	r3, [r7, #3]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d115      	bne.n	800ad3e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ad1e:	200a      	movs	r0, #10
 800ad20:	f7f9 fc5c 	bl	80045dc <HAL_Delay>
      ms += 10U;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	330a      	adds	r3, #10
 800ad28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 fa0c 	bl	800b148 <USB_GetMode>
 800ad30:	4603      	mov	r3, r0
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d005      	beq.n	800ad42 <USB_SetCurrentMode+0x84>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2bc7      	cmp	r3, #199	@ 0xc7
 800ad3a:	d9f0      	bls.n	800ad1e <USB_SetCurrentMode+0x60>
 800ad3c:	e001      	b.n	800ad42 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e005      	b.n	800ad4e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2bc8      	cmp	r3, #200	@ 0xc8
 800ad46:	d101      	bne.n	800ad4c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e000      	b.n	800ad4e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
	...

0800ad58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ad58:	b084      	sub	sp, #16
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b086      	sub	sp, #24
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ad66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ad72:	2300      	movs	r3, #0
 800ad74:	613b      	str	r3, [r7, #16]
 800ad76:	e009      	b.n	800ad8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	3340      	adds	r3, #64	@ 0x40
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	4413      	add	r3, r2
 800ad82:	2200      	movs	r2, #0
 800ad84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	613b      	str	r3, [r7, #16]
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	2b0e      	cmp	r3, #14
 800ad90:	d9f2      	bls.n	800ad78 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ad92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d11c      	bne.n	800add4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ada8:	f043 0302 	orr.w	r3, r3, #2
 800adac:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adb2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	601a      	str	r2, [r3, #0]
 800add2:	e005      	b.n	800ade0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ade6:	461a      	mov	r2, r3
 800ade8:	2300      	movs	r3, #0
 800adea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800adec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800adf0:	2b01      	cmp	r3, #1
 800adf2:	d10d      	bne.n	800ae10 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800adf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d104      	bne.n	800ae06 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800adfc:	2100      	movs	r1, #0
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 f968 	bl	800b0d4 <USB_SetDevSpeed>
 800ae04:	e008      	b.n	800ae18 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ae06:	2101      	movs	r1, #1
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f000 f963 	bl	800b0d4 <USB_SetDevSpeed>
 800ae0e:	e003      	b.n	800ae18 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ae10:	2103      	movs	r1, #3
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 f95e 	bl	800b0d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ae18:	2110      	movs	r1, #16
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 f8fa 	bl	800b014 <USB_FlushTxFifo>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d001      	beq.n	800ae2a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f924 	bl	800b078 <USB_FlushRxFifo>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d001      	beq.n	800ae3a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae40:	461a      	mov	r2, r3
 800ae42:	2300      	movs	r3, #0
 800ae44:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	2300      	movs	r3, #0
 800ae50:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae58:	461a      	mov	r2, r3
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae5e:	2300      	movs	r3, #0
 800ae60:	613b      	str	r3, [r7, #16]
 800ae62:	e043      	b.n	800aeec <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	015a      	lsls	r2, r3, #5
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	4413      	add	r3, r2
 800ae6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae7a:	d118      	bne.n	800aeae <USB_DevInit+0x156>
    {
      if (i == 0U)
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d10a      	bne.n	800ae98 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	015a      	lsls	r2, r3, #5
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	4413      	add	r3, r2
 800ae8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae8e:	461a      	mov	r2, r3
 800ae90:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ae94:	6013      	str	r3, [r2, #0]
 800ae96:	e013      	b.n	800aec0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	015a      	lsls	r2, r3, #5
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	4413      	add	r3, r2
 800aea0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aea4:	461a      	mov	r2, r3
 800aea6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800aeaa:	6013      	str	r3, [r2, #0]
 800aeac:	e008      	b.n	800aec0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	015a      	lsls	r2, r3, #5
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	4413      	add	r3, r2
 800aeb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aeba:	461a      	mov	r2, r3
 800aebc:	2300      	movs	r3, #0
 800aebe:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	015a      	lsls	r2, r3, #5
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	4413      	add	r3, r2
 800aec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aecc:	461a      	mov	r2, r3
 800aece:	2300      	movs	r3, #0
 800aed0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	015a      	lsls	r2, r3, #5
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4413      	add	r3, r2
 800aeda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aede:	461a      	mov	r2, r3
 800aee0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800aee4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	3301      	adds	r3, #1
 800aeea:	613b      	str	r3, [r7, #16]
 800aeec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aef0:	461a      	mov	r2, r3
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d3b5      	bcc.n	800ae64 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aef8:	2300      	movs	r3, #0
 800aefa:	613b      	str	r3, [r7, #16]
 800aefc:	e043      	b.n	800af86 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af14:	d118      	bne.n	800af48 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800af16:	693b      	ldr	r3, [r7, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d10a      	bne.n	800af32 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	015a      	lsls	r2, r3, #5
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	4413      	add	r3, r2
 800af24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af28:	461a      	mov	r2, r3
 800af2a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800af2e:	6013      	str	r3, [r2, #0]
 800af30:	e013      	b.n	800af5a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	015a      	lsls	r2, r3, #5
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	4413      	add	r3, r2
 800af3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af3e:	461a      	mov	r2, r3
 800af40:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	e008      	b.n	800af5a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	015a      	lsls	r2, r3, #5
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	4413      	add	r3, r2
 800af50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af54:	461a      	mov	r2, r3
 800af56:	2300      	movs	r3, #0
 800af58:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	015a      	lsls	r2, r3, #5
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	4413      	add	r3, r2
 800af62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af66:	461a      	mov	r2, r3
 800af68:	2300      	movs	r3, #0
 800af6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	015a      	lsls	r2, r3, #5
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	4413      	add	r3, r2
 800af74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af78:	461a      	mov	r2, r3
 800af7a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800af7e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	3301      	adds	r3, #1
 800af84:	613b      	str	r3, [r7, #16]
 800af86:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af8a:	461a      	mov	r2, r3
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	4293      	cmp	r3, r2
 800af90:	d3b5      	bcc.n	800aefe <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af98:	691b      	ldr	r3, [r3, #16]
 800af9a:	68fa      	ldr	r2, [r7, #12]
 800af9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800afa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800afa4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800afb2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800afb4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d105      	bne.n	800afc8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	699b      	ldr	r3, [r3, #24]
 800afc0:	f043 0210 	orr.w	r2, r3, #16
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	699a      	ldr	r2, [r3, #24]
 800afcc:	4b0f      	ldr	r3, [pc, #60]	@ (800b00c <USB_DevInit+0x2b4>)
 800afce:	4313      	orrs	r3, r2
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800afd4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d005      	beq.n	800afe8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	699b      	ldr	r3, [r3, #24]
 800afe0:	f043 0208 	orr.w	r2, r3, #8
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800afe8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800afec:	2b01      	cmp	r3, #1
 800afee:	d105      	bne.n	800affc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	699a      	ldr	r2, [r3, #24]
 800aff4:	4b06      	ldr	r3, [pc, #24]	@ (800b010 <USB_DevInit+0x2b8>)
 800aff6:	4313      	orrs	r3, r2
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800affc:	7dfb      	ldrb	r3, [r7, #23]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3718      	adds	r7, #24
 800b002:	46bd      	mov	sp, r7
 800b004:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b008:	b004      	add	sp, #16
 800b00a:	4770      	bx	lr
 800b00c:	803c3800 	.word	0x803c3800
 800b010:	40000004 	.word	0x40000004

0800b014 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b01e:	2300      	movs	r3, #0
 800b020:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	3301      	adds	r3, #1
 800b026:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b02e:	d901      	bls.n	800b034 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b030:	2303      	movs	r3, #3
 800b032:	e01b      	b.n	800b06c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	691b      	ldr	r3, [r3, #16]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	daf2      	bge.n	800b022 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b03c:	2300      	movs	r3, #0
 800b03e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	019b      	lsls	r3, r3, #6
 800b044:	f043 0220 	orr.w	r2, r3, #32
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	3301      	adds	r3, #1
 800b050:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b058:	d901      	bls.n	800b05e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b05a:	2303      	movs	r3, #3
 800b05c:	e006      	b.n	800b06c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	f003 0320 	and.w	r3, r3, #32
 800b066:	2b20      	cmp	r3, #32
 800b068:	d0f0      	beq.n	800b04c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3714      	adds	r7, #20
 800b070:	46bd      	mov	sp, r7
 800b072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b076:	4770      	bx	lr

0800b078 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b078:	b480      	push	{r7}
 800b07a:	b085      	sub	sp, #20
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b080:	2300      	movs	r3, #0
 800b082:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	3301      	adds	r3, #1
 800b088:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b090:	d901      	bls.n	800b096 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b092:	2303      	movs	r3, #3
 800b094:	e018      	b.n	800b0c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	691b      	ldr	r3, [r3, #16]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	daf2      	bge.n	800b084 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	2210      	movs	r2, #16
 800b0a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0b4:	d901      	bls.n	800b0ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	e006      	b.n	800b0c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	691b      	ldr	r3, [r3, #16]
 800b0be:	f003 0310 	and.w	r3, r3, #16
 800b0c2:	2b10      	cmp	r3, #16
 800b0c4:	d0f0      	beq.n	800b0a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b0c6:	2300      	movs	r3, #0
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3714      	adds	r7, #20
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d2:	4770      	bx	lr

0800b0d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b085      	sub	sp, #20
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	460b      	mov	r3, r1
 800b0de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	78fb      	ldrb	r3, [r7, #3]
 800b0ee:	68f9      	ldr	r1, [r7, #12]
 800b0f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b0f8:	2300      	movs	r3, #0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3714      	adds	r7, #20
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr

0800b106 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b106:	b480      	push	{r7}
 800b108:	b085      	sub	sp, #20
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	68fa      	ldr	r2, [r7, #12]
 800b11c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b120:	f023 0303 	bic.w	r3, r3, #3
 800b124:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b134:	f043 0302 	orr.w	r3, r3, #2
 800b138:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3714      	adds	r7, #20
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	695b      	ldr	r3, [r3, #20]
 800b154:	f003 0301 	and.w	r3, r3, #1
}
 800b158:	4618      	mov	r0, r3
 800b15a:	370c      	adds	r7, #12
 800b15c:	46bd      	mov	sp, r7
 800b15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b162:	4770      	bx	lr

0800b164 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b164:	b480      	push	{r7}
 800b166:	b085      	sub	sp, #20
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b16c:	2300      	movs	r3, #0
 800b16e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	3301      	adds	r3, #1
 800b174:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b17c:	d901      	bls.n	800b182 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b17e:	2303      	movs	r3, #3
 800b180:	e01b      	b.n	800b1ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	691b      	ldr	r3, [r3, #16]
 800b186:	2b00      	cmp	r3, #0
 800b188:	daf2      	bge.n	800b170 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b18a:	2300      	movs	r3, #0
 800b18c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	691b      	ldr	r3, [r3, #16]
 800b192:	f043 0201 	orr.w	r2, r3, #1
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	3301      	adds	r3, #1
 800b19e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b1a6:	d901      	bls.n	800b1ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b1a8:	2303      	movs	r3, #3
 800b1aa:	e006      	b.n	800b1ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	f003 0301 	and.w	r3, r3, #1
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d0f0      	beq.n	800b19a <USB_CoreReset+0x36>

  return HAL_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3714      	adds	r7, #20
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr
	...

0800b1c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b1cc:	4904      	ldr	r1, [pc, #16]	@ (800b1e0 <MX_FATFS_Init+0x18>)
 800b1ce:	4805      	ldr	r0, [pc, #20]	@ (800b1e4 <MX_FATFS_Init+0x1c>)
 800b1d0:	f003 faa0 	bl	800e714 <FATFS_LinkDriver>
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	461a      	mov	r2, r3
 800b1d8:	4b03      	ldr	r3, [pc, #12]	@ (800b1e8 <MX_FATFS_Init+0x20>)
 800b1da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b1dc:	bf00      	nop
 800b1de:	bd80      	pop	{r7, pc}
 800b1e0:	20002634 	.word	0x20002634
 800b1e4:	20000058 	.word	0x20000058
 800b1e8:	20002630 	.word	0x20002630

0800b1ec <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b1f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fa:	4770      	bx	lr

0800b1fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800b206:	79fb      	ldrb	r3, [r7, #7]
 800b208:	4618      	mov	r0, r3
 800b20a:	f000 f9d7 	bl	800b5bc <USER_SPI_initialize>
 800b20e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b210:	4618      	mov	r0, r3
 800b212:	3708      	adds	r7, #8
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b082      	sub	sp, #8
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	4603      	mov	r3, r0
 800b220:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800b222:	79fb      	ldrb	r3, [r7, #7]
 800b224:	4618      	mov	r0, r3
 800b226:	f000 fabd 	bl	800b7a4 <USER_SPI_status>
 800b22a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	3708      	adds	r7, #8
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60b9      	str	r1, [r7, #8]
 800b23c:	607a      	str	r2, [r7, #4]
 800b23e:	603b      	str	r3, [r7, #0]
 800b240:	4603      	mov	r3, r0
 800b242:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);return RES_OK;
 800b244:	7bf8      	ldrb	r0, [r7, #15]
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	687a      	ldr	r2, [r7, #4]
 800b24a:	68b9      	ldr	r1, [r7, #8]
 800b24c:	f000 fac0 	bl	800b7d0 <USER_SPI_read>
 800b250:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b084      	sub	sp, #16
 800b25e:	af00      	add	r7, sp, #0
 800b260:	60b9      	str	r1, [r7, #8]
 800b262:	607a      	str	r2, [r7, #4]
 800b264:	603b      	str	r3, [r7, #0]
 800b266:	4603      	mov	r3, r0
 800b268:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800b26a:	7bf8      	ldrb	r0, [r7, #15]
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	68b9      	ldr	r1, [r7, #8]
 800b272:	f000 fb13 	bl	800b89c <USER_SPI_write>
 800b276:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3710      	adds	r7, #16
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}

0800b280 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	4603      	mov	r3, r0
 800b288:	603a      	str	r2, [r7, #0]
 800b28a:	71fb      	strb	r3, [r7, #7]
 800b28c:	460b      	mov	r3, r1
 800b28e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800b290:	79b9      	ldrb	r1, [r7, #6]
 800b292:	79fb      	ldrb	r3, [r7, #7]
 800b294:	683a      	ldr	r2, [r7, #0]
 800b296:	4618      	mov	r0, r3
 800b298:	f000 fb7c 	bl	800b994 <USER_SPI_ioctl>
 800b29c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3708      	adds	r7, #8
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
	...

0800b2a8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800b2b0:	f7f9 f988 	bl	80045c4 <HAL_GetTick>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	4a04      	ldr	r2, [pc, #16]	@ (800b2c8 <SPI_Timer_On+0x20>)
 800b2b8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800b2ba:	4a04      	ldr	r2, [pc, #16]	@ (800b2cc <SPI_Timer_On+0x24>)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6013      	str	r3, [r2, #0]
}
 800b2c0:	bf00      	nop
 800b2c2:	3708      	adds	r7, #8
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	2000263c 	.word	0x2000263c
 800b2cc:	20002640 	.word	0x20002640

0800b2d0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800b2d4:	f7f9 f976 	bl	80045c4 <HAL_GetTick>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	4b06      	ldr	r3, [pc, #24]	@ (800b2f4 <SPI_Timer_Status+0x24>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	1ad2      	subs	r2, r2, r3
 800b2e0:	4b05      	ldr	r3, [pc, #20]	@ (800b2f8 <SPI_Timer_Status+0x28>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	bf34      	ite	cc
 800b2e8:	2301      	movcc	r3, #1
 800b2ea:	2300      	movcs	r3, #0
 800b2ec:	b2db      	uxtb	r3, r3
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	2000263c 	.word	0x2000263c
 800b2f8:	20002640 	.word	0x20002640

0800b2fc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b086      	sub	sp, #24
 800b300:	af02      	add	r7, sp, #8
 800b302:	4603      	mov	r3, r0
 800b304:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800b306:	f107 020f 	add.w	r2, r7, #15
 800b30a:	1df9      	adds	r1, r7, #7
 800b30c:	2332      	movs	r3, #50	@ 0x32
 800b30e:	9300      	str	r3, [sp, #0]
 800b310:	2301      	movs	r3, #1
 800b312:	4804      	ldr	r0, [pc, #16]	@ (800b324 <xchg_spi+0x28>)
 800b314:	f7fc f972 	bl	80075fc <HAL_SPI_TransmitReceive>
    return rxDat;
 800b318:	7bfb      	ldrb	r3, [r7, #15]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3710      	adds	r7, #16
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20001b4c 	.word	0x20001b4c

0800b328 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800b328:	b590      	push	{r4, r7, lr}
 800b32a:	b085      	sub	sp, #20
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800b332:	2300      	movs	r3, #0
 800b334:	60fb      	str	r3, [r7, #12]
 800b336:	e00a      	b.n	800b34e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800b338:	687a      	ldr	r2, [r7, #4]
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	18d4      	adds	r4, r2, r3
 800b33e:	20ff      	movs	r0, #255	@ 0xff
 800b340:	f7ff ffdc 	bl	800b2fc <xchg_spi>
 800b344:	4603      	mov	r3, r0
 800b346:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	3301      	adds	r3, #1
 800b34c:	60fb      	str	r3, [r7, #12]
 800b34e:	68fa      	ldr	r2, [r7, #12]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	429a      	cmp	r2, r3
 800b354:	d3f0      	bcc.n	800b338 <rcvr_spi_multi+0x10>
	}
}
 800b356:	bf00      	nop
 800b358:	bf00      	nop
 800b35a:	3714      	adds	r7, #20
 800b35c:	46bd      	mov	sp, r7
 800b35e:	bd90      	pop	{r4, r7, pc}

0800b360 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	b29a      	uxth	r2, r3
 800b36e:	f04f 33ff 	mov.w	r3, #4294967295
 800b372:	6879      	ldr	r1, [r7, #4]
 800b374:	4803      	ldr	r0, [pc, #12]	@ (800b384 <xmit_spi_multi+0x24>)
 800b376:	f7fb ffcc 	bl	8007312 <HAL_SPI_Transmit>
}
 800b37a:	bf00      	nop
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	20001b4c 	.word	0x20001b4c

0800b388 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b086      	sub	sp, #24
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800b390:	f7f9 f918 	bl	80045c4 <HAL_GetTick>
 800b394:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800b39a:	20ff      	movs	r0, #255	@ 0xff
 800b39c:	f7ff ffae 	bl	800b2fc <xchg_spi>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
 800b3a6:	2bff      	cmp	r3, #255	@ 0xff
 800b3a8:	d007      	beq.n	800b3ba <wait_ready+0x32>
 800b3aa:	f7f9 f90b 	bl	80045c4 <HAL_GetTick>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	1ad3      	subs	r3, r2, r3
 800b3b4:	693a      	ldr	r2, [r7, #16]
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d8ef      	bhi.n	800b39a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
 800b3bc:	2bff      	cmp	r3, #255	@ 0xff
 800b3be:	bf0c      	ite	eq
 800b3c0:	2301      	moveq	r3, #1
 800b3c2:	2300      	movne	r3, #0
 800b3c4:	b2db      	uxtb	r3, r3
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3718      	adds	r7, #24
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
	...

0800b3d0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b3da:	4804      	ldr	r0, [pc, #16]	@ (800b3ec <despiselect+0x1c>)
 800b3dc:	f7fa f802 	bl	80053e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800b3e0:	20ff      	movs	r0, #255	@ 0xff
 800b3e2:	f7ff ff8b 	bl	800b2fc <xchg_spi>

}
 800b3e6:	bf00      	nop
 800b3e8:	bd80      	pop	{r7, pc}
 800b3ea:	bf00      	nop
 800b3ec:	40020c00 	.word	0x40020c00

0800b3f0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b3fa:	480a      	ldr	r0, [pc, #40]	@ (800b424 <spiselect+0x34>)
 800b3fc:	f7f9 fff2 	bl	80053e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800b400:	20ff      	movs	r0, #255	@ 0xff
 800b402:	f7ff ff7b 	bl	800b2fc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800b406:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b40a:	f7ff ffbd 	bl	800b388 <wait_ready>
 800b40e:	4603      	mov	r3, r0
 800b410:	2b00      	cmp	r3, #0
 800b412:	d001      	beq.n	800b418 <spiselect+0x28>
 800b414:	2301      	movs	r3, #1
 800b416:	e002      	b.n	800b41e <spiselect+0x2e>

	despiselect();
 800b418:	f7ff ffda 	bl	800b3d0 <despiselect>
	return 0;	/* Timeout */
 800b41c:	2300      	movs	r3, #0
}
 800b41e:	4618      	mov	r0, r3
 800b420:	bd80      	pop	{r7, pc}
 800b422:	bf00      	nop
 800b424:	40020c00 	.word	0x40020c00

0800b428 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b084      	sub	sp, #16
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800b432:	20c8      	movs	r0, #200	@ 0xc8
 800b434:	f7ff ff38 	bl	800b2a8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800b438:	20ff      	movs	r0, #255	@ 0xff
 800b43a:	f7ff ff5f 	bl	800b2fc <xchg_spi>
 800b43e:	4603      	mov	r3, r0
 800b440:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800b442:	7bfb      	ldrb	r3, [r7, #15]
 800b444:	2bff      	cmp	r3, #255	@ 0xff
 800b446:	d104      	bne.n	800b452 <rcvr_datablock+0x2a>
 800b448:	f7ff ff42 	bl	800b2d0 <SPI_Timer_Status>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d1f2      	bne.n	800b438 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800b452:	7bfb      	ldrb	r3, [r7, #15]
 800b454:	2bfe      	cmp	r3, #254	@ 0xfe
 800b456:	d001      	beq.n	800b45c <rcvr_datablock+0x34>
 800b458:	2300      	movs	r3, #0
 800b45a:	e00a      	b.n	800b472 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800b45c:	6839      	ldr	r1, [r7, #0]
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7ff ff62 	bl	800b328 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800b464:	20ff      	movs	r0, #255	@ 0xff
 800b466:	f7ff ff49 	bl	800b2fc <xchg_spi>
 800b46a:	20ff      	movs	r0, #255	@ 0xff
 800b46c:	f7ff ff46 	bl	800b2fc <xchg_spi>

	return 1;						/* Function succeeded */
 800b470:	2301      	movs	r3, #1
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b084      	sub	sp, #16
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
 800b482:	460b      	mov	r3, r1
 800b484:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800b486:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b48a:	f7ff ff7d 	bl	800b388 <wait_ready>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d101      	bne.n	800b498 <xmit_datablock+0x1e>
 800b494:	2300      	movs	r3, #0
 800b496:	e01e      	b.n	800b4d6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800b498:	78fb      	ldrb	r3, [r7, #3]
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7ff ff2e 	bl	800b2fc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800b4a0:	78fb      	ldrb	r3, [r7, #3]
 800b4a2:	2bfd      	cmp	r3, #253	@ 0xfd
 800b4a4:	d016      	beq.n	800b4d4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800b4a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f7ff ff58 	bl	800b360 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800b4b0:	20ff      	movs	r0, #255	@ 0xff
 800b4b2:	f7ff ff23 	bl	800b2fc <xchg_spi>
 800b4b6:	20ff      	movs	r0, #255	@ 0xff
 800b4b8:	f7ff ff20 	bl	800b2fc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800b4bc:	20ff      	movs	r0, #255	@ 0xff
 800b4be:	f7ff ff1d 	bl	800b2fc <xchg_spi>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800b4c6:	7bfb      	ldrb	r3, [r7, #15]
 800b4c8:	f003 031f 	and.w	r3, r3, #31
 800b4cc:	2b05      	cmp	r3, #5
 800b4ce:	d001      	beq.n	800b4d4 <xmit_datablock+0x5a>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	e000      	b.n	800b4d6 <xmit_datablock+0x5c>
	}
	return 1;
 800b4d4:	2301      	movs	r3, #1
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	6039      	str	r1, [r7, #0]
 800b4e8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800b4ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	da0e      	bge.n	800b510 <send_cmd+0x32>
		cmd &= 0x7F;
 800b4f2:	79fb      	ldrb	r3, [r7, #7]
 800b4f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4f8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800b4fa:	2100      	movs	r1, #0
 800b4fc:	2037      	movs	r0, #55	@ 0x37
 800b4fe:	f7ff ffee 	bl	800b4de <send_cmd>
 800b502:	4603      	mov	r3, r0
 800b504:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800b506:	7bbb      	ldrb	r3, [r7, #14]
 800b508:	2b01      	cmp	r3, #1
 800b50a:	d901      	bls.n	800b510 <send_cmd+0x32>
 800b50c:	7bbb      	ldrb	r3, [r7, #14]
 800b50e:	e051      	b.n	800b5b4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800b510:	79fb      	ldrb	r3, [r7, #7]
 800b512:	2b0c      	cmp	r3, #12
 800b514:	d008      	beq.n	800b528 <send_cmd+0x4a>
		despiselect();
 800b516:	f7ff ff5b 	bl	800b3d0 <despiselect>
		if (!spiselect()) return 0xFF;
 800b51a:	f7ff ff69 	bl	800b3f0 <spiselect>
 800b51e:	4603      	mov	r3, r0
 800b520:	2b00      	cmp	r3, #0
 800b522:	d101      	bne.n	800b528 <send_cmd+0x4a>
 800b524:	23ff      	movs	r3, #255	@ 0xff
 800b526:	e045      	b.n	800b5b4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800b528:	79fb      	ldrb	r3, [r7, #7]
 800b52a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b52e:	b2db      	uxtb	r3, r3
 800b530:	4618      	mov	r0, r3
 800b532:	f7ff fee3 	bl	800b2fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	0e1b      	lsrs	r3, r3, #24
 800b53a:	b2db      	uxtb	r3, r3
 800b53c:	4618      	mov	r0, r3
 800b53e:	f7ff fedd 	bl	800b2fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	0c1b      	lsrs	r3, r3, #16
 800b546:	b2db      	uxtb	r3, r3
 800b548:	4618      	mov	r0, r3
 800b54a:	f7ff fed7 	bl	800b2fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	0a1b      	lsrs	r3, r3, #8
 800b552:	b2db      	uxtb	r3, r3
 800b554:	4618      	mov	r0, r3
 800b556:	f7ff fed1 	bl	800b2fc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	4618      	mov	r0, r3
 800b560:	f7ff fecc 	bl	800b2fc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800b564:	2301      	movs	r3, #1
 800b566:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800b568:	79fb      	ldrb	r3, [r7, #7]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d101      	bne.n	800b572 <send_cmd+0x94>
 800b56e:	2395      	movs	r3, #149	@ 0x95
 800b570:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800b572:	79fb      	ldrb	r3, [r7, #7]
 800b574:	2b08      	cmp	r3, #8
 800b576:	d101      	bne.n	800b57c <send_cmd+0x9e>
 800b578:	2387      	movs	r3, #135	@ 0x87
 800b57a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800b57c:	7bfb      	ldrb	r3, [r7, #15]
 800b57e:	4618      	mov	r0, r3
 800b580:	f7ff febc 	bl	800b2fc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800b584:	79fb      	ldrb	r3, [r7, #7]
 800b586:	2b0c      	cmp	r3, #12
 800b588:	d102      	bne.n	800b590 <send_cmd+0xb2>
 800b58a:	20ff      	movs	r0, #255	@ 0xff
 800b58c:	f7ff feb6 	bl	800b2fc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800b590:	230a      	movs	r3, #10
 800b592:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800b594:	20ff      	movs	r0, #255	@ 0xff
 800b596:	f7ff feb1 	bl	800b2fc <xchg_spi>
 800b59a:	4603      	mov	r3, r0
 800b59c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800b59e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	da05      	bge.n	800b5b2 <send_cmd+0xd4>
 800b5a6:	7bfb      	ldrb	r3, [r7, #15]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	73fb      	strb	r3, [r7, #15]
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1f0      	bne.n	800b594 <send_cmd+0xb6>

	return res;							/* Return received response */
 800b5b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b5bc:	b590      	push	{r4, r7, lr}
 800b5be:	b085      	sub	sp, #20
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800b5c6:	79fb      	ldrb	r3, [r7, #7]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d001      	beq.n	800b5d0 <USER_SPI_initialize+0x14>
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	e0dc      	b.n	800b78a <USER_SPI_initialize+0x1ce>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800b5d0:	4b70      	ldr	r3, [pc, #448]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	b2db      	uxtb	r3, r3
 800b5d6:	f003 0302 	and.w	r3, r3, #2
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d003      	beq.n	800b5e6 <USER_SPI_initialize+0x2a>
 800b5de:	4b6d      	ldr	r3, [pc, #436]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	e0d1      	b.n	800b78a <USER_SPI_initialize+0x1ce>
	flag = Stat;
 800b5e6:	4b6b      	ldr	r3, [pc, #428]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b5e8:	781b      	ldrb	r3, [r3, #0]
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	4b6a      	ldr	r3, [pc, #424]	@ (800b798 <USER_SPI_initialize+0x1dc>)
 800b5f0:	601a      	str	r2, [r3, #0]

	FCLK_SLOW();
 800b5f2:	4b6a      	ldr	r3, [pc, #424]	@ (800b79c <USER_SPI_initialize+0x1e0>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800b5fc:	4b67      	ldr	r3, [pc, #412]	@ (800b79c <USER_SPI_initialize+0x1e0>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800b604:	601a      	str	r2, [r3, #0]
	//SD_SPI_HANDLE.Instance->CR1 = SPI_BAUDRATEPRESCALER_128;


	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800b606:	230a      	movs	r3, #10
 800b608:	73fb      	strb	r3, [r7, #15]
 800b60a:	e005      	b.n	800b618 <USER_SPI_initialize+0x5c>
 800b60c:	20ff      	movs	r0, #255	@ 0xff
 800b60e:	f7ff fe75 	bl	800b2fc <xchg_spi>
 800b612:	7bfb      	ldrb	r3, [r7, #15]
 800b614:	3b01      	subs	r3, #1
 800b616:	73fb      	strb	r3, [r7, #15]
 800b618:	7bfb      	ldrb	r3, [r7, #15]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1f6      	bne.n	800b60c <USER_SPI_initialize+0x50>

	ty = 0;
 800b61e:	2300      	movs	r3, #0
 800b620:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800b622:	2100      	movs	r1, #0
 800b624:	2000      	movs	r0, #0
 800b626:	f7ff ff5a 	bl	800b4de <send_cmd>
 800b62a:	4603      	mov	r3, r0
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	f040 808b 	bne.w	800b748 <USER_SPI_initialize+0x18c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800b632:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b636:	f7ff fe37 	bl	800b2a8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800b63a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800b63e:	2008      	movs	r0, #8
 800b640:	f7ff ff4d 	bl	800b4de <send_cmd>
 800b644:	4603      	mov	r3, r0
 800b646:	2b01      	cmp	r3, #1
 800b648:	d151      	bne.n	800b6ee <USER_SPI_initialize+0x132>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800b64a:	2300      	movs	r3, #0
 800b64c:	73fb      	strb	r3, [r7, #15]
 800b64e:	e00d      	b.n	800b66c <USER_SPI_initialize+0xb0>
 800b650:	7bfc      	ldrb	r4, [r7, #15]
 800b652:	20ff      	movs	r0, #255	@ 0xff
 800b654:	f7ff fe52 	bl	800b2fc <xchg_spi>
 800b658:	4603      	mov	r3, r0
 800b65a:	461a      	mov	r2, r3
 800b65c:	f104 0310 	add.w	r3, r4, #16
 800b660:	443b      	add	r3, r7
 800b662:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b666:	7bfb      	ldrb	r3, [r7, #15]
 800b668:	3301      	adds	r3, #1
 800b66a:	73fb      	strb	r3, [r7, #15]
 800b66c:	7bfb      	ldrb	r3, [r7, #15]
 800b66e:	2b03      	cmp	r3, #3
 800b670:	d9ee      	bls.n	800b650 <USER_SPI_initialize+0x94>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800b672:	7abb      	ldrb	r3, [r7, #10]
 800b674:	2b01      	cmp	r3, #1
 800b676:	d167      	bne.n	800b748 <USER_SPI_initialize+0x18c>
 800b678:	7afb      	ldrb	r3, [r7, #11]
 800b67a:	2baa      	cmp	r3, #170	@ 0xaa
 800b67c:	d164      	bne.n	800b748 <USER_SPI_initialize+0x18c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800b67e:	bf00      	nop
 800b680:	f7ff fe26 	bl	800b2d0 <SPI_Timer_Status>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d007      	beq.n	800b69a <USER_SPI_initialize+0xde>
 800b68a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800b68e:	20a9      	movs	r0, #169	@ 0xa9
 800b690:	f7ff ff25 	bl	800b4de <send_cmd>
 800b694:	4603      	mov	r3, r0
 800b696:	2b00      	cmp	r3, #0
 800b698:	d1f2      	bne.n	800b680 <USER_SPI_initialize+0xc4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800b69a:	f7ff fe19 	bl	800b2d0 <SPI_Timer_Status>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d051      	beq.n	800b748 <USER_SPI_initialize+0x18c>
 800b6a4:	2100      	movs	r1, #0
 800b6a6:	203a      	movs	r0, #58	@ 0x3a
 800b6a8:	f7ff ff19 	bl	800b4de <send_cmd>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d14a      	bne.n	800b748 <USER_SPI_initialize+0x18c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	73fb      	strb	r3, [r7, #15]
 800b6b6:	e00d      	b.n	800b6d4 <USER_SPI_initialize+0x118>
 800b6b8:	7bfc      	ldrb	r4, [r7, #15]
 800b6ba:	20ff      	movs	r0, #255	@ 0xff
 800b6bc:	f7ff fe1e 	bl	800b2fc <xchg_spi>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	f104 0310 	add.w	r3, r4, #16
 800b6c8:	443b      	add	r3, r7
 800b6ca:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b6ce:	7bfb      	ldrb	r3, [r7, #15]
 800b6d0:	3301      	adds	r3, #1
 800b6d2:	73fb      	strb	r3, [r7, #15]
 800b6d4:	7bfb      	ldrb	r3, [r7, #15]
 800b6d6:	2b03      	cmp	r3, #3
 800b6d8:	d9ee      	bls.n	800b6b8 <USER_SPI_initialize+0xfc>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800b6da:	7a3b      	ldrb	r3, [r7, #8]
 800b6dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d001      	beq.n	800b6e8 <USER_SPI_initialize+0x12c>
 800b6e4:	230c      	movs	r3, #12
 800b6e6:	e000      	b.n	800b6ea <USER_SPI_initialize+0x12e>
 800b6e8:	2304      	movs	r3, #4
 800b6ea:	737b      	strb	r3, [r7, #13]
 800b6ec:	e02c      	b.n	800b748 <USER_SPI_initialize+0x18c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800b6ee:	2100      	movs	r1, #0
 800b6f0:	20a9      	movs	r0, #169	@ 0xa9
 800b6f2:	f7ff fef4 	bl	800b4de <send_cmd>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d804      	bhi.n	800b706 <USER_SPI_initialize+0x14a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800b6fc:	2302      	movs	r3, #2
 800b6fe:	737b      	strb	r3, [r7, #13]
 800b700:	23a9      	movs	r3, #169	@ 0xa9
 800b702:	73bb      	strb	r3, [r7, #14]
 800b704:	e003      	b.n	800b70e <USER_SPI_initialize+0x152>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800b706:	2301      	movs	r3, #1
 800b708:	737b      	strb	r3, [r7, #13]
 800b70a:	2301      	movs	r3, #1
 800b70c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800b70e:	bf00      	nop
 800b710:	f7ff fdde 	bl	800b2d0 <SPI_Timer_Status>
 800b714:	4603      	mov	r3, r0
 800b716:	2b00      	cmp	r3, #0
 800b718:	d007      	beq.n	800b72a <USER_SPI_initialize+0x16e>
 800b71a:	7bbb      	ldrb	r3, [r7, #14]
 800b71c:	2100      	movs	r1, #0
 800b71e:	4618      	mov	r0, r3
 800b720:	f7ff fedd 	bl	800b4de <send_cmd>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d1f2      	bne.n	800b710 <USER_SPI_initialize+0x154>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800b72a:	f7ff fdd1 	bl	800b2d0 <SPI_Timer_Status>
 800b72e:	4603      	mov	r3, r0
 800b730:	2b00      	cmp	r3, #0
 800b732:	d007      	beq.n	800b744 <USER_SPI_initialize+0x188>
 800b734:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b738:	2010      	movs	r0, #16
 800b73a:	f7ff fed0 	bl	800b4de <send_cmd>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d001      	beq.n	800b748 <USER_SPI_initialize+0x18c>
				ty = 0;
 800b744:	2300      	movs	r3, #0
 800b746:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800b748:	4a15      	ldr	r2, [pc, #84]	@ (800b7a0 <USER_SPI_initialize+0x1e4>)
 800b74a:	7b7b      	ldrb	r3, [r7, #13]
 800b74c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800b74e:	f7ff fe3f 	bl	800b3d0 <despiselect>

	if (ty) {			/* OK */
 800b752:	7b7b      	ldrb	r3, [r7, #13]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d012      	beq.n	800b77e <USER_SPI_initialize+0x1c2>
		FCLK_FAST();			/* Set fast clock */
 800b758:	4b10      	ldr	r3, [pc, #64]	@ (800b79c <USER_SPI_initialize+0x1e0>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800b762:	4b0e      	ldr	r3, [pc, #56]	@ (800b79c <USER_SPI_initialize+0x1e0>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f042 0210 	orr.w	r2, r2, #16
 800b76a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800b76c:	4b09      	ldr	r3, [pc, #36]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b76e:	781b      	ldrb	r3, [r3, #0]
 800b770:	b2db      	uxtb	r3, r3
 800b772:	f023 0301 	bic.w	r3, r3, #1
 800b776:	b2da      	uxtb	r2, r3
 800b778:	4b06      	ldr	r3, [pc, #24]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b77a:	701a      	strb	r2, [r3, #0]
 800b77c:	e002      	b.n	800b784 <USER_SPI_initialize+0x1c8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800b77e:	4b05      	ldr	r3, [pc, #20]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b780:	2201      	movs	r2, #1
 800b782:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800b784:	4b03      	ldr	r3, [pc, #12]	@ (800b794 <USER_SPI_initialize+0x1d8>)
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	b2db      	uxtb	r3, r3
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3714      	adds	r7, #20
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd90      	pop	{r4, r7, pc}
 800b792:	bf00      	nop
 800b794:	2000006c 	.word	0x2000006c
 800b798:	2000246c 	.word	0x2000246c
 800b79c:	20001b4c 	.word	0x20001b4c
 800b7a0:	20002638 	.word	0x20002638

0800b7a4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800b7ae:	79fb      	ldrb	r3, [r7, #7]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d001      	beq.n	800b7b8 <USER_SPI_status+0x14>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e002      	b.n	800b7be <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800b7b8:	4b04      	ldr	r3, [pc, #16]	@ (800b7cc <USER_SPI_status+0x28>)
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	b2db      	uxtb	r3, r3
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	370c      	adds	r7, #12
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c8:	4770      	bx	lr
 800b7ca:	bf00      	nop
 800b7cc:	2000006c 	.word	0x2000006c

0800b7d0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b084      	sub	sp, #16
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	60b9      	str	r1, [r7, #8]
 800b7d8:	607a      	str	r2, [r7, #4]
 800b7da:	603b      	str	r3, [r7, #0]
 800b7dc:	4603      	mov	r3, r0
 800b7de:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b7e0:	7bfb      	ldrb	r3, [r7, #15]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d102      	bne.n	800b7ec <USER_SPI_read+0x1c>
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d101      	bne.n	800b7f0 <USER_SPI_read+0x20>
 800b7ec:	2304      	movs	r3, #4
 800b7ee:	e04d      	b.n	800b88c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b7f0:	4b28      	ldr	r3, [pc, #160]	@ (800b894 <USER_SPI_read+0xc4>)
 800b7f2:	781b      	ldrb	r3, [r3, #0]
 800b7f4:	b2db      	uxtb	r3, r3
 800b7f6:	f003 0301 	and.w	r3, r3, #1
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d001      	beq.n	800b802 <USER_SPI_read+0x32>
 800b7fe:	2303      	movs	r3, #3
 800b800:	e044      	b.n	800b88c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800b802:	4b25      	ldr	r3, [pc, #148]	@ (800b898 <USER_SPI_read+0xc8>)
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	f003 0308 	and.w	r3, r3, #8
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d102      	bne.n	800b814 <USER_SPI_read+0x44>
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	025b      	lsls	r3, r3, #9
 800b812:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	2b01      	cmp	r3, #1
 800b818:	d111      	bne.n	800b83e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800b81a:	6879      	ldr	r1, [r7, #4]
 800b81c:	2011      	movs	r0, #17
 800b81e:	f7ff fe5e 	bl	800b4de <send_cmd>
 800b822:	4603      	mov	r3, r0
 800b824:	2b00      	cmp	r3, #0
 800b826:	d129      	bne.n	800b87c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800b828:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b82c:	68b8      	ldr	r0, [r7, #8]
 800b82e:	f7ff fdfb 	bl	800b428 <rcvr_datablock>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	d021      	beq.n	800b87c <USER_SPI_read+0xac>
			count = 0;
 800b838:	2300      	movs	r3, #0
 800b83a:	603b      	str	r3, [r7, #0]
 800b83c:	e01e      	b.n	800b87c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800b83e:	6879      	ldr	r1, [r7, #4]
 800b840:	2012      	movs	r0, #18
 800b842:	f7ff fe4c 	bl	800b4de <send_cmd>
 800b846:	4603      	mov	r3, r0
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d117      	bne.n	800b87c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800b84c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b850:	68b8      	ldr	r0, [r7, #8]
 800b852:	f7ff fde9 	bl	800b428 <rcvr_datablock>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00a      	beq.n	800b872 <USER_SPI_read+0xa2>
				buff += 512;
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800b862:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	3b01      	subs	r3, #1
 800b868:	603b      	str	r3, [r7, #0]
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d1ed      	bne.n	800b84c <USER_SPI_read+0x7c>
 800b870:	e000      	b.n	800b874 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800b872:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800b874:	2100      	movs	r1, #0
 800b876:	200c      	movs	r0, #12
 800b878:	f7ff fe31 	bl	800b4de <send_cmd>
		}
	}
	despiselect();
 800b87c:	f7ff fda8 	bl	800b3d0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	2b00      	cmp	r3, #0
 800b884:	bf14      	ite	ne
 800b886:	2301      	movne	r3, #1
 800b888:	2300      	moveq	r3, #0
 800b88a:	b2db      	uxtb	r3, r3
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3710      	adds	r7, #16
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}
 800b894:	2000006c 	.word	0x2000006c
 800b898:	20002638 	.word	0x20002638

0800b89c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60b9      	str	r1, [r7, #8]
 800b8a4:	607a      	str	r2, [r7, #4]
 800b8a6:	603b      	str	r3, [r7, #0]
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b8ac:	7bfb      	ldrb	r3, [r7, #15]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d102      	bne.n	800b8b8 <USER_SPI_write+0x1c>
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d101      	bne.n	800b8bc <USER_SPI_write+0x20>
 800b8b8:	2304      	movs	r3, #4
 800b8ba:	e063      	b.n	800b984 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800b8bc:	4b33      	ldr	r3, [pc, #204]	@ (800b98c <USER_SPI_write+0xf0>)
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	b2db      	uxtb	r3, r3
 800b8c2:	f003 0301 	and.w	r3, r3, #1
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d001      	beq.n	800b8ce <USER_SPI_write+0x32>
 800b8ca:	2303      	movs	r3, #3
 800b8cc:	e05a      	b.n	800b984 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800b8ce:	4b2f      	ldr	r3, [pc, #188]	@ (800b98c <USER_SPI_write+0xf0>)
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	f003 0304 	and.w	r3, r3, #4
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d001      	beq.n	800b8e0 <USER_SPI_write+0x44>
 800b8dc:	2302      	movs	r3, #2
 800b8de:	e051      	b.n	800b984 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800b8e0:	4b2b      	ldr	r3, [pc, #172]	@ (800b990 <USER_SPI_write+0xf4>)
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	f003 0308 	and.w	r3, r3, #8
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d102      	bne.n	800b8f2 <USER_SPI_write+0x56>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	025b      	lsls	r3, r3, #9
 800b8f0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d110      	bne.n	800b91a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800b8f8:	6879      	ldr	r1, [r7, #4]
 800b8fa:	2018      	movs	r0, #24
 800b8fc:	f7ff fdef 	bl	800b4de <send_cmd>
 800b900:	4603      	mov	r3, r0
 800b902:	2b00      	cmp	r3, #0
 800b904:	d136      	bne.n	800b974 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800b906:	21fe      	movs	r1, #254	@ 0xfe
 800b908:	68b8      	ldr	r0, [r7, #8]
 800b90a:	f7ff fdb6 	bl	800b47a <xmit_datablock>
 800b90e:	4603      	mov	r3, r0
 800b910:	2b00      	cmp	r3, #0
 800b912:	d02f      	beq.n	800b974 <USER_SPI_write+0xd8>
			count = 0;
 800b914:	2300      	movs	r3, #0
 800b916:	603b      	str	r3, [r7, #0]
 800b918:	e02c      	b.n	800b974 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800b91a:	4b1d      	ldr	r3, [pc, #116]	@ (800b990 <USER_SPI_write+0xf4>)
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	f003 0306 	and.w	r3, r3, #6
 800b922:	2b00      	cmp	r3, #0
 800b924:	d003      	beq.n	800b92e <USER_SPI_write+0x92>
 800b926:	6839      	ldr	r1, [r7, #0]
 800b928:	2097      	movs	r0, #151	@ 0x97
 800b92a:	f7ff fdd8 	bl	800b4de <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800b92e:	6879      	ldr	r1, [r7, #4]
 800b930:	2019      	movs	r0, #25
 800b932:	f7ff fdd4 	bl	800b4de <send_cmd>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d11b      	bne.n	800b974 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800b93c:	21fc      	movs	r1, #252	@ 0xfc
 800b93e:	68b8      	ldr	r0, [r7, #8]
 800b940:	f7ff fd9b 	bl	800b47a <xmit_datablock>
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d00a      	beq.n	800b960 <USER_SPI_write+0xc4>
				buff += 512;
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800b950:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	3b01      	subs	r3, #1
 800b956:	603b      	str	r3, [r7, #0]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1ee      	bne.n	800b93c <USER_SPI_write+0xa0>
 800b95e:	e000      	b.n	800b962 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800b960:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800b962:	21fd      	movs	r1, #253	@ 0xfd
 800b964:	2000      	movs	r0, #0
 800b966:	f7ff fd88 	bl	800b47a <xmit_datablock>
 800b96a:	4603      	mov	r3, r0
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d101      	bne.n	800b974 <USER_SPI_write+0xd8>
 800b970:	2301      	movs	r3, #1
 800b972:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800b974:	f7ff fd2c 	bl	800b3d0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	bf14      	ite	ne
 800b97e:	2301      	movne	r3, #1
 800b980:	2300      	moveq	r3, #0
 800b982:	b2db      	uxtb	r3, r3
}
 800b984:	4618      	mov	r0, r3
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}
 800b98c:	2000006c 	.word	0x2000006c
 800b990:	20002638 	.word	0x20002638

0800b994 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b08c      	sub	sp, #48	@ 0x30
 800b998:	af00      	add	r7, sp, #0
 800b99a:	4603      	mov	r3, r0
 800b99c:	603a      	str	r2, [r7, #0]
 800b99e:	71fb      	strb	r3, [r7, #7]
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800b9a4:	79fb      	ldrb	r3, [r7, #7]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d001      	beq.n	800b9ae <USER_SPI_ioctl+0x1a>
 800b9aa:	2304      	movs	r3, #4
 800b9ac:	e15a      	b.n	800bc64 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b9ae:	4baf      	ldr	r3, [pc, #700]	@ (800bc6c <USER_SPI_ioctl+0x2d8>)
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	f003 0301 	and.w	r3, r3, #1
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d001      	beq.n	800b9c0 <USER_SPI_ioctl+0x2c>
 800b9bc:	2303      	movs	r3, #3
 800b9be:	e151      	b.n	800bc64 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800b9c6:	79bb      	ldrb	r3, [r7, #6]
 800b9c8:	2b04      	cmp	r3, #4
 800b9ca:	f200 8136 	bhi.w	800bc3a <USER_SPI_ioctl+0x2a6>
 800b9ce:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d4 <USER_SPI_ioctl+0x40>)
 800b9d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d4:	0800b9e9 	.word	0x0800b9e9
 800b9d8:	0800b9fd 	.word	0x0800b9fd
 800b9dc:	0800bc3b 	.word	0x0800bc3b
 800b9e0:	0800baa9 	.word	0x0800baa9
 800b9e4:	0800bb9f 	.word	0x0800bb9f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800b9e8:	f7ff fd02 	bl	800b3f0 <spiselect>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	f000 8127 	beq.w	800bc42 <USER_SPI_ioctl+0x2ae>
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800b9fa:	e122      	b.n	800bc42 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	2009      	movs	r0, #9
 800ba00:	f7ff fd6d 	bl	800b4de <send_cmd>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f040 811d 	bne.w	800bc46 <USER_SPI_ioctl+0x2b2>
 800ba0c:	f107 030c 	add.w	r3, r7, #12
 800ba10:	2110      	movs	r1, #16
 800ba12:	4618      	mov	r0, r3
 800ba14:	f7ff fd08 	bl	800b428 <rcvr_datablock>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	f000 8113 	beq.w	800bc46 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800ba20:	7b3b      	ldrb	r3, [r7, #12]
 800ba22:	099b      	lsrs	r3, r3, #6
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	d111      	bne.n	800ba4e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800ba2a:	7d7b      	ldrb	r3, [r7, #21]
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	7d3b      	ldrb	r3, [r7, #20]
 800ba30:	021b      	lsls	r3, r3, #8
 800ba32:	4413      	add	r3, r2
 800ba34:	461a      	mov	r2, r3
 800ba36:	7cfb      	ldrb	r3, [r7, #19]
 800ba38:	041b      	lsls	r3, r3, #16
 800ba3a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800ba3e:	4413      	add	r3, r2
 800ba40:	3301      	adds	r3, #1
 800ba42:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800ba44:	69fb      	ldr	r3, [r7, #28]
 800ba46:	029a      	lsls	r2, r3, #10
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	601a      	str	r2, [r3, #0]
 800ba4c:	e028      	b.n	800baa0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ba4e:	7c7b      	ldrb	r3, [r7, #17]
 800ba50:	f003 030f 	and.w	r3, r3, #15
 800ba54:	b2da      	uxtb	r2, r3
 800ba56:	7dbb      	ldrb	r3, [r7, #22]
 800ba58:	09db      	lsrs	r3, r3, #7
 800ba5a:	b2db      	uxtb	r3, r3
 800ba5c:	4413      	add	r3, r2
 800ba5e:	b2da      	uxtb	r2, r3
 800ba60:	7d7b      	ldrb	r3, [r7, #21]
 800ba62:	005b      	lsls	r3, r3, #1
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	f003 0306 	and.w	r3, r3, #6
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	4413      	add	r3, r2
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	3302      	adds	r3, #2
 800ba72:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ba76:	7d3b      	ldrb	r3, [r7, #20]
 800ba78:	099b      	lsrs	r3, r3, #6
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	7cfb      	ldrb	r3, [r7, #19]
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	441a      	add	r2, r3
 800ba84:	7cbb      	ldrb	r3, [r7, #18]
 800ba86:	029b      	lsls	r3, r3, #10
 800ba88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ba8c:	4413      	add	r3, r2
 800ba8e:	3301      	adds	r3, #1
 800ba90:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800ba92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ba96:	3b09      	subs	r3, #9
 800ba98:	69fa      	ldr	r2, [r7, #28]
 800ba9a:	409a      	lsls	r2, r3
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800baa0:	2300      	movs	r3, #0
 800baa2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800baa6:	e0ce      	b.n	800bc46 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800baa8:	4b71      	ldr	r3, [pc, #452]	@ (800bc70 <USER_SPI_ioctl+0x2dc>)
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	f003 0304 	and.w	r3, r3, #4
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d031      	beq.n	800bb18 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800bab4:	2100      	movs	r1, #0
 800bab6:	208d      	movs	r0, #141	@ 0x8d
 800bab8:	f7ff fd11 	bl	800b4de <send_cmd>
 800babc:	4603      	mov	r3, r0
 800babe:	2b00      	cmp	r3, #0
 800bac0:	f040 80c3 	bne.w	800bc4a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800bac4:	20ff      	movs	r0, #255	@ 0xff
 800bac6:	f7ff fc19 	bl	800b2fc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800baca:	f107 030c 	add.w	r3, r7, #12
 800bace:	2110      	movs	r1, #16
 800bad0:	4618      	mov	r0, r3
 800bad2:	f7ff fca9 	bl	800b428 <rcvr_datablock>
 800bad6:	4603      	mov	r3, r0
 800bad8:	2b00      	cmp	r3, #0
 800bada:	f000 80b6 	beq.w	800bc4a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800bade:	2330      	movs	r3, #48	@ 0x30
 800bae0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800bae4:	e007      	b.n	800baf6 <USER_SPI_ioctl+0x162>
 800bae6:	20ff      	movs	r0, #255	@ 0xff
 800bae8:	f7ff fc08 	bl	800b2fc <xchg_spi>
 800baec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800baf0:	3b01      	subs	r3, #1
 800baf2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800baf6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d1f3      	bne.n	800bae6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800bafe:	7dbb      	ldrb	r3, [r7, #22]
 800bb00:	091b      	lsrs	r3, r3, #4
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	461a      	mov	r2, r3
 800bb06:	2310      	movs	r3, #16
 800bb08:	fa03 f202 	lsl.w	r2, r3, r2
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800bb10:	2300      	movs	r3, #0
 800bb12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800bb16:	e098      	b.n	800bc4a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800bb18:	2100      	movs	r1, #0
 800bb1a:	2009      	movs	r0, #9
 800bb1c:	f7ff fcdf 	bl	800b4de <send_cmd>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f040 8091 	bne.w	800bc4a <USER_SPI_ioctl+0x2b6>
 800bb28:	f107 030c 	add.w	r3, r7, #12
 800bb2c:	2110      	movs	r1, #16
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f7ff fc7a 	bl	800b428 <rcvr_datablock>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	f000 8087 	beq.w	800bc4a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800bb3c:	4b4c      	ldr	r3, [pc, #304]	@ (800bc70 <USER_SPI_ioctl+0x2dc>)
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	f003 0302 	and.w	r3, r3, #2
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d012      	beq.n	800bb6e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800bb48:	7dbb      	ldrb	r3, [r7, #22]
 800bb4a:	005b      	lsls	r3, r3, #1
 800bb4c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800bb50:	7dfa      	ldrb	r2, [r7, #23]
 800bb52:	09d2      	lsrs	r2, r2, #7
 800bb54:	b2d2      	uxtb	r2, r2
 800bb56:	4413      	add	r3, r2
 800bb58:	1c5a      	adds	r2, r3, #1
 800bb5a:	7e7b      	ldrb	r3, [r7, #25]
 800bb5c:	099b      	lsrs	r3, r3, #6
 800bb5e:	b2db      	uxtb	r3, r3
 800bb60:	3b01      	subs	r3, #1
 800bb62:	fa02 f303 	lsl.w	r3, r2, r3
 800bb66:	461a      	mov	r2, r3
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	601a      	str	r2, [r3, #0]
 800bb6c:	e013      	b.n	800bb96 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800bb6e:	7dbb      	ldrb	r3, [r7, #22]
 800bb70:	109b      	asrs	r3, r3, #2
 800bb72:	b29b      	uxth	r3, r3
 800bb74:	f003 031f 	and.w	r3, r3, #31
 800bb78:	3301      	adds	r3, #1
 800bb7a:	7dfa      	ldrb	r2, [r7, #23]
 800bb7c:	00d2      	lsls	r2, r2, #3
 800bb7e:	f002 0218 	and.w	r2, r2, #24
 800bb82:	7df9      	ldrb	r1, [r7, #23]
 800bb84:	0949      	lsrs	r1, r1, #5
 800bb86:	b2c9      	uxtb	r1, r1
 800bb88:	440a      	add	r2, r1
 800bb8a:	3201      	adds	r2, #1
 800bb8c:	fb02 f303 	mul.w	r3, r2, r3
 800bb90:	461a      	mov	r2, r3
 800bb92:	683b      	ldr	r3, [r7, #0]
 800bb94:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800bb9c:	e055      	b.n	800bc4a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800bb9e:	4b34      	ldr	r3, [pc, #208]	@ (800bc70 <USER_SPI_ioctl+0x2dc>)
 800bba0:	781b      	ldrb	r3, [r3, #0]
 800bba2:	f003 0306 	and.w	r3, r3, #6
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d051      	beq.n	800bc4e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800bbaa:	f107 020c 	add.w	r2, r7, #12
 800bbae:	79fb      	ldrb	r3, [r7, #7]
 800bbb0:	210b      	movs	r1, #11
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7ff feee 	bl	800b994 <USER_SPI_ioctl>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d149      	bne.n	800bc52 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800bbbe:	7b3b      	ldrb	r3, [r7, #12]
 800bbc0:	099b      	lsrs	r3, r3, #6
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d104      	bne.n	800bbd2 <USER_SPI_ioctl+0x23e>
 800bbc8:	7dbb      	ldrb	r3, [r7, #22]
 800bbca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d041      	beq.n	800bc56 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	623b      	str	r3, [r7, #32]
 800bbd6:	6a3b      	ldr	r3, [r7, #32]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbdc:	6a3b      	ldr	r3, [r7, #32]
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800bbe2:	4b23      	ldr	r3, [pc, #140]	@ (800bc70 <USER_SPI_ioctl+0x2dc>)
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	f003 0308 	and.w	r3, r3, #8
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d105      	bne.n	800bbfa <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800bbee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbf0:	025b      	lsls	r3, r3, #9
 800bbf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf6:	025b      	lsls	r3, r3, #9
 800bbf8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800bbfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbfc:	2020      	movs	r0, #32
 800bbfe:	f7ff fc6e 	bl	800b4de <send_cmd>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d128      	bne.n	800bc5a <USER_SPI_ioctl+0x2c6>
 800bc08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc0a:	2021      	movs	r0, #33	@ 0x21
 800bc0c:	f7ff fc67 	bl	800b4de <send_cmd>
 800bc10:	4603      	mov	r3, r0
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d121      	bne.n	800bc5a <USER_SPI_ioctl+0x2c6>
 800bc16:	2100      	movs	r1, #0
 800bc18:	2026      	movs	r0, #38	@ 0x26
 800bc1a:	f7ff fc60 	bl	800b4de <send_cmd>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d11a      	bne.n	800bc5a <USER_SPI_ioctl+0x2c6>
 800bc24:	f247 5030 	movw	r0, #30000	@ 0x7530
 800bc28:	f7ff fbae 	bl	800b388 <wait_ready>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d013      	beq.n	800bc5a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800bc32:	2300      	movs	r3, #0
 800bc34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800bc38:	e00f      	b.n	800bc5a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800bc3a:	2304      	movs	r3, #4
 800bc3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bc40:	e00c      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		break;
 800bc42:	bf00      	nop
 800bc44:	e00a      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		break;
 800bc46:	bf00      	nop
 800bc48:	e008      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		break;
 800bc4a:	bf00      	nop
 800bc4c:	e006      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800bc4e:	bf00      	nop
 800bc50:	e004      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800bc52:	bf00      	nop
 800bc54:	e002      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800bc56:	bf00      	nop
 800bc58:	e000      	b.n	800bc5c <USER_SPI_ioctl+0x2c8>
		break;
 800bc5a:	bf00      	nop
	}

	despiselect();
 800bc5c:	f7ff fbb8 	bl	800b3d0 <despiselect>

	return res;
 800bc60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bc64:	4618      	mov	r0, r3
 800bc66:	3730      	adds	r7, #48	@ 0x30
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}
 800bc6c:	2000006c 	.word	0x2000006c
 800bc70:	20002638 	.word	0x20002638

0800bc74 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b084      	sub	sp, #16
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bc7e:	79fb      	ldrb	r3, [r7, #7]
 800bc80:	4a08      	ldr	r2, [pc, #32]	@ (800bca4 <disk_status+0x30>)
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4413      	add	r3, r2
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	79fa      	ldrb	r2, [r7, #7]
 800bc8c:	4905      	ldr	r1, [pc, #20]	@ (800bca4 <disk_status+0x30>)
 800bc8e:	440a      	add	r2, r1
 800bc90:	7a12      	ldrb	r2, [r2, #8]
 800bc92:	4610      	mov	r0, r2
 800bc94:	4798      	blx	r3
 800bc96:	4603      	mov	r3, r0
 800bc98:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bc9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3710      	adds	r7, #16
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}
 800bca4:	2000286c 	.word	0x2000286c

0800bca8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b084      	sub	sp, #16
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	4603      	mov	r3, r0
 800bcb0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bcb6:	79fb      	ldrb	r3, [r7, #7]
 800bcb8:	4a0d      	ldr	r2, [pc, #52]	@ (800bcf0 <disk_initialize+0x48>)
 800bcba:	5cd3      	ldrb	r3, [r2, r3]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d111      	bne.n	800bce4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	4a0b      	ldr	r2, [pc, #44]	@ (800bcf0 <disk_initialize+0x48>)
 800bcc4:	2101      	movs	r1, #1
 800bcc6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bcc8:	79fb      	ldrb	r3, [r7, #7]
 800bcca:	4a09      	ldr	r2, [pc, #36]	@ (800bcf0 <disk_initialize+0x48>)
 800bccc:	009b      	lsls	r3, r3, #2
 800bcce:	4413      	add	r3, r2
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	79fa      	ldrb	r2, [r7, #7]
 800bcd6:	4906      	ldr	r1, [pc, #24]	@ (800bcf0 <disk_initialize+0x48>)
 800bcd8:	440a      	add	r2, r1
 800bcda:	7a12      	ldrb	r2, [r2, #8]
 800bcdc:	4610      	mov	r0, r2
 800bcde:	4798      	blx	r3
 800bce0:	4603      	mov	r3, r0
 800bce2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bce4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3710      	adds	r7, #16
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	2000286c 	.word	0x2000286c

0800bcf4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bcf4:	b590      	push	{r4, r7, lr}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60b9      	str	r1, [r7, #8]
 800bcfc:	607a      	str	r2, [r7, #4]
 800bcfe:	603b      	str	r3, [r7, #0]
 800bd00:	4603      	mov	r3, r0
 800bd02:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bd04:	7bfb      	ldrb	r3, [r7, #15]
 800bd06:	4a0a      	ldr	r2, [pc, #40]	@ (800bd30 <disk_read+0x3c>)
 800bd08:	009b      	lsls	r3, r3, #2
 800bd0a:	4413      	add	r3, r2
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	689c      	ldr	r4, [r3, #8]
 800bd10:	7bfb      	ldrb	r3, [r7, #15]
 800bd12:	4a07      	ldr	r2, [pc, #28]	@ (800bd30 <disk_read+0x3c>)
 800bd14:	4413      	add	r3, r2
 800bd16:	7a18      	ldrb	r0, [r3, #8]
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	687a      	ldr	r2, [r7, #4]
 800bd1c:	68b9      	ldr	r1, [r7, #8]
 800bd1e:	47a0      	blx	r4
 800bd20:	4603      	mov	r3, r0
 800bd22:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd24:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	371c      	adds	r7, #28
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd90      	pop	{r4, r7, pc}
 800bd2e:	bf00      	nop
 800bd30:	2000286c 	.word	0x2000286c

0800bd34 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bd34:	b590      	push	{r4, r7, lr}
 800bd36:	b087      	sub	sp, #28
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60b9      	str	r1, [r7, #8]
 800bd3c:	607a      	str	r2, [r7, #4]
 800bd3e:	603b      	str	r3, [r7, #0]
 800bd40:	4603      	mov	r3, r0
 800bd42:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bd44:	7bfb      	ldrb	r3, [r7, #15]
 800bd46:	4a0a      	ldr	r2, [pc, #40]	@ (800bd70 <disk_write+0x3c>)
 800bd48:	009b      	lsls	r3, r3, #2
 800bd4a:	4413      	add	r3, r2
 800bd4c:	685b      	ldr	r3, [r3, #4]
 800bd4e:	68dc      	ldr	r4, [r3, #12]
 800bd50:	7bfb      	ldrb	r3, [r7, #15]
 800bd52:	4a07      	ldr	r2, [pc, #28]	@ (800bd70 <disk_write+0x3c>)
 800bd54:	4413      	add	r3, r2
 800bd56:	7a18      	ldrb	r0, [r3, #8]
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	68b9      	ldr	r1, [r7, #8]
 800bd5e:	47a0      	blx	r4
 800bd60:	4603      	mov	r3, r0
 800bd62:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd64:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	371c      	adds	r7, #28
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd90      	pop	{r4, r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	2000286c 	.word	0x2000286c

0800bd74 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	603a      	str	r2, [r7, #0]
 800bd7e:	71fb      	strb	r3, [r7, #7]
 800bd80:	460b      	mov	r3, r1
 800bd82:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bd84:	79fb      	ldrb	r3, [r7, #7]
 800bd86:	4a09      	ldr	r2, [pc, #36]	@ (800bdac <disk_ioctl+0x38>)
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	4413      	add	r3, r2
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	79fa      	ldrb	r2, [r7, #7]
 800bd92:	4906      	ldr	r1, [pc, #24]	@ (800bdac <disk_ioctl+0x38>)
 800bd94:	440a      	add	r2, r1
 800bd96:	7a10      	ldrb	r0, [r2, #8]
 800bd98:	79b9      	ldrb	r1, [r7, #6]
 800bd9a:	683a      	ldr	r2, [r7, #0]
 800bd9c:	4798      	blx	r3
 800bd9e:	4603      	mov	r3, r0
 800bda0:	73fb      	strb	r3, [r7, #15]
  return res;
 800bda2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3710      	adds	r7, #16
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	2000286c 	.word	0x2000286c

0800bdb0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bdc0:	89fb      	ldrh	r3, [r7, #14]
 800bdc2:	021b      	lsls	r3, r3, #8
 800bdc4:	b21a      	sxth	r2, r3
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	781b      	ldrb	r3, [r3, #0]
 800bdca:	b21b      	sxth	r3, r3
 800bdcc:	4313      	orrs	r3, r2
 800bdce:	b21b      	sxth	r3, r3
 800bdd0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bdd2:	89fb      	ldrh	r3, [r7, #14]
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3714      	adds	r7, #20
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdde:	4770      	bx	lr

0800bde0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	3303      	adds	r3, #3
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	021b      	lsls	r3, r3, #8
 800bdf4:	687a      	ldr	r2, [r7, #4]
 800bdf6:	3202      	adds	r2, #2
 800bdf8:	7812      	ldrb	r2, [r2, #0]
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	021b      	lsls	r3, r3, #8
 800be02:	687a      	ldr	r2, [r7, #4]
 800be04:	3201      	adds	r2, #1
 800be06:	7812      	ldrb	r2, [r2, #0]
 800be08:	4313      	orrs	r3, r2
 800be0a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	021b      	lsls	r3, r3, #8
 800be10:	687a      	ldr	r2, [r7, #4]
 800be12:	7812      	ldrb	r2, [r2, #0]
 800be14:	4313      	orrs	r3, r2
 800be16:	60fb      	str	r3, [r7, #12]
	return rv;
 800be18:	68fb      	ldr	r3, [r7, #12]
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3714      	adds	r7, #20
 800be1e:	46bd      	mov	sp, r7
 800be20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be24:	4770      	bx	lr

0800be26 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800be26:	b480      	push	{r7}
 800be28:	b083      	sub	sp, #12
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	6078      	str	r0, [r7, #4]
 800be2e:	460b      	mov	r3, r1
 800be30:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	1c5a      	adds	r2, r3, #1
 800be36:	607a      	str	r2, [r7, #4]
 800be38:	887a      	ldrh	r2, [r7, #2]
 800be3a:	b2d2      	uxtb	r2, r2
 800be3c:	701a      	strb	r2, [r3, #0]
 800be3e:	887b      	ldrh	r3, [r7, #2]
 800be40:	0a1b      	lsrs	r3, r3, #8
 800be42:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	1c5a      	adds	r2, r3, #1
 800be48:	607a      	str	r2, [r7, #4]
 800be4a:	887a      	ldrh	r2, [r7, #2]
 800be4c:	b2d2      	uxtb	r2, r2
 800be4e:	701a      	strb	r2, [r3, #0]
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	1c5a      	adds	r2, r3, #1
 800be6a:	607a      	str	r2, [r7, #4]
 800be6c:	683a      	ldr	r2, [r7, #0]
 800be6e:	b2d2      	uxtb	r2, r2
 800be70:	701a      	strb	r2, [r3, #0]
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	0a1b      	lsrs	r3, r3, #8
 800be76:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	1c5a      	adds	r2, r3, #1
 800be7c:	607a      	str	r2, [r7, #4]
 800be7e:	683a      	ldr	r2, [r7, #0]
 800be80:	b2d2      	uxtb	r2, r2
 800be82:	701a      	strb	r2, [r3, #0]
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	0a1b      	lsrs	r3, r3, #8
 800be88:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	1c5a      	adds	r2, r3, #1
 800be8e:	607a      	str	r2, [r7, #4]
 800be90:	683a      	ldr	r2, [r7, #0]
 800be92:	b2d2      	uxtb	r2, r2
 800be94:	701a      	strb	r2, [r3, #0]
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	0a1b      	lsrs	r3, r3, #8
 800be9a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	1c5a      	adds	r2, r3, #1
 800bea0:	607a      	str	r2, [r7, #4]
 800bea2:	683a      	ldr	r2, [r7, #0]
 800bea4:	b2d2      	uxtb	r2, r2
 800bea6:	701a      	strb	r2, [r3, #0]
}
 800bea8:	bf00      	nop
 800beaa:	370c      	adds	r7, #12
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800beb4:	b480      	push	{r7}
 800beb6:	b087      	sub	sp, #28
 800beb8:	af00      	add	r7, sp, #0
 800beba:	60f8      	str	r0, [r7, #12]
 800bebc:	60b9      	str	r1, [r7, #8]
 800bebe:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d00d      	beq.n	800beea <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bece:	693a      	ldr	r2, [r7, #16]
 800bed0:	1c53      	adds	r3, r2, #1
 800bed2:	613b      	str	r3, [r7, #16]
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	1c59      	adds	r1, r3, #1
 800bed8:	6179      	str	r1, [r7, #20]
 800beda:	7812      	ldrb	r2, [r2, #0]
 800bedc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	3b01      	subs	r3, #1
 800bee2:	607b      	str	r3, [r7, #4]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1f1      	bne.n	800bece <mem_cpy+0x1a>
	}
}
 800beea:	bf00      	nop
 800beec:	371c      	adds	r7, #28
 800beee:	46bd      	mov	sp, r7
 800bef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef4:	4770      	bx	lr

0800bef6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bef6:	b480      	push	{r7}
 800bef8:	b087      	sub	sp, #28
 800befa:	af00      	add	r7, sp, #0
 800befc:	60f8      	str	r0, [r7, #12]
 800befe:	60b9      	str	r1, [r7, #8]
 800bf00:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	1c5a      	adds	r2, r3, #1
 800bf0a:	617a      	str	r2, [r7, #20]
 800bf0c:	68ba      	ldr	r2, [r7, #8]
 800bf0e:	b2d2      	uxtb	r2, r2
 800bf10:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	3b01      	subs	r3, #1
 800bf16:	607b      	str	r3, [r7, #4]
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d1f3      	bne.n	800bf06 <mem_set+0x10>
}
 800bf1e:	bf00      	nop
 800bf20:	bf00      	nop
 800bf22:	371c      	adds	r7, #28
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bf2c:	b480      	push	{r7}
 800bf2e:	b089      	sub	sp, #36	@ 0x24
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	60f8      	str	r0, [r7, #12]
 800bf34:	60b9      	str	r1, [r7, #8]
 800bf36:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	61fb      	str	r3, [r7, #28]
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bf40:	2300      	movs	r3, #0
 800bf42:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bf44:	69fb      	ldr	r3, [r7, #28]
 800bf46:	1c5a      	adds	r2, r3, #1
 800bf48:	61fa      	str	r2, [r7, #28]
 800bf4a:	781b      	ldrb	r3, [r3, #0]
 800bf4c:	4619      	mov	r1, r3
 800bf4e:	69bb      	ldr	r3, [r7, #24]
 800bf50:	1c5a      	adds	r2, r3, #1
 800bf52:	61ba      	str	r2, [r7, #24]
 800bf54:	781b      	ldrb	r3, [r3, #0]
 800bf56:	1acb      	subs	r3, r1, r3
 800bf58:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	607b      	str	r3, [r7, #4]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d002      	beq.n	800bf6c <mem_cmp+0x40>
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d0eb      	beq.n	800bf44 <mem_cmp+0x18>

	return r;
 800bf6c:	697b      	ldr	r3, [r7, #20]
}
 800bf6e:	4618      	mov	r0, r3
 800bf70:	3724      	adds	r7, #36	@ 0x24
 800bf72:	46bd      	mov	sp, r7
 800bf74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf78:	4770      	bx	lr

0800bf7a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bf7a:	b480      	push	{r7}
 800bf7c:	b083      	sub	sp, #12
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	6078      	str	r0, [r7, #4]
 800bf82:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bf84:	e002      	b.n	800bf8c <chk_chr+0x12>
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	607b      	str	r3, [r7, #4]
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	781b      	ldrb	r3, [r3, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d005      	beq.n	800bfa0 <chk_chr+0x26>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d1f2      	bne.n	800bf86 <chk_chr+0xc>
	return *str;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	781b      	ldrb	r3, [r3, #0]
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	370c      	adds	r7, #12
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr

0800bfb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b085      	sub	sp, #20
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bfba:	2300      	movs	r3, #0
 800bfbc:	60bb      	str	r3, [r7, #8]
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	60fb      	str	r3, [r7, #12]
 800bfc2:	e029      	b.n	800c018 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bfc4:	4a27      	ldr	r2, [pc, #156]	@ (800c064 <chk_lock+0xb4>)
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	011b      	lsls	r3, r3, #4
 800bfca:	4413      	add	r3, r2
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d01d      	beq.n	800c00e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bfd2:	4a24      	ldr	r2, [pc, #144]	@ (800c064 <chk_lock+0xb4>)
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	011b      	lsls	r3, r3, #4
 800bfd8:	4413      	add	r3, r2
 800bfda:	681a      	ldr	r2, [r3, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	429a      	cmp	r2, r3
 800bfe2:	d116      	bne.n	800c012 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bfe4:	4a1f      	ldr	r2, [pc, #124]	@ (800c064 <chk_lock+0xb4>)
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	011b      	lsls	r3, r3, #4
 800bfea:	4413      	add	r3, r2
 800bfec:	3304      	adds	r3, #4
 800bfee:	681a      	ldr	r2, [r3, #0]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d10c      	bne.n	800c012 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bff8:	4a1a      	ldr	r2, [pc, #104]	@ (800c064 <chk_lock+0xb4>)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	4413      	add	r3, r2
 800c000:	3308      	adds	r3, #8
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c008:	429a      	cmp	r2, r3
 800c00a:	d102      	bne.n	800c012 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c00c:	e007      	b.n	800c01e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c00e:	2301      	movs	r3, #1
 800c010:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	3301      	adds	r3, #1
 800c016:	60fb      	str	r3, [r7, #12]
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d9d2      	bls.n	800bfc4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	2b02      	cmp	r3, #2
 800c022:	d109      	bne.n	800c038 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d102      	bne.n	800c030 <chk_lock+0x80>
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	d101      	bne.n	800c034 <chk_lock+0x84>
 800c030:	2300      	movs	r3, #0
 800c032:	e010      	b.n	800c056 <chk_lock+0xa6>
 800c034:	2312      	movs	r3, #18
 800c036:	e00e      	b.n	800c056 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d108      	bne.n	800c050 <chk_lock+0xa0>
 800c03e:	4a09      	ldr	r2, [pc, #36]	@ (800c064 <chk_lock+0xb4>)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	011b      	lsls	r3, r3, #4
 800c044:	4413      	add	r3, r2
 800c046:	330c      	adds	r3, #12
 800c048:	881b      	ldrh	r3, [r3, #0]
 800c04a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c04e:	d101      	bne.n	800c054 <chk_lock+0xa4>
 800c050:	2310      	movs	r3, #16
 800c052:	e000      	b.n	800c056 <chk_lock+0xa6>
 800c054:	2300      	movs	r3, #0
}
 800c056:	4618      	mov	r0, r3
 800c058:	3714      	adds	r7, #20
 800c05a:	46bd      	mov	sp, r7
 800c05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c060:	4770      	bx	lr
 800c062:	bf00      	nop
 800c064:	2000264c 	.word	0x2000264c

0800c068 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c068:	b480      	push	{r7}
 800c06a:	b083      	sub	sp, #12
 800c06c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c06e:	2300      	movs	r3, #0
 800c070:	607b      	str	r3, [r7, #4]
 800c072:	e002      	b.n	800c07a <enq_lock+0x12>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	3301      	adds	r3, #1
 800c078:	607b      	str	r3, [r7, #4]
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d806      	bhi.n	800c08e <enq_lock+0x26>
 800c080:	4a09      	ldr	r2, [pc, #36]	@ (800c0a8 <enq_lock+0x40>)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	011b      	lsls	r3, r3, #4
 800c086:	4413      	add	r3, r2
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d1f2      	bne.n	800c074 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2b02      	cmp	r3, #2
 800c092:	bf14      	ite	ne
 800c094:	2301      	movne	r3, #1
 800c096:	2300      	moveq	r3, #0
 800c098:	b2db      	uxtb	r3, r3
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	370c      	adds	r7, #12
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a4:	4770      	bx	lr
 800c0a6:	bf00      	nop
 800c0a8:	2000264c 	.word	0x2000264c

0800c0ac <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b085      	sub	sp, #20
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	60fb      	str	r3, [r7, #12]
 800c0ba:	e01f      	b.n	800c0fc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c0bc:	4a41      	ldr	r2, [pc, #260]	@ (800c1c4 <inc_lock+0x118>)
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	011b      	lsls	r3, r3, #4
 800c0c2:	4413      	add	r3, r2
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d113      	bne.n	800c0f6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c0ce:	4a3d      	ldr	r2, [pc, #244]	@ (800c1c4 <inc_lock+0x118>)
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	011b      	lsls	r3, r3, #4
 800c0d4:	4413      	add	r3, r2
 800c0d6:	3304      	adds	r3, #4
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d109      	bne.n	800c0f6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c0e2:	4a38      	ldr	r2, [pc, #224]	@ (800c1c4 <inc_lock+0x118>)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	011b      	lsls	r3, r3, #4
 800c0e8:	4413      	add	r3, r2
 800c0ea:	3308      	adds	r3, #8
 800c0ec:	681a      	ldr	r2, [r3, #0]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c0f2:	429a      	cmp	r2, r3
 800c0f4:	d006      	beq.n	800c104 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	60fb      	str	r3, [r7, #12]
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2b01      	cmp	r3, #1
 800c100:	d9dc      	bls.n	800c0bc <inc_lock+0x10>
 800c102:	e000      	b.n	800c106 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c104:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	2b02      	cmp	r3, #2
 800c10a:	d132      	bne.n	800c172 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c10c:	2300      	movs	r3, #0
 800c10e:	60fb      	str	r3, [r7, #12]
 800c110:	e002      	b.n	800c118 <inc_lock+0x6c>
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	3301      	adds	r3, #1
 800c116:	60fb      	str	r3, [r7, #12]
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d806      	bhi.n	800c12c <inc_lock+0x80>
 800c11e:	4a29      	ldr	r2, [pc, #164]	@ (800c1c4 <inc_lock+0x118>)
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	011b      	lsls	r3, r3, #4
 800c124:	4413      	add	r3, r2
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d1f2      	bne.n	800c112 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	2b02      	cmp	r3, #2
 800c130:	d101      	bne.n	800c136 <inc_lock+0x8a>
 800c132:	2300      	movs	r3, #0
 800c134:	e040      	b.n	800c1b8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681a      	ldr	r2, [r3, #0]
 800c13a:	4922      	ldr	r1, [pc, #136]	@ (800c1c4 <inc_lock+0x118>)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	011b      	lsls	r3, r3, #4
 800c140:	440b      	add	r3, r1
 800c142:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	689a      	ldr	r2, [r3, #8]
 800c148:	491e      	ldr	r1, [pc, #120]	@ (800c1c4 <inc_lock+0x118>)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	011b      	lsls	r3, r3, #4
 800c14e:	440b      	add	r3, r1
 800c150:	3304      	adds	r3, #4
 800c152:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	695a      	ldr	r2, [r3, #20]
 800c158:	491a      	ldr	r1, [pc, #104]	@ (800c1c4 <inc_lock+0x118>)
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	011b      	lsls	r3, r3, #4
 800c15e:	440b      	add	r3, r1
 800c160:	3308      	adds	r3, #8
 800c162:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c164:	4a17      	ldr	r2, [pc, #92]	@ (800c1c4 <inc_lock+0x118>)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	011b      	lsls	r3, r3, #4
 800c16a:	4413      	add	r3, r2
 800c16c:	330c      	adds	r3, #12
 800c16e:	2200      	movs	r2, #0
 800c170:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d009      	beq.n	800c18c <inc_lock+0xe0>
 800c178:	4a12      	ldr	r2, [pc, #72]	@ (800c1c4 <inc_lock+0x118>)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	011b      	lsls	r3, r3, #4
 800c17e:	4413      	add	r3, r2
 800c180:	330c      	adds	r3, #12
 800c182:	881b      	ldrh	r3, [r3, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d001      	beq.n	800c18c <inc_lock+0xe0>
 800c188:	2300      	movs	r3, #0
 800c18a:	e015      	b.n	800c1b8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d108      	bne.n	800c1a4 <inc_lock+0xf8>
 800c192:	4a0c      	ldr	r2, [pc, #48]	@ (800c1c4 <inc_lock+0x118>)
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	011b      	lsls	r3, r3, #4
 800c198:	4413      	add	r3, r2
 800c19a:	330c      	adds	r3, #12
 800c19c:	881b      	ldrh	r3, [r3, #0]
 800c19e:	3301      	adds	r3, #1
 800c1a0:	b29a      	uxth	r2, r3
 800c1a2:	e001      	b.n	800c1a8 <inc_lock+0xfc>
 800c1a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c1a8:	4906      	ldr	r1, [pc, #24]	@ (800c1c4 <inc_lock+0x118>)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	011b      	lsls	r3, r3, #4
 800c1ae:	440b      	add	r3, r1
 800c1b0:	330c      	adds	r3, #12
 800c1b2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	3301      	adds	r3, #1
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3714      	adds	r7, #20
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr
 800c1c4:	2000264c 	.word	0x2000264c

0800c1c8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b085      	sub	sp, #20
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	3b01      	subs	r3, #1
 800c1d4:	607b      	str	r3, [r7, #4]
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2b01      	cmp	r3, #1
 800c1da:	d825      	bhi.n	800c228 <dec_lock+0x60>
		n = Files[i].ctr;
 800c1dc:	4a17      	ldr	r2, [pc, #92]	@ (800c23c <dec_lock+0x74>)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	011b      	lsls	r3, r3, #4
 800c1e2:	4413      	add	r3, r2
 800c1e4:	330c      	adds	r3, #12
 800c1e6:	881b      	ldrh	r3, [r3, #0]
 800c1e8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c1ea:	89fb      	ldrh	r3, [r7, #14]
 800c1ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1f0:	d101      	bne.n	800c1f6 <dec_lock+0x2e>
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c1f6:	89fb      	ldrh	r3, [r7, #14]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d002      	beq.n	800c202 <dec_lock+0x3a>
 800c1fc:	89fb      	ldrh	r3, [r7, #14]
 800c1fe:	3b01      	subs	r3, #1
 800c200:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c202:	4a0e      	ldr	r2, [pc, #56]	@ (800c23c <dec_lock+0x74>)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	011b      	lsls	r3, r3, #4
 800c208:	4413      	add	r3, r2
 800c20a:	330c      	adds	r3, #12
 800c20c:	89fa      	ldrh	r2, [r7, #14]
 800c20e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c210:	89fb      	ldrh	r3, [r7, #14]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d105      	bne.n	800c222 <dec_lock+0x5a>
 800c216:	4a09      	ldr	r2, [pc, #36]	@ (800c23c <dec_lock+0x74>)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	011b      	lsls	r3, r3, #4
 800c21c:	4413      	add	r3, r2
 800c21e:	2200      	movs	r2, #0
 800c220:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c222:	2300      	movs	r3, #0
 800c224:	737b      	strb	r3, [r7, #13]
 800c226:	e001      	b.n	800c22c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c228:	2302      	movs	r3, #2
 800c22a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c22c:	7b7b      	ldrb	r3, [r7, #13]
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3714      	adds	r7, #20
 800c232:	46bd      	mov	sp, r7
 800c234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	2000264c 	.word	0x2000264c

0800c240 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c240:	b480      	push	{r7}
 800c242:	b085      	sub	sp, #20
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c248:	2300      	movs	r3, #0
 800c24a:	60fb      	str	r3, [r7, #12]
 800c24c:	e010      	b.n	800c270 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c24e:	4a0d      	ldr	r2, [pc, #52]	@ (800c284 <clear_lock+0x44>)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	011b      	lsls	r3, r3, #4
 800c254:	4413      	add	r3, r2
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d105      	bne.n	800c26a <clear_lock+0x2a>
 800c25e:	4a09      	ldr	r2, [pc, #36]	@ (800c284 <clear_lock+0x44>)
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	011b      	lsls	r3, r3, #4
 800c264:	4413      	add	r3, r2
 800c266:	2200      	movs	r2, #0
 800c268:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	3301      	adds	r3, #1
 800c26e:	60fb      	str	r3, [r7, #12]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2b01      	cmp	r3, #1
 800c274:	d9eb      	bls.n	800c24e <clear_lock+0xe>
	}
}
 800c276:	bf00      	nop
 800c278:	bf00      	nop
 800c27a:	3714      	adds	r7, #20
 800c27c:	46bd      	mov	sp, r7
 800c27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c282:	4770      	bx	lr
 800c284:	2000264c 	.word	0x2000264c

0800c288 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b086      	sub	sp, #24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c290:	2300      	movs	r3, #0
 800c292:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	78db      	ldrb	r3, [r3, #3]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d034      	beq.n	800c306 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c2a0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	7858      	ldrb	r0, [r3, #1]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	697a      	ldr	r2, [r7, #20]
 800c2b0:	f7ff fd40 	bl	800bd34 <disk_write>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d002      	beq.n	800c2c0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	73fb      	strb	r3, [r7, #15]
 800c2be:	e022      	b.n	800c306 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ca:	697a      	ldr	r2, [r7, #20]
 800c2cc:	1ad2      	subs	r2, r2, r3
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	69db      	ldr	r3, [r3, #28]
 800c2d2:	429a      	cmp	r2, r3
 800c2d4:	d217      	bcs.n	800c306 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	789b      	ldrb	r3, [r3, #2]
 800c2da:	613b      	str	r3, [r7, #16]
 800c2dc:	e010      	b.n	800c300 <sync_window+0x78>
					wsect += fs->fsize;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	69db      	ldr	r3, [r3, #28]
 800c2e2:	697a      	ldr	r2, [r7, #20]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	7858      	ldrb	r0, [r3, #1]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	697a      	ldr	r2, [r7, #20]
 800c2f6:	f7ff fd1d 	bl	800bd34 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	613b      	str	r3, [r7, #16]
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2b01      	cmp	r3, #1
 800c304:	d8eb      	bhi.n	800c2de <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c306:	7bfb      	ldrb	r3, [r7, #15]
}
 800c308:	4618      	mov	r0, r3
 800c30a:	3718      	adds	r7, #24
 800c30c:	46bd      	mov	sp, r7
 800c30e:	bd80      	pop	{r7, pc}

0800c310 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b084      	sub	sp, #16
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c31a:	2300      	movs	r3, #0
 800c31c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c322:	683a      	ldr	r2, [r7, #0]
 800c324:	429a      	cmp	r2, r3
 800c326:	d01b      	beq.n	800c360 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f7ff ffad 	bl	800c288 <sync_window>
 800c32e:	4603      	mov	r3, r0
 800c330:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c332:	7bfb      	ldrb	r3, [r7, #15]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d113      	bne.n	800c360 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	7858      	ldrb	r0, [r3, #1]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c342:	2301      	movs	r3, #1
 800c344:	683a      	ldr	r2, [r7, #0]
 800c346:	f7ff fcd5 	bl	800bcf4 <disk_read>
 800c34a:	4603      	mov	r3, r0
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d004      	beq.n	800c35a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c350:	f04f 33ff 	mov.w	r3, #4294967295
 800c354:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c356:	2301      	movs	r3, #1
 800c358:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800c360:	7bfb      	ldrb	r3, [r7, #15]
}
 800c362:	4618      	mov	r0, r3
 800c364:	3710      	adds	r7, #16
 800c366:	46bd      	mov	sp, r7
 800c368:	bd80      	pop	{r7, pc}
	...

0800c36c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f7ff ff87 	bl	800c288 <sync_window>
 800c37a:	4603      	mov	r3, r0
 800c37c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c37e:	7bfb      	ldrb	r3, [r7, #15]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d158      	bne.n	800c436 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	2b03      	cmp	r3, #3
 800c38a:	d148      	bne.n	800c41e <sync_fs+0xb2>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	791b      	ldrb	r3, [r3, #4]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d144      	bne.n	800c41e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	3334      	adds	r3, #52	@ 0x34
 800c398:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c39c:	2100      	movs	r1, #0
 800c39e:	4618      	mov	r0, r3
 800c3a0:	f7ff fda9 	bl	800bef6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	3334      	adds	r3, #52	@ 0x34
 800c3a8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c3ac:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f7ff fd38 	bl	800be26 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	3334      	adds	r3, #52	@ 0x34
 800c3ba:	4921      	ldr	r1, [pc, #132]	@ (800c440 <sync_fs+0xd4>)
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f7ff fd4d 	bl	800be5c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	3334      	adds	r3, #52	@ 0x34
 800c3c6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c3ca:	491e      	ldr	r1, [pc, #120]	@ (800c444 <sync_fs+0xd8>)
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f7ff fd45 	bl	800be5c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	3334      	adds	r3, #52	@ 0x34
 800c3d6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	695b      	ldr	r3, [r3, #20]
 800c3de:	4619      	mov	r1, r3
 800c3e0:	4610      	mov	r0, r2
 800c3e2:	f7ff fd3b 	bl	800be5c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	3334      	adds	r3, #52	@ 0x34
 800c3ea:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	691b      	ldr	r3, [r3, #16]
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	4610      	mov	r0, r2
 800c3f6:	f7ff fd31 	bl	800be5c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a1b      	ldr	r3, [r3, #32]
 800c3fe:	1c5a      	adds	r2, r3, #1
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	7858      	ldrb	r0, [r3, #1]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c412:	2301      	movs	r3, #1
 800c414:	f7ff fc8e 	bl	800bd34 <disk_write>
			fs->fsi_flag = 0;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2200      	movs	r2, #0
 800c41c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	785b      	ldrb	r3, [r3, #1]
 800c422:	2200      	movs	r2, #0
 800c424:	2100      	movs	r1, #0
 800c426:	4618      	mov	r0, r3
 800c428:	f7ff fca4 	bl	800bd74 <disk_ioctl>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <sync_fs+0xca>
 800c432:	2301      	movs	r3, #1
 800c434:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c436:	7bfb      	ldrb	r3, [r7, #15]
}
 800c438:	4618      	mov	r0, r3
 800c43a:	3710      	adds	r7, #16
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd80      	pop	{r7, pc}
 800c440:	41615252 	.word	0x41615252
 800c444:	61417272 	.word	0x61417272

0800c448 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	3b02      	subs	r3, #2
 800c456:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	699b      	ldr	r3, [r3, #24]
 800c45c:	3b02      	subs	r3, #2
 800c45e:	683a      	ldr	r2, [r7, #0]
 800c460:	429a      	cmp	r2, r3
 800c462:	d301      	bcc.n	800c468 <clust2sect+0x20>
 800c464:	2300      	movs	r3, #0
 800c466:	e008      	b.n	800c47a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	895b      	ldrh	r3, [r3, #10]
 800c46c:	461a      	mov	r2, r3
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	fb03 f202 	mul.w	r2, r3, r2
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c478:	4413      	add	r3, r2
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	370c      	adds	r7, #12
 800c47e:	46bd      	mov	sp, r7
 800c480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c484:	4770      	bx	lr

0800c486 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c486:	b580      	push	{r7, lr}
 800c488:	b086      	sub	sp, #24
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	6078      	str	r0, [r7, #4]
 800c48e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d904      	bls.n	800c4a6 <get_fat+0x20>
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	699b      	ldr	r3, [r3, #24]
 800c4a0:	683a      	ldr	r2, [r7, #0]
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	d302      	bcc.n	800c4ac <get_fat+0x26>
		val = 1;	/* Internal error */
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	617b      	str	r3, [r7, #20]
 800c4aa:	e08e      	b.n	800c5ca <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c4ac:	f04f 33ff 	mov.w	r3, #4294967295
 800c4b0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	781b      	ldrb	r3, [r3, #0]
 800c4b6:	2b03      	cmp	r3, #3
 800c4b8:	d061      	beq.n	800c57e <get_fat+0xf8>
 800c4ba:	2b03      	cmp	r3, #3
 800c4bc:	dc7b      	bgt.n	800c5b6 <get_fat+0x130>
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d002      	beq.n	800c4c8 <get_fat+0x42>
 800c4c2:	2b02      	cmp	r3, #2
 800c4c4:	d041      	beq.n	800c54a <get_fat+0xc4>
 800c4c6:	e076      	b.n	800c5b6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	60fb      	str	r3, [r7, #12]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	085b      	lsrs	r3, r3, #1
 800c4d0:	68fa      	ldr	r2, [r7, #12]
 800c4d2:	4413      	add	r3, r2
 800c4d4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4d6:	693b      	ldr	r3, [r7, #16]
 800c4d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	0a5b      	lsrs	r3, r3, #9
 800c4de:	4413      	add	r3, r2
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	6938      	ldr	r0, [r7, #16]
 800c4e4:	f7ff ff14 	bl	800c310 <move_window>
 800c4e8:	4603      	mov	r3, r0
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d166      	bne.n	800c5bc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	1c5a      	adds	r2, r3, #1
 800c4f2:	60fa      	str	r2, [r7, #12]
 800c4f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4f8:	693a      	ldr	r2, [r7, #16]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c500:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	0a5b      	lsrs	r3, r3, #9
 800c50a:	4413      	add	r3, r2
 800c50c:	4619      	mov	r1, r3
 800c50e:	6938      	ldr	r0, [r7, #16]
 800c510:	f7ff fefe 	bl	800c310 <move_window>
 800c514:	4603      	mov	r3, r0
 800c516:	2b00      	cmp	r3, #0
 800c518:	d152      	bne.n	800c5c0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c520:	693a      	ldr	r2, [r7, #16]
 800c522:	4413      	add	r3, r2
 800c524:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c528:	021b      	lsls	r3, r3, #8
 800c52a:	68ba      	ldr	r2, [r7, #8]
 800c52c:	4313      	orrs	r3, r2
 800c52e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	f003 0301 	and.w	r3, r3, #1
 800c536:	2b00      	cmp	r3, #0
 800c538:	d002      	beq.n	800c540 <get_fat+0xba>
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	091b      	lsrs	r3, r3, #4
 800c53e:	e002      	b.n	800c546 <get_fat+0xc0>
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c546:	617b      	str	r3, [r7, #20]
			break;
 800c548:	e03f      	b.n	800c5ca <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c54a:	693b      	ldr	r3, [r7, #16]
 800c54c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	0a1b      	lsrs	r3, r3, #8
 800c552:	4413      	add	r3, r2
 800c554:	4619      	mov	r1, r3
 800c556:	6938      	ldr	r0, [r7, #16]
 800c558:	f7ff feda 	bl	800c310 <move_window>
 800c55c:	4603      	mov	r3, r0
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d130      	bne.n	800c5c4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	005b      	lsls	r3, r3, #1
 800c56c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c570:	4413      	add	r3, r2
 800c572:	4618      	mov	r0, r3
 800c574:	f7ff fc1c 	bl	800bdb0 <ld_word>
 800c578:	4603      	mov	r3, r0
 800c57a:	617b      	str	r3, [r7, #20]
			break;
 800c57c:	e025      	b.n	800c5ca <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	09db      	lsrs	r3, r3, #7
 800c586:	4413      	add	r3, r2
 800c588:	4619      	mov	r1, r3
 800c58a:	6938      	ldr	r0, [r7, #16]
 800c58c:	f7ff fec0 	bl	800c310 <move_window>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	d118      	bne.n	800c5c8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c5a4:	4413      	add	r3, r2
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f7ff fc1a 	bl	800bde0 <ld_dword>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c5b2:	617b      	str	r3, [r7, #20]
			break;
 800c5b4:	e009      	b.n	800c5ca <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	617b      	str	r3, [r7, #20]
 800c5ba:	e006      	b.n	800c5ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5bc:	bf00      	nop
 800c5be:	e004      	b.n	800c5ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c5c0:	bf00      	nop
 800c5c2:	e002      	b.n	800c5ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c5c4:	bf00      	nop
 800c5c6:	e000      	b.n	800c5ca <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c5c8:	bf00      	nop
		}
	}

	return val;
 800c5ca:	697b      	ldr	r3, [r7, #20]
}
 800c5cc:	4618      	mov	r0, r3
 800c5ce:	3718      	adds	r7, #24
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c5d4:	b590      	push	{r4, r7, lr}
 800c5d6:	b089      	sub	sp, #36	@ 0x24
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	60b9      	str	r1, [r7, #8]
 800c5de:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c5e0:	2302      	movs	r3, #2
 800c5e2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	2b01      	cmp	r3, #1
 800c5e8:	f240 80d9 	bls.w	800c79e <put_fat+0x1ca>
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	699b      	ldr	r3, [r3, #24]
 800c5f0:	68ba      	ldr	r2, [r7, #8]
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	f080 80d3 	bcs.w	800c79e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	781b      	ldrb	r3, [r3, #0]
 800c5fc:	2b03      	cmp	r3, #3
 800c5fe:	f000 8096 	beq.w	800c72e <put_fat+0x15a>
 800c602:	2b03      	cmp	r3, #3
 800c604:	f300 80cb 	bgt.w	800c79e <put_fat+0x1ca>
 800c608:	2b01      	cmp	r3, #1
 800c60a:	d002      	beq.n	800c612 <put_fat+0x3e>
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d06e      	beq.n	800c6ee <put_fat+0x11a>
 800c610:	e0c5      	b.n	800c79e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	61bb      	str	r3, [r7, #24]
 800c616:	69bb      	ldr	r3, [r7, #24]
 800c618:	085b      	lsrs	r3, r3, #1
 800c61a:	69ba      	ldr	r2, [r7, #24]
 800c61c:	4413      	add	r3, r2
 800c61e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c624:	69bb      	ldr	r3, [r7, #24]
 800c626:	0a5b      	lsrs	r3, r3, #9
 800c628:	4413      	add	r3, r2
 800c62a:	4619      	mov	r1, r3
 800c62c:	68f8      	ldr	r0, [r7, #12]
 800c62e:	f7ff fe6f 	bl	800c310 <move_window>
 800c632:	4603      	mov	r3, r0
 800c634:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c636:	7ffb      	ldrb	r3, [r7, #31]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	f040 80a9 	bne.w	800c790 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c644:	69bb      	ldr	r3, [r7, #24]
 800c646:	1c59      	adds	r1, r3, #1
 800c648:	61b9      	str	r1, [r7, #24]
 800c64a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c64e:	4413      	add	r3, r2
 800c650:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	f003 0301 	and.w	r3, r3, #1
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d00d      	beq.n	800c678 <put_fat+0xa4>
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	781b      	ldrb	r3, [r3, #0]
 800c660:	b25b      	sxtb	r3, r3
 800c662:	f003 030f 	and.w	r3, r3, #15
 800c666:	b25a      	sxtb	r2, r3
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	b2db      	uxtb	r3, r3
 800c66c:	011b      	lsls	r3, r3, #4
 800c66e:	b25b      	sxtb	r3, r3
 800c670:	4313      	orrs	r3, r2
 800c672:	b25b      	sxtb	r3, r3
 800c674:	b2db      	uxtb	r3, r3
 800c676:	e001      	b.n	800c67c <put_fat+0xa8>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	b2db      	uxtb	r3, r3
 800c67c:	697a      	ldr	r2, [r7, #20]
 800c67e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2201      	movs	r2, #1
 800c684:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	0a5b      	lsrs	r3, r3, #9
 800c68e:	4413      	add	r3, r2
 800c690:	4619      	mov	r1, r3
 800c692:	68f8      	ldr	r0, [r7, #12]
 800c694:	f7ff fe3c 	bl	800c310 <move_window>
 800c698:	4603      	mov	r3, r0
 800c69a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c69c:	7ffb      	ldrb	r3, [r7, #31]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d178      	bne.n	800c794 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ae:	4413      	add	r3, r2
 800c6b0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	f003 0301 	and.w	r3, r3, #1
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d003      	beq.n	800c6c4 <put_fat+0xf0>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	091b      	lsrs	r3, r3, #4
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	e00e      	b.n	800c6e2 <put_fat+0x10e>
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	781b      	ldrb	r3, [r3, #0]
 800c6c8:	b25b      	sxtb	r3, r3
 800c6ca:	f023 030f 	bic.w	r3, r3, #15
 800c6ce:	b25a      	sxtb	r2, r3
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	0a1b      	lsrs	r3, r3, #8
 800c6d4:	b25b      	sxtb	r3, r3
 800c6d6:	f003 030f 	and.w	r3, r3, #15
 800c6da:	b25b      	sxtb	r3, r3
 800c6dc:	4313      	orrs	r3, r2
 800c6de:	b25b      	sxtb	r3, r3
 800c6e0:	b2db      	uxtb	r3, r3
 800c6e2:	697a      	ldr	r2, [r7, #20]
 800c6e4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	70da      	strb	r2, [r3, #3]
			break;
 800c6ec:	e057      	b.n	800c79e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	0a1b      	lsrs	r3, r3, #8
 800c6f6:	4413      	add	r3, r2
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	68f8      	ldr	r0, [r7, #12]
 800c6fc:	f7ff fe08 	bl	800c310 <move_window>
 800c700:	4603      	mov	r3, r0
 800c702:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c704:	7ffb      	ldrb	r3, [r7, #31]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d146      	bne.n	800c798 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	005b      	lsls	r3, r3, #1
 800c714:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c718:	4413      	add	r3, r2
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	b292      	uxth	r2, r2
 800c71e:	4611      	mov	r1, r2
 800c720:	4618      	mov	r0, r3
 800c722:	f7ff fb80 	bl	800be26 <st_word>
			fs->wflag = 1;
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	2201      	movs	r2, #1
 800c72a:	70da      	strb	r2, [r3, #3]
			break;
 800c72c:	e037      	b.n	800c79e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	09db      	lsrs	r3, r3, #7
 800c736:	4413      	add	r3, r2
 800c738:	4619      	mov	r1, r3
 800c73a:	68f8      	ldr	r0, [r7, #12]
 800c73c:	f7ff fde8 	bl	800c310 <move_window>
 800c740:	4603      	mov	r3, r0
 800c742:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c744:	7ffb      	ldrb	r3, [r7, #31]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d128      	bne.n	800c79c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c75e:	4413      	add	r3, r2
 800c760:	4618      	mov	r0, r3
 800c762:	f7ff fb3d 	bl	800bde0 <ld_dword>
 800c766:	4603      	mov	r3, r0
 800c768:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c76c:	4323      	orrs	r3, r4
 800c76e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c77e:	4413      	add	r3, r2
 800c780:	6879      	ldr	r1, [r7, #4]
 800c782:	4618      	mov	r0, r3
 800c784:	f7ff fb6a 	bl	800be5c <st_dword>
			fs->wflag = 1;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	2201      	movs	r2, #1
 800c78c:	70da      	strb	r2, [r3, #3]
			break;
 800c78e:	e006      	b.n	800c79e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c790:	bf00      	nop
 800c792:	e004      	b.n	800c79e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c794:	bf00      	nop
 800c796:	e002      	b.n	800c79e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c798:	bf00      	nop
 800c79a:	e000      	b.n	800c79e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c79c:	bf00      	nop
		}
	}
	return res;
 800c79e:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3724      	adds	r7, #36	@ 0x24
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd90      	pop	{r4, r7, pc}

0800c7a8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b088      	sub	sp, #32
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	2b01      	cmp	r3, #1
 800c7c2:	d904      	bls.n	800c7ce <remove_chain+0x26>
 800c7c4:	69bb      	ldr	r3, [r7, #24]
 800c7c6:	699b      	ldr	r3, [r3, #24]
 800c7c8:	68ba      	ldr	r2, [r7, #8]
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d301      	bcc.n	800c7d2 <remove_chain+0x2a>
 800c7ce:	2302      	movs	r3, #2
 800c7d0:	e04b      	b.n	800c86a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d00c      	beq.n	800c7f2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c7d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c7dc:	6879      	ldr	r1, [r7, #4]
 800c7de:	69b8      	ldr	r0, [r7, #24]
 800c7e0:	f7ff fef8 	bl	800c5d4 <put_fat>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c7e8:	7ffb      	ldrb	r3, [r7, #31]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d001      	beq.n	800c7f2 <remove_chain+0x4a>
 800c7ee:	7ffb      	ldrb	r3, [r7, #31]
 800c7f0:	e03b      	b.n	800c86a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c7f2:	68b9      	ldr	r1, [r7, #8]
 800c7f4:	68f8      	ldr	r0, [r7, #12]
 800c7f6:	f7ff fe46 	bl	800c486 <get_fat>
 800c7fa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d031      	beq.n	800c866 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c802:	697b      	ldr	r3, [r7, #20]
 800c804:	2b01      	cmp	r3, #1
 800c806:	d101      	bne.n	800c80c <remove_chain+0x64>
 800c808:	2302      	movs	r3, #2
 800c80a:	e02e      	b.n	800c86a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c812:	d101      	bne.n	800c818 <remove_chain+0x70>
 800c814:	2301      	movs	r3, #1
 800c816:	e028      	b.n	800c86a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c818:	2200      	movs	r2, #0
 800c81a:	68b9      	ldr	r1, [r7, #8]
 800c81c:	69b8      	ldr	r0, [r7, #24]
 800c81e:	f7ff fed9 	bl	800c5d4 <put_fat>
 800c822:	4603      	mov	r3, r0
 800c824:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c826:	7ffb      	ldrb	r3, [r7, #31]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d001      	beq.n	800c830 <remove_chain+0x88>
 800c82c:	7ffb      	ldrb	r3, [r7, #31]
 800c82e:	e01c      	b.n	800c86a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	695a      	ldr	r2, [r3, #20]
 800c834:	69bb      	ldr	r3, [r7, #24]
 800c836:	699b      	ldr	r3, [r3, #24]
 800c838:	3b02      	subs	r3, #2
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d20b      	bcs.n	800c856 <remove_chain+0xae>
			fs->free_clst++;
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	695b      	ldr	r3, [r3, #20]
 800c842:	1c5a      	adds	r2, r3, #1
 800c844:	69bb      	ldr	r3, [r7, #24]
 800c846:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c848:	69bb      	ldr	r3, [r7, #24]
 800c84a:	791b      	ldrb	r3, [r3, #4]
 800c84c:	f043 0301 	orr.w	r3, r3, #1
 800c850:	b2da      	uxtb	r2, r3
 800c852:	69bb      	ldr	r3, [r7, #24]
 800c854:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	699b      	ldr	r3, [r3, #24]
 800c85e:	68ba      	ldr	r2, [r7, #8]
 800c860:	429a      	cmp	r2, r3
 800c862:	d3c6      	bcc.n	800c7f2 <remove_chain+0x4a>
 800c864:	e000      	b.n	800c868 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c866:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c868:	2300      	movs	r3, #0
}
 800c86a:	4618      	mov	r0, r3
 800c86c:	3720      	adds	r7, #32
 800c86e:	46bd      	mov	sp, r7
 800c870:	bd80      	pop	{r7, pc}

0800c872 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c872:	b580      	push	{r7, lr}
 800c874:	b088      	sub	sp, #32
 800c876:	af00      	add	r7, sp, #0
 800c878:	6078      	str	r0, [r7, #4]
 800c87a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d10d      	bne.n	800c8a4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	691b      	ldr	r3, [r3, #16]
 800c88c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d004      	beq.n	800c89e <create_chain+0x2c>
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	699b      	ldr	r3, [r3, #24]
 800c898:	69ba      	ldr	r2, [r7, #24]
 800c89a:	429a      	cmp	r2, r3
 800c89c:	d31b      	bcc.n	800c8d6 <create_chain+0x64>
 800c89e:	2301      	movs	r3, #1
 800c8a0:	61bb      	str	r3, [r7, #24]
 800c8a2:	e018      	b.n	800c8d6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c8a4:	6839      	ldr	r1, [r7, #0]
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f7ff fded 	bl	800c486 <get_fat>
 800c8ac:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d801      	bhi.n	800c8b8 <create_chain+0x46>
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	e070      	b.n	800c99a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8be:	d101      	bne.n	800c8c4 <create_chain+0x52>
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	e06a      	b.n	800c99a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	699b      	ldr	r3, [r3, #24]
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d201      	bcs.n	800c8d2 <create_chain+0x60>
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	e063      	b.n	800c99a <create_chain+0x128>
		scl = clst;
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c8e0:	693b      	ldr	r3, [r7, #16]
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	69fa      	ldr	r2, [r7, #28]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d307      	bcc.n	800c8fa <create_chain+0x88>
				ncl = 2;
 800c8ea:	2302      	movs	r3, #2
 800c8ec:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c8ee:	69fa      	ldr	r2, [r7, #28]
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d901      	bls.n	800c8fa <create_chain+0x88>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	e04f      	b.n	800c99a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c8fa:	69f9      	ldr	r1, [r7, #28]
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f7ff fdc2 	bl	800c486 <get_fat>
 800c902:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d00e      	beq.n	800c928 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d003      	beq.n	800c918 <create_chain+0xa6>
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c916:	d101      	bne.n	800c91c <create_chain+0xaa>
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	e03e      	b.n	800c99a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c91c:	69fa      	ldr	r2, [r7, #28]
 800c91e:	69bb      	ldr	r3, [r7, #24]
 800c920:	429a      	cmp	r2, r3
 800c922:	d1da      	bne.n	800c8da <create_chain+0x68>
 800c924:	2300      	movs	r3, #0
 800c926:	e038      	b.n	800c99a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c928:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c92a:	f04f 32ff 	mov.w	r2, #4294967295
 800c92e:	69f9      	ldr	r1, [r7, #28]
 800c930:	6938      	ldr	r0, [r7, #16]
 800c932:	f7ff fe4f 	bl	800c5d4 <put_fat>
 800c936:	4603      	mov	r3, r0
 800c938:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c93a:	7dfb      	ldrb	r3, [r7, #23]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d109      	bne.n	800c954 <create_chain+0xe2>
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d006      	beq.n	800c954 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c946:	69fa      	ldr	r2, [r7, #28]
 800c948:	6839      	ldr	r1, [r7, #0]
 800c94a:	6938      	ldr	r0, [r7, #16]
 800c94c:	f7ff fe42 	bl	800c5d4 <put_fat>
 800c950:	4603      	mov	r3, r0
 800c952:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c954:	7dfb      	ldrb	r3, [r7, #23]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d116      	bne.n	800c988 <create_chain+0x116>
		fs->last_clst = ncl;
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	69fa      	ldr	r2, [r7, #28]
 800c95e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	695a      	ldr	r2, [r3, #20]
 800c964:	693b      	ldr	r3, [r7, #16]
 800c966:	699b      	ldr	r3, [r3, #24]
 800c968:	3b02      	subs	r3, #2
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d804      	bhi.n	800c978 <create_chain+0x106>
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	695b      	ldr	r3, [r3, #20]
 800c972:	1e5a      	subs	r2, r3, #1
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c978:	693b      	ldr	r3, [r7, #16]
 800c97a:	791b      	ldrb	r3, [r3, #4]
 800c97c:	f043 0301 	orr.w	r3, r3, #1
 800c980:	b2da      	uxtb	r2, r3
 800c982:	693b      	ldr	r3, [r7, #16]
 800c984:	711a      	strb	r2, [r3, #4]
 800c986:	e007      	b.n	800c998 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c988:	7dfb      	ldrb	r3, [r7, #23]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d102      	bne.n	800c994 <create_chain+0x122>
 800c98e:	f04f 33ff 	mov.w	r3, #4294967295
 800c992:	e000      	b.n	800c996 <create_chain+0x124>
 800c994:	2301      	movs	r3, #1
 800c996:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c998:	69fb      	ldr	r3, [r7, #28]
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3720      	adds	r7, #32
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}

0800c9a2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c9a2:	b480      	push	{r7}
 800c9a4:	b087      	sub	sp, #28
 800c9a6:	af00      	add	r7, sp, #0
 800c9a8:	6078      	str	r0, [r7, #4]
 800c9aa:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9b6:	3304      	adds	r3, #4
 800c9b8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	0a5b      	lsrs	r3, r3, #9
 800c9be:	68fa      	ldr	r2, [r7, #12]
 800c9c0:	8952      	ldrh	r2, [r2, #10]
 800c9c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9c6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	1d1a      	adds	r2, r3, #4
 800c9cc:	613a      	str	r2, [r7, #16]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d101      	bne.n	800c9dc <clmt_clust+0x3a>
 800c9d8:	2300      	movs	r3, #0
 800c9da:	e010      	b.n	800c9fe <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c9dc:	697a      	ldr	r2, [r7, #20]
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d307      	bcc.n	800c9f4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c9e4:	697a      	ldr	r2, [r7, #20]
 800c9e6:	68bb      	ldr	r3, [r7, #8]
 800c9e8:	1ad3      	subs	r3, r2, r3
 800c9ea:	617b      	str	r3, [r7, #20]
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	3304      	adds	r3, #4
 800c9f0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9f2:	e7e9      	b.n	800c9c8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c9f4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c9f6:	693b      	ldr	r3, [r7, #16]
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	4413      	add	r3, r2
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	371c      	adds	r7, #28
 800ca02:	46bd      	mov	sp, r7
 800ca04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca08:	4770      	bx	lr

0800ca0a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b086      	sub	sp, #24
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	6078      	str	r0, [r7, #4]
 800ca12:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ca20:	d204      	bcs.n	800ca2c <dir_sdi+0x22>
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	f003 031f 	and.w	r3, r3, #31
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d001      	beq.n	800ca30 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	e063      	b.n	800caf8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	683a      	ldr	r2, [r7, #0]
 800ca34:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	689b      	ldr	r3, [r3, #8]
 800ca3a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d106      	bne.n	800ca50 <dir_sdi+0x46>
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	2b02      	cmp	r3, #2
 800ca48:	d902      	bls.n	800ca50 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca4e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d10c      	bne.n	800ca70 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	095b      	lsrs	r3, r3, #5
 800ca5a:	693a      	ldr	r2, [r7, #16]
 800ca5c:	8912      	ldrh	r2, [r2, #8]
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d301      	bcc.n	800ca66 <dir_sdi+0x5c>
 800ca62:	2302      	movs	r3, #2
 800ca64:	e048      	b.n	800caf8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	61da      	str	r2, [r3, #28]
 800ca6e:	e029      	b.n	800cac4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	895b      	ldrh	r3, [r3, #10]
 800ca74:	025b      	lsls	r3, r3, #9
 800ca76:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca78:	e019      	b.n	800caae <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	6979      	ldr	r1, [r7, #20]
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7ff fd01 	bl	800c486 <get_fat>
 800ca84:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca86:	697b      	ldr	r3, [r7, #20]
 800ca88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca8c:	d101      	bne.n	800ca92 <dir_sdi+0x88>
 800ca8e:	2301      	movs	r3, #1
 800ca90:	e032      	b.n	800caf8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ca92:	697b      	ldr	r3, [r7, #20]
 800ca94:	2b01      	cmp	r3, #1
 800ca96:	d904      	bls.n	800caa2 <dir_sdi+0x98>
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	699b      	ldr	r3, [r3, #24]
 800ca9c:	697a      	ldr	r2, [r7, #20]
 800ca9e:	429a      	cmp	r2, r3
 800caa0:	d301      	bcc.n	800caa6 <dir_sdi+0x9c>
 800caa2:	2302      	movs	r3, #2
 800caa4:	e028      	b.n	800caf8 <dir_sdi+0xee>
			ofs -= csz;
 800caa6:	683a      	ldr	r2, [r7, #0]
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	1ad3      	subs	r3, r2, r3
 800caac:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800caae:	683a      	ldr	r2, [r7, #0]
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d2e1      	bcs.n	800ca7a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800cab6:	6979      	ldr	r1, [r7, #20]
 800cab8:	6938      	ldr	r0, [r7, #16]
 800caba:	f7ff fcc5 	bl	800c448 <clust2sect>
 800cabe:	4602      	mov	r2, r0
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	697a      	ldr	r2, [r7, #20]
 800cac8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	69db      	ldr	r3, [r3, #28]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d101      	bne.n	800cad6 <dir_sdi+0xcc>
 800cad2:	2302      	movs	r3, #2
 800cad4:	e010      	b.n	800caf8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	69da      	ldr	r2, [r3, #28]
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	0a5b      	lsrs	r3, r3, #9
 800cade:	441a      	add	r2, r3
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cae4:	693b      	ldr	r3, [r7, #16]
 800cae6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caf0:	441a      	add	r2, r3
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800caf6:	2300      	movs	r3, #0
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3718      	adds	r7, #24
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}

0800cb00 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b086      	sub	sp, #24
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
 800cb08:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	695b      	ldr	r3, [r3, #20]
 800cb14:	3320      	adds	r3, #32
 800cb16:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	69db      	ldr	r3, [r3, #28]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d003      	beq.n	800cb28 <dir_next+0x28>
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cb26:	d301      	bcc.n	800cb2c <dir_next+0x2c>
 800cb28:	2304      	movs	r3, #4
 800cb2a:	e0aa      	b.n	800cc82 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f040 8098 	bne.w	800cc68 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	69db      	ldr	r3, [r3, #28]
 800cb3c:	1c5a      	adds	r2, r3, #1
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d10b      	bne.n	800cb62 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	095b      	lsrs	r3, r3, #5
 800cb4e:	68fa      	ldr	r2, [r7, #12]
 800cb50:	8912      	ldrh	r2, [r2, #8]
 800cb52:	4293      	cmp	r3, r2
 800cb54:	f0c0 8088 	bcc.w	800cc68 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2200      	movs	r2, #0
 800cb5c:	61da      	str	r2, [r3, #28]
 800cb5e:	2304      	movs	r3, #4
 800cb60:	e08f      	b.n	800cc82 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	0a5b      	lsrs	r3, r3, #9
 800cb66:	68fa      	ldr	r2, [r7, #12]
 800cb68:	8952      	ldrh	r2, [r2, #10]
 800cb6a:	3a01      	subs	r2, #1
 800cb6c:	4013      	ands	r3, r2
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d17a      	bne.n	800cc68 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	699b      	ldr	r3, [r3, #24]
 800cb78:	4619      	mov	r1, r3
 800cb7a:	4610      	mov	r0, r2
 800cb7c:	f7ff fc83 	bl	800c486 <get_fat>
 800cb80:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d801      	bhi.n	800cb8c <dir_next+0x8c>
 800cb88:	2302      	movs	r3, #2
 800cb8a:	e07a      	b.n	800cc82 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb92:	d101      	bne.n	800cb98 <dir_next+0x98>
 800cb94:	2301      	movs	r3, #1
 800cb96:	e074      	b.n	800cc82 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	699b      	ldr	r3, [r3, #24]
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d358      	bcc.n	800cc54 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d104      	bne.n	800cbb2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	2200      	movs	r2, #0
 800cbac:	61da      	str	r2, [r3, #28]
 800cbae:	2304      	movs	r3, #4
 800cbb0:	e067      	b.n	800cc82 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cbb2:	687a      	ldr	r2, [r7, #4]
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	699b      	ldr	r3, [r3, #24]
 800cbb8:	4619      	mov	r1, r3
 800cbba:	4610      	mov	r0, r2
 800cbbc:	f7ff fe59 	bl	800c872 <create_chain>
 800cbc0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d101      	bne.n	800cbcc <dir_next+0xcc>
 800cbc8:	2307      	movs	r3, #7
 800cbca:	e05a      	b.n	800cc82 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	2b01      	cmp	r3, #1
 800cbd0:	d101      	bne.n	800cbd6 <dir_next+0xd6>
 800cbd2:	2302      	movs	r3, #2
 800cbd4:	e055      	b.n	800cc82 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbdc:	d101      	bne.n	800cbe2 <dir_next+0xe2>
 800cbde:	2301      	movs	r3, #1
 800cbe0:	e04f      	b.n	800cc82 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cbe2:	68f8      	ldr	r0, [r7, #12]
 800cbe4:	f7ff fb50 	bl	800c288 <sync_window>
 800cbe8:	4603      	mov	r3, r0
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d001      	beq.n	800cbf2 <dir_next+0xf2>
 800cbee:	2301      	movs	r3, #1
 800cbf0:	e047      	b.n	800cc82 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	3334      	adds	r3, #52	@ 0x34
 800cbf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cbfa:	2100      	movs	r1, #0
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f7ff f97a 	bl	800bef6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc02:	2300      	movs	r3, #0
 800cc04:	613b      	str	r3, [r7, #16]
 800cc06:	6979      	ldr	r1, [r7, #20]
 800cc08:	68f8      	ldr	r0, [r7, #12]
 800cc0a:	f7ff fc1d 	bl	800c448 <clust2sect>
 800cc0e:	4602      	mov	r2, r0
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	631a      	str	r2, [r3, #48]	@ 0x30
 800cc14:	e012      	b.n	800cc3c <dir_next+0x13c>
						fs->wflag = 1;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	2201      	movs	r2, #1
 800cc1a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cc1c:	68f8      	ldr	r0, [r7, #12]
 800cc1e:	f7ff fb33 	bl	800c288 <sync_window>
 800cc22:	4603      	mov	r3, r0
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d001      	beq.n	800cc2c <dir_next+0x12c>
 800cc28:	2301      	movs	r3, #1
 800cc2a:	e02a      	b.n	800cc82 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc2c:	693b      	ldr	r3, [r7, #16]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	613b      	str	r3, [r7, #16]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc36:	1c5a      	adds	r2, r3, #1
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	895b      	ldrh	r3, [r3, #10]
 800cc40:	461a      	mov	r2, r3
 800cc42:	693b      	ldr	r3, [r7, #16]
 800cc44:	4293      	cmp	r3, r2
 800cc46:	d3e6      	bcc.n	800cc16 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	1ad2      	subs	r2, r2, r3
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	697a      	ldr	r2, [r7, #20]
 800cc58:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cc5a:	6979      	ldr	r1, [r7, #20]
 800cc5c:	68f8      	ldr	r0, [r7, #12]
 800cc5e:	f7ff fbf3 	bl	800c448 <clust2sect>
 800cc62:	4602      	mov	r2, r0
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	68ba      	ldr	r2, [r7, #8]
 800cc6c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc7a:	441a      	add	r2, r3
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc80:	2300      	movs	r3, #0
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3718      	adds	r7, #24
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}

0800cc8a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cc8a:	b580      	push	{r7, lr}
 800cc8c:	b086      	sub	sp, #24
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6078      	str	r0, [r7, #4]
 800cc92:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cc9a:	2100      	movs	r1, #0
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f7ff feb4 	bl	800ca0a <dir_sdi>
 800cca2:	4603      	mov	r3, r0
 800cca4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cca6:	7dfb      	ldrb	r3, [r7, #23]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d12b      	bne.n	800cd04 <dir_alloc+0x7a>
		n = 0;
 800ccac:	2300      	movs	r3, #0
 800ccae:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	69db      	ldr	r3, [r3, #28]
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	68f8      	ldr	r0, [r7, #12]
 800ccb8:	f7ff fb2a 	bl	800c310 <move_window>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ccc0:	7dfb      	ldrb	r3, [r7, #23]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d11d      	bne.n	800cd02 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6a1b      	ldr	r3, [r3, #32]
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	2be5      	cmp	r3, #229	@ 0xe5
 800ccce:	d004      	beq.n	800ccda <dir_alloc+0x50>
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a1b      	ldr	r3, [r3, #32]
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d107      	bne.n	800ccea <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	613b      	str	r3, [r7, #16]
 800cce0:	693a      	ldr	r2, [r7, #16]
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	429a      	cmp	r2, r3
 800cce6:	d102      	bne.n	800ccee <dir_alloc+0x64>
 800cce8:	e00c      	b.n	800cd04 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ccea:	2300      	movs	r3, #0
 800ccec:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ccee:	2101      	movs	r1, #1
 800ccf0:	6878      	ldr	r0, [r7, #4]
 800ccf2:	f7ff ff05 	bl	800cb00 <dir_next>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ccfa:	7dfb      	ldrb	r3, [r7, #23]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d0d7      	beq.n	800ccb0 <dir_alloc+0x26>
 800cd00:	e000      	b.n	800cd04 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cd02:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cd04:	7dfb      	ldrb	r3, [r7, #23]
 800cd06:	2b04      	cmp	r3, #4
 800cd08:	d101      	bne.n	800cd0e <dir_alloc+0x84>
 800cd0a:	2307      	movs	r3, #7
 800cd0c:	75fb      	strb	r3, [r7, #23]
	return res;
 800cd0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3718      	adds	r7, #24
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}

0800cd18 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b084      	sub	sp, #16
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	331a      	adds	r3, #26
 800cd26:	4618      	mov	r0, r3
 800cd28:	f7ff f842 	bl	800bdb0 <ld_word>
 800cd2c:	4603      	mov	r3, r0
 800cd2e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	2b03      	cmp	r3, #3
 800cd36:	d109      	bne.n	800cd4c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	3314      	adds	r3, #20
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	f7ff f837 	bl	800bdb0 <ld_word>
 800cd42:	4603      	mov	r3, r0
 800cd44:	041b      	lsls	r3, r3, #16
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3710      	adds	r7, #16
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}

0800cd56 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cd56:	b580      	push	{r7, lr}
 800cd58:	b084      	sub	sp, #16
 800cd5a:	af00      	add	r7, sp, #0
 800cd5c:	60f8      	str	r0, [r7, #12]
 800cd5e:	60b9      	str	r1, [r7, #8]
 800cd60:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	331a      	adds	r3, #26
 800cd66:	687a      	ldr	r2, [r7, #4]
 800cd68:	b292      	uxth	r2, r2
 800cd6a:	4611      	mov	r1, r2
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f7ff f85a 	bl	800be26 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	781b      	ldrb	r3, [r3, #0]
 800cd76:	2b03      	cmp	r3, #3
 800cd78:	d109      	bne.n	800cd8e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	f103 0214 	add.w	r2, r3, #20
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	0c1b      	lsrs	r3, r3, #16
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	4619      	mov	r1, r3
 800cd88:	4610      	mov	r0, r2
 800cd8a:	f7ff f84c 	bl	800be26 <st_word>
	}
}
 800cd8e:	bf00      	nop
 800cd90:	3710      	adds	r7, #16
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}
	...

0800cd98 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cd98:	b590      	push	{r4, r7, lr}
 800cd9a:	b087      	sub	sp, #28
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
 800cda0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	331a      	adds	r3, #26
 800cda6:	4618      	mov	r0, r3
 800cda8:	f7ff f802 	bl	800bdb0 <ld_word>
 800cdac:	4603      	mov	r3, r0
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d001      	beq.n	800cdb6 <cmp_lfn+0x1e>
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	e059      	b.n	800ce6a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cdb6:	683b      	ldr	r3, [r7, #0]
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cdbe:	1e5a      	subs	r2, r3, #1
 800cdc0:	4613      	mov	r3, r2
 800cdc2:	005b      	lsls	r3, r3, #1
 800cdc4:	4413      	add	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	4413      	add	r3, r2
 800cdca:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cdcc:	2301      	movs	r3, #1
 800cdce:	81fb      	strh	r3, [r7, #14]
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	613b      	str	r3, [r7, #16]
 800cdd4:	e033      	b.n	800ce3e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cdd6:	4a27      	ldr	r2, [pc, #156]	@ (800ce74 <cmp_lfn+0xdc>)
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	4413      	add	r3, r2
 800cddc:	781b      	ldrb	r3, [r3, #0]
 800cdde:	461a      	mov	r2, r3
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	4413      	add	r3, r2
 800cde4:	4618      	mov	r0, r3
 800cde6:	f7fe ffe3 	bl	800bdb0 <ld_word>
 800cdea:	4603      	mov	r3, r0
 800cdec:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cdee:	89fb      	ldrh	r3, [r7, #14]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d01a      	beq.n	800ce2a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	2bfe      	cmp	r3, #254	@ 0xfe
 800cdf8:	d812      	bhi.n	800ce20 <cmp_lfn+0x88>
 800cdfa:	89bb      	ldrh	r3, [r7, #12]
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f001 fcd5 	bl	800e7ac <ff_wtoupper>
 800ce02:	4603      	mov	r3, r0
 800ce04:	461c      	mov	r4, r3
 800ce06:	697b      	ldr	r3, [r7, #20]
 800ce08:	1c5a      	adds	r2, r3, #1
 800ce0a:	617a      	str	r2, [r7, #20]
 800ce0c:	005b      	lsls	r3, r3, #1
 800ce0e:	687a      	ldr	r2, [r7, #4]
 800ce10:	4413      	add	r3, r2
 800ce12:	881b      	ldrh	r3, [r3, #0]
 800ce14:	4618      	mov	r0, r3
 800ce16:	f001 fcc9 	bl	800e7ac <ff_wtoupper>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	429c      	cmp	r4, r3
 800ce1e:	d001      	beq.n	800ce24 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ce20:	2300      	movs	r3, #0
 800ce22:	e022      	b.n	800ce6a <cmp_lfn+0xd2>
			}
			wc = uc;
 800ce24:	89bb      	ldrh	r3, [r7, #12]
 800ce26:	81fb      	strh	r3, [r7, #14]
 800ce28:	e006      	b.n	800ce38 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ce2a:	89bb      	ldrh	r3, [r7, #12]
 800ce2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ce30:	4293      	cmp	r3, r2
 800ce32:	d001      	beq.n	800ce38 <cmp_lfn+0xa0>
 800ce34:	2300      	movs	r3, #0
 800ce36:	e018      	b.n	800ce6a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ce38:	693b      	ldr	r3, [r7, #16]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	613b      	str	r3, [r7, #16]
 800ce3e:	693b      	ldr	r3, [r7, #16]
 800ce40:	2b0c      	cmp	r3, #12
 800ce42:	d9c8      	bls.n	800cdd6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	781b      	ldrb	r3, [r3, #0]
 800ce48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00b      	beq.n	800ce68 <cmp_lfn+0xd0>
 800ce50:	89fb      	ldrh	r3, [r7, #14]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d008      	beq.n	800ce68 <cmp_lfn+0xd0>
 800ce56:	697b      	ldr	r3, [r7, #20]
 800ce58:	005b      	lsls	r3, r3, #1
 800ce5a:	687a      	ldr	r2, [r7, #4]
 800ce5c:	4413      	add	r3, r2
 800ce5e:	881b      	ldrh	r3, [r3, #0]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d001      	beq.n	800ce68 <cmp_lfn+0xd0>
 800ce64:	2300      	movs	r3, #0
 800ce66:	e000      	b.n	800ce6a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ce68:	2301      	movs	r3, #1
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	371c      	adds	r7, #28
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd90      	pop	{r4, r7, pc}
 800ce72:	bf00      	nop
 800ce74:	080122a8 	.word	0x080122a8

0800ce78 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b088      	sub	sp, #32
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	60f8      	str	r0, [r7, #12]
 800ce80:	60b9      	str	r1, [r7, #8]
 800ce82:	4611      	mov	r1, r2
 800ce84:	461a      	mov	r2, r3
 800ce86:	460b      	mov	r3, r1
 800ce88:	71fb      	strb	r3, [r7, #7]
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	330d      	adds	r3, #13
 800ce92:	79ba      	ldrb	r2, [r7, #6]
 800ce94:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	330b      	adds	r3, #11
 800ce9a:	220f      	movs	r2, #15
 800ce9c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	330c      	adds	r3, #12
 800cea2:	2200      	movs	r2, #0
 800cea4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	331a      	adds	r3, #26
 800ceaa:	2100      	movs	r1, #0
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7fe ffba 	bl	800be26 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ceb2:	79fb      	ldrb	r3, [r7, #7]
 800ceb4:	1e5a      	subs	r2, r3, #1
 800ceb6:	4613      	mov	r3, r2
 800ceb8:	005b      	lsls	r3, r3, #1
 800ceba:	4413      	add	r3, r2
 800cebc:	009b      	lsls	r3, r3, #2
 800cebe:	4413      	add	r3, r2
 800cec0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800cec2:	2300      	movs	r3, #0
 800cec4:	82fb      	strh	r3, [r7, #22]
 800cec6:	2300      	movs	r3, #0
 800cec8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ceca:	8afb      	ldrh	r3, [r7, #22]
 800cecc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d007      	beq.n	800cee4 <put_lfn+0x6c>
 800ced4:	69fb      	ldr	r3, [r7, #28]
 800ced6:	1c5a      	adds	r2, r3, #1
 800ced8:	61fa      	str	r2, [r7, #28]
 800ceda:	005b      	lsls	r3, r3, #1
 800cedc:	68fa      	ldr	r2, [r7, #12]
 800cede:	4413      	add	r3, r2
 800cee0:	881b      	ldrh	r3, [r3, #0]
 800cee2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800cee4:	4a17      	ldr	r2, [pc, #92]	@ (800cf44 <put_lfn+0xcc>)
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	4413      	add	r3, r2
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	461a      	mov	r2, r3
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	4413      	add	r3, r2
 800cef2:	8afa      	ldrh	r2, [r7, #22]
 800cef4:	4611      	mov	r1, r2
 800cef6:	4618      	mov	r0, r3
 800cef8:	f7fe ff95 	bl	800be26 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cefc:	8afb      	ldrh	r3, [r7, #22]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d102      	bne.n	800cf08 <put_lfn+0x90>
 800cf02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cf06:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800cf08:	69bb      	ldr	r3, [r7, #24]
 800cf0a:	3301      	adds	r3, #1
 800cf0c:	61bb      	str	r3, [r7, #24]
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	2b0c      	cmp	r3, #12
 800cf12:	d9da      	bls.n	800ceca <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800cf14:	8afb      	ldrh	r3, [r7, #22]
 800cf16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d006      	beq.n	800cf2c <put_lfn+0xb4>
 800cf1e:	69fb      	ldr	r3, [r7, #28]
 800cf20:	005b      	lsls	r3, r3, #1
 800cf22:	68fa      	ldr	r2, [r7, #12]
 800cf24:	4413      	add	r3, r2
 800cf26:	881b      	ldrh	r3, [r3, #0]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d103      	bne.n	800cf34 <put_lfn+0xbc>
 800cf2c:	79fb      	ldrb	r3, [r7, #7]
 800cf2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf32:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	79fa      	ldrb	r2, [r7, #7]
 800cf38:	701a      	strb	r2, [r3, #0]
}
 800cf3a:	bf00      	nop
 800cf3c:	3720      	adds	r7, #32
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
 800cf42:	bf00      	nop
 800cf44:	080122a8 	.word	0x080122a8

0800cf48 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b08c      	sub	sp, #48	@ 0x30
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	60f8      	str	r0, [r7, #12]
 800cf50:	60b9      	str	r1, [r7, #8]
 800cf52:	607a      	str	r2, [r7, #4]
 800cf54:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cf56:	220b      	movs	r2, #11
 800cf58:	68b9      	ldr	r1, [r7, #8]
 800cf5a:	68f8      	ldr	r0, [r7, #12]
 800cf5c:	f7fe ffaa 	bl	800beb4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	2b05      	cmp	r3, #5
 800cf64:	d929      	bls.n	800cfba <gen_numname+0x72>
		sr = seq;
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cf6a:	e020      	b.n	800cfae <gen_numname+0x66>
			wc = *lfn++;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	1c9a      	adds	r2, r3, #2
 800cf70:	607a      	str	r2, [r7, #4]
 800cf72:	881b      	ldrh	r3, [r3, #0]
 800cf74:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800cf76:	2300      	movs	r3, #0
 800cf78:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cf7a:	e015      	b.n	800cfa8 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	005a      	lsls	r2, r3, #1
 800cf80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cf82:	f003 0301 	and.w	r3, r3, #1
 800cf86:	4413      	add	r3, r2
 800cf88:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cf8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cf8c:	085b      	lsrs	r3, r3, #1
 800cf8e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d003      	beq.n	800cfa2 <gen_numname+0x5a>
 800cf9a:	69fa      	ldr	r2, [r7, #28]
 800cf9c:	4b30      	ldr	r3, [pc, #192]	@ (800d060 <gen_numname+0x118>)
 800cf9e:	4053      	eors	r3, r2
 800cfa0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cfa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cfa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfaa:	2b0f      	cmp	r3, #15
 800cfac:	d9e6      	bls.n	800cf7c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	881b      	ldrh	r3, [r3, #0]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d1da      	bne.n	800cf6c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cfb6:	69fb      	ldr	r3, [r7, #28]
 800cfb8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cfba:	2307      	movs	r3, #7
 800cfbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	f003 030f 	and.w	r3, r3, #15
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	3330      	adds	r3, #48	@ 0x30
 800cfca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800cfce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cfd2:	2b39      	cmp	r3, #57	@ 0x39
 800cfd4:	d904      	bls.n	800cfe0 <gen_numname+0x98>
 800cfd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cfda:	3307      	adds	r3, #7
 800cfdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800cfe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe2:	1e5a      	subs	r2, r3, #1
 800cfe4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cfe6:	3330      	adds	r3, #48	@ 0x30
 800cfe8:	443b      	add	r3, r7
 800cfea:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cfee:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	091b      	lsrs	r3, r3, #4
 800cff6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d1df      	bne.n	800cfbe <gen_numname+0x76>
	ns[i] = '~';
 800cffe:	f107 0214 	add.w	r2, r7, #20
 800d002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d004:	4413      	add	r3, r2
 800d006:	227e      	movs	r2, #126	@ 0x7e
 800d008:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d00a:	2300      	movs	r3, #0
 800d00c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d00e:	e002      	b.n	800d016 <gen_numname+0xce>
 800d010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d012:	3301      	adds	r3, #1
 800d014:	627b      	str	r3, [r7, #36]	@ 0x24
 800d016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01a:	429a      	cmp	r2, r3
 800d01c:	d205      	bcs.n	800d02a <gen_numname+0xe2>
 800d01e:	68fa      	ldr	r2, [r7, #12]
 800d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d022:	4413      	add	r3, r2
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	2b20      	cmp	r3, #32
 800d028:	d1f2      	bne.n	800d010 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d02c:	2b07      	cmp	r3, #7
 800d02e:	d807      	bhi.n	800d040 <gen_numname+0xf8>
 800d030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d032:	1c5a      	adds	r2, r3, #1
 800d034:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d036:	3330      	adds	r3, #48	@ 0x30
 800d038:	443b      	add	r3, r7
 800d03a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d03e:	e000      	b.n	800d042 <gen_numname+0xfa>
 800d040:	2120      	movs	r1, #32
 800d042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d044:	1c5a      	adds	r2, r3, #1
 800d046:	627a      	str	r2, [r7, #36]	@ 0x24
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	4413      	add	r3, r2
 800d04c:	460a      	mov	r2, r1
 800d04e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d052:	2b07      	cmp	r3, #7
 800d054:	d9e9      	bls.n	800d02a <gen_numname+0xe2>
}
 800d056:	bf00      	nop
 800d058:	bf00      	nop
 800d05a:	3730      	adds	r7, #48	@ 0x30
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}
 800d060:	00011021 	.word	0x00011021

0800d064 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d064:	b480      	push	{r7}
 800d066:	b085      	sub	sp, #20
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d06c:	2300      	movs	r3, #0
 800d06e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d070:	230b      	movs	r3, #11
 800d072:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d074:	7bfb      	ldrb	r3, [r7, #15]
 800d076:	b2da      	uxtb	r2, r3
 800d078:	0852      	lsrs	r2, r2, #1
 800d07a:	01db      	lsls	r3, r3, #7
 800d07c:	4313      	orrs	r3, r2
 800d07e:	b2da      	uxtb	r2, r3
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	1c59      	adds	r1, r3, #1
 800d084:	6079      	str	r1, [r7, #4]
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	4413      	add	r3, r2
 800d08a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	3b01      	subs	r3, #1
 800d090:	60bb      	str	r3, [r7, #8]
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d1ed      	bne.n	800d074 <sum_sfn+0x10>
	return sum;
 800d098:	7bfb      	ldrb	r3, [r7, #15]
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3714      	adds	r7, #20
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr

0800d0a6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d0a6:	b580      	push	{r7, lr}
 800d0a8:	b086      	sub	sp, #24
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d0b4:	2100      	movs	r1, #0
 800d0b6:	6878      	ldr	r0, [r7, #4]
 800d0b8:	f7ff fca7 	bl	800ca0a <dir_sdi>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d0c0:	7dfb      	ldrb	r3, [r7, #23]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d001      	beq.n	800d0ca <dir_find+0x24>
 800d0c6:	7dfb      	ldrb	r3, [r7, #23]
 800d0c8:	e0a9      	b.n	800d21e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d0ca:	23ff      	movs	r3, #255	@ 0xff
 800d0cc:	753b      	strb	r3, [r7, #20]
 800d0ce:	7d3b      	ldrb	r3, [r7, #20]
 800d0d0:	757b      	strb	r3, [r7, #21]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	f04f 32ff 	mov.w	r2, #4294967295
 800d0d8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	69db      	ldr	r3, [r3, #28]
 800d0de:	4619      	mov	r1, r3
 800d0e0:	6938      	ldr	r0, [r7, #16]
 800d0e2:	f7ff f915 	bl	800c310 <move_window>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d0ea:	7dfb      	ldrb	r3, [r7, #23]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f040 8090 	bne.w	800d212 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d0fa:	7dbb      	ldrb	r3, [r7, #22]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d102      	bne.n	800d106 <dir_find+0x60>
 800d100:	2304      	movs	r3, #4
 800d102:	75fb      	strb	r3, [r7, #23]
 800d104:	e08a      	b.n	800d21c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6a1b      	ldr	r3, [r3, #32]
 800d10a:	330b      	adds	r3, #11
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d112:	73fb      	strb	r3, [r7, #15]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	7bfa      	ldrb	r2, [r7, #15]
 800d118:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d11a:	7dbb      	ldrb	r3, [r7, #22]
 800d11c:	2be5      	cmp	r3, #229	@ 0xe5
 800d11e:	d007      	beq.n	800d130 <dir_find+0x8a>
 800d120:	7bfb      	ldrb	r3, [r7, #15]
 800d122:	f003 0308 	and.w	r3, r3, #8
 800d126:	2b00      	cmp	r3, #0
 800d128:	d009      	beq.n	800d13e <dir_find+0x98>
 800d12a:	7bfb      	ldrb	r3, [r7, #15]
 800d12c:	2b0f      	cmp	r3, #15
 800d12e:	d006      	beq.n	800d13e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d130:	23ff      	movs	r3, #255	@ 0xff
 800d132:	757b      	strb	r3, [r7, #21]
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f04f 32ff 	mov.w	r2, #4294967295
 800d13a:	631a      	str	r2, [r3, #48]	@ 0x30
 800d13c:	e05e      	b.n	800d1fc <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d13e:	7bfb      	ldrb	r3, [r7, #15]
 800d140:	2b0f      	cmp	r3, #15
 800d142:	d136      	bne.n	800d1b2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d14a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d154      	bne.n	800d1fc <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d152:	7dbb      	ldrb	r3, [r7, #22]
 800d154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d00d      	beq.n	800d178 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6a1b      	ldr	r3, [r3, #32]
 800d160:	7b5b      	ldrb	r3, [r3, #13]
 800d162:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d164:	7dbb      	ldrb	r3, [r7, #22]
 800d166:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d16a:	75bb      	strb	r3, [r7, #22]
 800d16c:	7dbb      	ldrb	r3, [r7, #22]
 800d16e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	695a      	ldr	r2, [r3, #20]
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d178:	7dba      	ldrb	r2, [r7, #22]
 800d17a:	7d7b      	ldrb	r3, [r7, #21]
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d115      	bne.n	800d1ac <dir_find+0x106>
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6a1b      	ldr	r3, [r3, #32]
 800d184:	330d      	adds	r3, #13
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	7d3a      	ldrb	r2, [r7, #20]
 800d18a:	429a      	cmp	r2, r3
 800d18c:	d10e      	bne.n	800d1ac <dir_find+0x106>
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	68da      	ldr	r2, [r3, #12]
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6a1b      	ldr	r3, [r3, #32]
 800d196:	4619      	mov	r1, r3
 800d198:	4610      	mov	r0, r2
 800d19a:	f7ff fdfd 	bl	800cd98 <cmp_lfn>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d003      	beq.n	800d1ac <dir_find+0x106>
 800d1a4:	7d7b      	ldrb	r3, [r7, #21]
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	b2db      	uxtb	r3, r3
 800d1aa:	e000      	b.n	800d1ae <dir_find+0x108>
 800d1ac:	23ff      	movs	r3, #255	@ 0xff
 800d1ae:	757b      	strb	r3, [r7, #21]
 800d1b0:	e024      	b.n	800d1fc <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d1b2:	7d7b      	ldrb	r3, [r7, #21]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d109      	bne.n	800d1cc <dir_find+0x126>
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6a1b      	ldr	r3, [r3, #32]
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f7ff ff51 	bl	800d064 <sum_sfn>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	461a      	mov	r2, r3
 800d1c6:	7d3b      	ldrb	r3, [r7, #20]
 800d1c8:	4293      	cmp	r3, r2
 800d1ca:	d024      	beq.n	800d216 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d1d2:	f003 0301 	and.w	r3, r3, #1
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d10a      	bne.n	800d1f0 <dir_find+0x14a>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6a18      	ldr	r0, [r3, #32]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	3324      	adds	r3, #36	@ 0x24
 800d1e2:	220b      	movs	r2, #11
 800d1e4:	4619      	mov	r1, r3
 800d1e6:	f7fe fea1 	bl	800bf2c <mem_cmp>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d014      	beq.n	800d21a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d1f0:	23ff      	movs	r3, #255	@ 0xff
 800d1f2:	757b      	strb	r3, [r7, #21]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d1fa:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d1fc:	2100      	movs	r1, #0
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f7ff fc7e 	bl	800cb00 <dir_next>
 800d204:	4603      	mov	r3, r0
 800d206:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d208:	7dfb      	ldrb	r3, [r7, #23]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	f43f af65 	beq.w	800d0da <dir_find+0x34>
 800d210:	e004      	b.n	800d21c <dir_find+0x176>
		if (res != FR_OK) break;
 800d212:	bf00      	nop
 800d214:	e002      	b.n	800d21c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d216:	bf00      	nop
 800d218:	e000      	b.n	800d21c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d21a:	bf00      	nop

	return res;
 800d21c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
	...

0800d228 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b08c      	sub	sp, #48	@ 0x30
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d23c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d240:	2b00      	cmp	r3, #0
 800d242:	d001      	beq.n	800d248 <dir_register+0x20>
 800d244:	2306      	movs	r3, #6
 800d246:	e0e0      	b.n	800d40a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d248:	2300      	movs	r3, #0
 800d24a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d24c:	e002      	b.n	800d254 <dir_register+0x2c>
 800d24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d250:	3301      	adds	r3, #1
 800d252:	627b      	str	r3, [r7, #36]	@ 0x24
 800d254:	69fb      	ldr	r3, [r7, #28]
 800d256:	68da      	ldr	r2, [r3, #12]
 800d258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d25a:	005b      	lsls	r3, r3, #1
 800d25c:	4413      	add	r3, r2
 800d25e:	881b      	ldrh	r3, [r3, #0]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d1f4      	bne.n	800d24e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800d26a:	f107 030c 	add.w	r3, r7, #12
 800d26e:	220c      	movs	r2, #12
 800d270:	4618      	mov	r0, r3
 800d272:	f7fe fe1f 	bl	800beb4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d276:	7dfb      	ldrb	r3, [r7, #23]
 800d278:	f003 0301 	and.w	r3, r3, #1
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d032      	beq.n	800d2e6 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2240      	movs	r2, #64	@ 0x40
 800d284:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800d288:	2301      	movs	r3, #1
 800d28a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d28c:	e016      	b.n	800d2bc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800d294:	69fb      	ldr	r3, [r7, #28]
 800d296:	68da      	ldr	r2, [r3, #12]
 800d298:	f107 010c 	add.w	r1, r7, #12
 800d29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d29e:	f7ff fe53 	bl	800cf48 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f7ff feff 	bl	800d0a6 <dir_find>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800d2ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d106      	bne.n	800d2c4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d2b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2b8:	3301      	adds	r3, #1
 800d2ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2be:	2b63      	cmp	r3, #99	@ 0x63
 800d2c0:	d9e5      	bls.n	800d28e <dir_register+0x66>
 800d2c2:	e000      	b.n	800d2c6 <dir_register+0x9e>
			if (res != FR_OK) break;
 800d2c4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2c8:	2b64      	cmp	r3, #100	@ 0x64
 800d2ca:	d101      	bne.n	800d2d0 <dir_register+0xa8>
 800d2cc:	2307      	movs	r3, #7
 800d2ce:	e09c      	b.n	800d40a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d2d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2d4:	2b04      	cmp	r3, #4
 800d2d6:	d002      	beq.n	800d2de <dir_register+0xb6>
 800d2d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d2dc:	e095      	b.n	800d40a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d2de:	7dfa      	ldrb	r2, [r7, #23]
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d2e6:	7dfb      	ldrb	r3, [r7, #23]
 800d2e8:	f003 0302 	and.w	r3, r3, #2
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d007      	beq.n	800d300 <dir_register+0xd8>
 800d2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2f2:	330c      	adds	r3, #12
 800d2f4:	4a47      	ldr	r2, [pc, #284]	@ (800d414 <dir_register+0x1ec>)
 800d2f6:	fba2 2303 	umull	r2, r3, r2, r3
 800d2fa:	089b      	lsrs	r3, r3, #2
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	e000      	b.n	800d302 <dir_register+0xda>
 800d300:	2301      	movs	r3, #1
 800d302:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d304:	6a39      	ldr	r1, [r7, #32]
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f7ff fcbf 	bl	800cc8a <dir_alloc>
 800d30c:	4603      	mov	r3, r0
 800d30e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d312:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d316:	2b00      	cmp	r3, #0
 800d318:	d148      	bne.n	800d3ac <dir_register+0x184>
 800d31a:	6a3b      	ldr	r3, [r7, #32]
 800d31c:	3b01      	subs	r3, #1
 800d31e:	623b      	str	r3, [r7, #32]
 800d320:	6a3b      	ldr	r3, [r7, #32]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d042      	beq.n	800d3ac <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	695a      	ldr	r2, [r3, #20]
 800d32a:	6a3b      	ldr	r3, [r7, #32]
 800d32c:	015b      	lsls	r3, r3, #5
 800d32e:	1ad3      	subs	r3, r2, r3
 800d330:	4619      	mov	r1, r3
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f7ff fb69 	bl	800ca0a <dir_sdi>
 800d338:	4603      	mov	r3, r0
 800d33a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d33e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d342:	2b00      	cmp	r3, #0
 800d344:	d132      	bne.n	800d3ac <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	3324      	adds	r3, #36	@ 0x24
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7ff fe8a 	bl	800d064 <sum_sfn>
 800d350:	4603      	mov	r3, r0
 800d352:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	69db      	ldr	r3, [r3, #28]
 800d358:	4619      	mov	r1, r3
 800d35a:	69f8      	ldr	r0, [r7, #28]
 800d35c:	f7fe ffd8 	bl	800c310 <move_window>
 800d360:	4603      	mov	r3, r0
 800d362:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800d366:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d11d      	bne.n	800d3aa <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d36e:	69fb      	ldr	r3, [r7, #28]
 800d370:	68d8      	ldr	r0, [r3, #12]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6a19      	ldr	r1, [r3, #32]
 800d376:	6a3b      	ldr	r3, [r7, #32]
 800d378:	b2da      	uxtb	r2, r3
 800d37a:	7efb      	ldrb	r3, [r7, #27]
 800d37c:	f7ff fd7c 	bl	800ce78 <put_lfn>
				fs->wflag = 1;
 800d380:	69fb      	ldr	r3, [r7, #28]
 800d382:	2201      	movs	r2, #1
 800d384:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d386:	2100      	movs	r1, #0
 800d388:	6878      	ldr	r0, [r7, #4]
 800d38a:	f7ff fbb9 	bl	800cb00 <dir_next>
 800d38e:	4603      	mov	r3, r0
 800d390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800d394:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d107      	bne.n	800d3ac <dir_register+0x184>
 800d39c:	6a3b      	ldr	r3, [r7, #32]
 800d39e:	3b01      	subs	r3, #1
 800d3a0:	623b      	str	r3, [r7, #32]
 800d3a2:	6a3b      	ldr	r3, [r7, #32]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d1d5      	bne.n	800d354 <dir_register+0x12c>
 800d3a8:	e000      	b.n	800d3ac <dir_register+0x184>
				if (res != FR_OK) break;
 800d3aa:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d3ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d128      	bne.n	800d406 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	69db      	ldr	r3, [r3, #28]
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	69f8      	ldr	r0, [r7, #28]
 800d3bc:	f7fe ffa8 	bl	800c310 <move_window>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d3c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d11b      	bne.n	800d406 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6a1b      	ldr	r3, [r3, #32]
 800d3d2:	2220      	movs	r2, #32
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	4618      	mov	r0, r3
 800d3d8:	f7fe fd8d 	bl	800bef6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6a18      	ldr	r0, [r3, #32]
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	3324      	adds	r3, #36	@ 0x24
 800d3e4:	220b      	movs	r2, #11
 800d3e6:	4619      	mov	r1, r3
 800d3e8:	f7fe fd64 	bl	800beb4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a1b      	ldr	r3, [r3, #32]
 800d3f6:	330c      	adds	r3, #12
 800d3f8:	f002 0218 	and.w	r2, r2, #24
 800d3fc:	b2d2      	uxtb	r2, r2
 800d3fe:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d400:	69fb      	ldr	r3, [r7, #28]
 800d402:	2201      	movs	r2, #1
 800d404:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d406:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3730      	adds	r7, #48	@ 0x30
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}
 800d412:	bf00      	nop
 800d414:	4ec4ec4f 	.word	0x4ec4ec4f

0800d418 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b08a      	sub	sp, #40	@ 0x28
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
 800d420:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	613b      	str	r3, [r7, #16]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	60fb      	str	r3, [r7, #12]
 800d430:	2300      	movs	r3, #0
 800d432:	617b      	str	r3, [r7, #20]
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d438:	69bb      	ldr	r3, [r7, #24]
 800d43a:	1c5a      	adds	r2, r3, #1
 800d43c:	61ba      	str	r2, [r7, #24]
 800d43e:	693a      	ldr	r2, [r7, #16]
 800d440:	4413      	add	r3, r2
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d446:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d448:	2b1f      	cmp	r3, #31
 800d44a:	d940      	bls.n	800d4ce <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d44c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d44e:	2b2f      	cmp	r3, #47	@ 0x2f
 800d450:	d006      	beq.n	800d460 <create_name+0x48>
 800d452:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d454:	2b5c      	cmp	r3, #92	@ 0x5c
 800d456:	d110      	bne.n	800d47a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d458:	e002      	b.n	800d460 <create_name+0x48>
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	3301      	adds	r3, #1
 800d45e:	61bb      	str	r3, [r7, #24]
 800d460:	693a      	ldr	r2, [r7, #16]
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	4413      	add	r3, r2
 800d466:	781b      	ldrb	r3, [r3, #0]
 800d468:	2b2f      	cmp	r3, #47	@ 0x2f
 800d46a:	d0f6      	beq.n	800d45a <create_name+0x42>
 800d46c:	693a      	ldr	r2, [r7, #16]
 800d46e:	69bb      	ldr	r3, [r7, #24]
 800d470:	4413      	add	r3, r2
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	2b5c      	cmp	r3, #92	@ 0x5c
 800d476:	d0f0      	beq.n	800d45a <create_name+0x42>
			break;
 800d478:	e02a      	b.n	800d4d0 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	2bfe      	cmp	r3, #254	@ 0xfe
 800d47e:	d901      	bls.n	800d484 <create_name+0x6c>
 800d480:	2306      	movs	r3, #6
 800d482:	e17d      	b.n	800d780 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d484:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d486:	b2db      	uxtb	r3, r3
 800d488:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d48a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d48c:	2101      	movs	r1, #1
 800d48e:	4618      	mov	r0, r3
 800d490:	f001 f950 	bl	800e734 <ff_convert>
 800d494:	4603      	mov	r3, r0
 800d496:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d498:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d101      	bne.n	800d4a2 <create_name+0x8a>
 800d49e:	2306      	movs	r3, #6
 800d4a0:	e16e      	b.n	800d780 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d4a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d4a4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d4a6:	d809      	bhi.n	800d4bc <create_name+0xa4>
 800d4a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	488d      	ldr	r0, [pc, #564]	@ (800d6e4 <create_name+0x2cc>)
 800d4ae:	f7fe fd64 	bl	800bf7a <chk_chr>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d001      	beq.n	800d4bc <create_name+0xa4>
 800d4b8:	2306      	movs	r3, #6
 800d4ba:	e161      	b.n	800d780 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800d4bc:	697b      	ldr	r3, [r7, #20]
 800d4be:	1c5a      	adds	r2, r3, #1
 800d4c0:	617a      	str	r2, [r7, #20]
 800d4c2:	005b      	lsls	r3, r3, #1
 800d4c4:	68fa      	ldr	r2, [r7, #12]
 800d4c6:	4413      	add	r3, r2
 800d4c8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d4ca:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d4cc:	e7b4      	b.n	800d438 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d4ce:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d4d0:	693a      	ldr	r2, [r7, #16]
 800d4d2:	69bb      	ldr	r3, [r7, #24]
 800d4d4:	441a      	add	r2, r3
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d4da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d4dc:	2b1f      	cmp	r3, #31
 800d4de:	d801      	bhi.n	800d4e4 <create_name+0xcc>
 800d4e0:	2304      	movs	r3, #4
 800d4e2:	e000      	b.n	800d4e6 <create_name+0xce>
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d4ea:	e011      	b.n	800d510 <create_name+0xf8>
		w = lfn[di - 1];
 800d4ec:	697a      	ldr	r2, [r7, #20]
 800d4ee:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d4f2:	4413      	add	r3, r2
 800d4f4:	005b      	lsls	r3, r3, #1
 800d4f6:	68fa      	ldr	r2, [r7, #12]
 800d4f8:	4413      	add	r3, r2
 800d4fa:	881b      	ldrh	r3, [r3, #0]
 800d4fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800d4fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d500:	2b20      	cmp	r3, #32
 800d502:	d002      	beq.n	800d50a <create_name+0xf2>
 800d504:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d506:	2b2e      	cmp	r3, #46	@ 0x2e
 800d508:	d106      	bne.n	800d518 <create_name+0x100>
		di--;
 800d50a:	697b      	ldr	r3, [r7, #20]
 800d50c:	3b01      	subs	r3, #1
 800d50e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d1ea      	bne.n	800d4ec <create_name+0xd4>
 800d516:	e000      	b.n	800d51a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d518:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d51a:	697b      	ldr	r3, [r7, #20]
 800d51c:	005b      	lsls	r3, r3, #1
 800d51e:	68fa      	ldr	r2, [r7, #12]
 800d520:	4413      	add	r3, r2
 800d522:	2200      	movs	r2, #0
 800d524:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d526:	697b      	ldr	r3, [r7, #20]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d101      	bne.n	800d530 <create_name+0x118>
 800d52c:	2306      	movs	r3, #6
 800d52e:	e127      	b.n	800d780 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	3324      	adds	r3, #36	@ 0x24
 800d534:	220b      	movs	r2, #11
 800d536:	2120      	movs	r1, #32
 800d538:	4618      	mov	r0, r3
 800d53a:	f7fe fcdc 	bl	800bef6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d53e:	2300      	movs	r3, #0
 800d540:	61bb      	str	r3, [r7, #24]
 800d542:	e002      	b.n	800d54a <create_name+0x132>
 800d544:	69bb      	ldr	r3, [r7, #24]
 800d546:	3301      	adds	r3, #1
 800d548:	61bb      	str	r3, [r7, #24]
 800d54a:	69bb      	ldr	r3, [r7, #24]
 800d54c:	005b      	lsls	r3, r3, #1
 800d54e:	68fa      	ldr	r2, [r7, #12]
 800d550:	4413      	add	r3, r2
 800d552:	881b      	ldrh	r3, [r3, #0]
 800d554:	2b20      	cmp	r3, #32
 800d556:	d0f5      	beq.n	800d544 <create_name+0x12c>
 800d558:	69bb      	ldr	r3, [r7, #24]
 800d55a:	005b      	lsls	r3, r3, #1
 800d55c:	68fa      	ldr	r2, [r7, #12]
 800d55e:	4413      	add	r3, r2
 800d560:	881b      	ldrh	r3, [r3, #0]
 800d562:	2b2e      	cmp	r3, #46	@ 0x2e
 800d564:	d0ee      	beq.n	800d544 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d566:	69bb      	ldr	r3, [r7, #24]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d009      	beq.n	800d580 <create_name+0x168>
 800d56c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d570:	f043 0303 	orr.w	r3, r3, #3
 800d574:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d578:	e002      	b.n	800d580 <create_name+0x168>
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	3b01      	subs	r3, #1
 800d57e:	617b      	str	r3, [r7, #20]
 800d580:	697b      	ldr	r3, [r7, #20]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d009      	beq.n	800d59a <create_name+0x182>
 800d586:	697a      	ldr	r2, [r7, #20]
 800d588:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800d58c:	4413      	add	r3, r2
 800d58e:	005b      	lsls	r3, r3, #1
 800d590:	68fa      	ldr	r2, [r7, #12]
 800d592:	4413      	add	r3, r2
 800d594:	881b      	ldrh	r3, [r3, #0]
 800d596:	2b2e      	cmp	r3, #46	@ 0x2e
 800d598:	d1ef      	bne.n	800d57a <create_name+0x162>

	i = b = 0; ni = 8;
 800d59a:	2300      	movs	r3, #0
 800d59c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	623b      	str	r3, [r7, #32]
 800d5a4:	2308      	movs	r3, #8
 800d5a6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	1c5a      	adds	r2, r3, #1
 800d5ac:	61ba      	str	r2, [r7, #24]
 800d5ae:	005b      	lsls	r3, r3, #1
 800d5b0:	68fa      	ldr	r2, [r7, #12]
 800d5b2:	4413      	add	r3, r2
 800d5b4:	881b      	ldrh	r3, [r3, #0]
 800d5b6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d5b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	f000 8090 	beq.w	800d6e0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d5c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d5c2:	2b20      	cmp	r3, #32
 800d5c4:	d006      	beq.n	800d5d4 <create_name+0x1bc>
 800d5c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d5c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5ca:	d10a      	bne.n	800d5e2 <create_name+0x1ca>
 800d5cc:	69ba      	ldr	r2, [r7, #24]
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d006      	beq.n	800d5e2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d5d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5d8:	f043 0303 	orr.w	r3, r3, #3
 800d5dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5e0:	e07d      	b.n	800d6de <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d5e2:	6a3a      	ldr	r2, [r7, #32]
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d203      	bcs.n	800d5f2 <create_name+0x1da>
 800d5ea:	69ba      	ldr	r2, [r7, #24]
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	d123      	bne.n	800d63a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d5f2:	69fb      	ldr	r3, [r7, #28]
 800d5f4:	2b0b      	cmp	r3, #11
 800d5f6:	d106      	bne.n	800d606 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d5f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5fc:	f043 0303 	orr.w	r3, r3, #3
 800d600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d604:	e075      	b.n	800d6f2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d606:	69ba      	ldr	r2, [r7, #24]
 800d608:	697b      	ldr	r3, [r7, #20]
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d005      	beq.n	800d61a <create_name+0x202>
 800d60e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d612:	f043 0303 	orr.w	r3, r3, #3
 800d616:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800d61a:	69ba      	ldr	r2, [r7, #24]
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	429a      	cmp	r2, r3
 800d620:	d866      	bhi.n	800d6f0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	61bb      	str	r3, [r7, #24]
 800d626:	2308      	movs	r3, #8
 800d628:	623b      	str	r3, [r7, #32]
 800d62a:	230b      	movs	r3, #11
 800d62c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d62e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d638:	e051      	b.n	800d6de <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d63a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d63c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d63e:	d914      	bls.n	800d66a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d640:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d642:	2100      	movs	r1, #0
 800d644:	4618      	mov	r0, r3
 800d646:	f001 f875 	bl	800e734 <ff_convert>
 800d64a:	4603      	mov	r3, r0
 800d64c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d64e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d650:	2b00      	cmp	r3, #0
 800d652:	d004      	beq.n	800d65e <create_name+0x246>
 800d654:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d656:	3b80      	subs	r3, #128	@ 0x80
 800d658:	4a23      	ldr	r2, [pc, #140]	@ (800d6e8 <create_name+0x2d0>)
 800d65a:	5cd3      	ldrb	r3, [r2, r3]
 800d65c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d65e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d662:	f043 0302 	orr.w	r3, r3, #2
 800d666:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d66a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d007      	beq.n	800d680 <create_name+0x268>
 800d670:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d672:	4619      	mov	r1, r3
 800d674:	481d      	ldr	r0, [pc, #116]	@ (800d6ec <create_name+0x2d4>)
 800d676:	f7fe fc80 	bl	800bf7a <chk_chr>
 800d67a:	4603      	mov	r3, r0
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d008      	beq.n	800d692 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d680:	235f      	movs	r3, #95	@ 0x5f
 800d682:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d688:	f043 0303 	orr.w	r3, r3, #3
 800d68c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d690:	e01b      	b.n	800d6ca <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d692:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d694:	2b40      	cmp	r3, #64	@ 0x40
 800d696:	d909      	bls.n	800d6ac <create_name+0x294>
 800d698:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d69a:	2b5a      	cmp	r3, #90	@ 0x5a
 800d69c:	d806      	bhi.n	800d6ac <create_name+0x294>
					b |= 2;
 800d69e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d6a2:	f043 0302 	orr.w	r3, r3, #2
 800d6a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d6aa:	e00e      	b.n	800d6ca <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d6ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d6ae:	2b60      	cmp	r3, #96	@ 0x60
 800d6b0:	d90b      	bls.n	800d6ca <create_name+0x2b2>
 800d6b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d6b4:	2b7a      	cmp	r3, #122	@ 0x7a
 800d6b6:	d808      	bhi.n	800d6ca <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d6b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d6bc:	f043 0301 	orr.w	r3, r3, #1
 800d6c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d6c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d6c6:	3b20      	subs	r3, #32
 800d6c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d6ca:	6a3b      	ldr	r3, [r7, #32]
 800d6cc:	1c5a      	adds	r2, r3, #1
 800d6ce:	623a      	str	r2, [r7, #32]
 800d6d0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d6d2:	b2d1      	uxtb	r1, r2
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	4413      	add	r3, r2
 800d6d8:	460a      	mov	r2, r1
 800d6da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d6de:	e763      	b.n	800d5a8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d6e0:	bf00      	nop
 800d6e2:	e006      	b.n	800d6f2 <create_name+0x2da>
 800d6e4:	080121bc 	.word	0x080121bc
 800d6e8:	08012228 	.word	0x08012228
 800d6ec:	080121c8 	.word	0x080121c8
			if (si > di) break;			/* No extension */
 800d6f0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d6f8:	2be5      	cmp	r3, #229	@ 0xe5
 800d6fa:	d103      	bne.n	800d704 <create_name+0x2ec>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	2205      	movs	r2, #5
 800d700:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800d704:	69fb      	ldr	r3, [r7, #28]
 800d706:	2b08      	cmp	r3, #8
 800d708:	d104      	bne.n	800d714 <create_name+0x2fc>
 800d70a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d70e:	009b      	lsls	r3, r3, #2
 800d710:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d714:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d718:	f003 030c 	and.w	r3, r3, #12
 800d71c:	2b0c      	cmp	r3, #12
 800d71e:	d005      	beq.n	800d72c <create_name+0x314>
 800d720:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d724:	f003 0303 	and.w	r3, r3, #3
 800d728:	2b03      	cmp	r3, #3
 800d72a:	d105      	bne.n	800d738 <create_name+0x320>
 800d72c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d730:	f043 0302 	orr.w	r3, r3, #2
 800d734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d73c:	f003 0302 	and.w	r3, r3, #2
 800d740:	2b00      	cmp	r3, #0
 800d742:	d117      	bne.n	800d774 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d744:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d748:	f003 0303 	and.w	r3, r3, #3
 800d74c:	2b01      	cmp	r3, #1
 800d74e:	d105      	bne.n	800d75c <create_name+0x344>
 800d750:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d754:	f043 0310 	orr.w	r3, r3, #16
 800d758:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d75c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d760:	f003 030c 	and.w	r3, r3, #12
 800d764:	2b04      	cmp	r3, #4
 800d766:	d105      	bne.n	800d774 <create_name+0x35c>
 800d768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d76c:	f043 0308 	orr.w	r3, r3, #8
 800d770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d77a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800d77e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d780:	4618      	mov	r0, r3
 800d782:	3728      	adds	r7, #40	@ 0x28
 800d784:	46bd      	mov	sp, r7
 800d786:	bd80      	pop	{r7, pc}

0800d788 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b086      	sub	sp, #24
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d796:	693b      	ldr	r3, [r7, #16]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d79c:	e002      	b.n	800d7a4 <follow_path+0x1c>
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	3301      	adds	r3, #1
 800d7a2:	603b      	str	r3, [r7, #0]
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	2b2f      	cmp	r3, #47	@ 0x2f
 800d7aa:	d0f8      	beq.n	800d79e <follow_path+0x16>
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	781b      	ldrb	r3, [r3, #0]
 800d7b0:	2b5c      	cmp	r3, #92	@ 0x5c
 800d7b2:	d0f4      	beq.n	800d79e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	781b      	ldrb	r3, [r3, #0]
 800d7be:	2b1f      	cmp	r3, #31
 800d7c0:	d80a      	bhi.n	800d7d8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	2280      	movs	r2, #128	@ 0x80
 800d7c6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f7ff f91c 	bl	800ca0a <dir_sdi>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	75fb      	strb	r3, [r7, #23]
 800d7d6:	e043      	b.n	800d860 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d7d8:	463b      	mov	r3, r7
 800d7da:	4619      	mov	r1, r3
 800d7dc:	6878      	ldr	r0, [r7, #4]
 800d7de:	f7ff fe1b 	bl	800d418 <create_name>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d7e6:	7dfb      	ldrb	r3, [r7, #23]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d134      	bne.n	800d856 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d7ec:	6878      	ldr	r0, [r7, #4]
 800d7ee:	f7ff fc5a 	bl	800d0a6 <dir_find>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d7fc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d7fe:	7dfb      	ldrb	r3, [r7, #23]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d00a      	beq.n	800d81a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d804:	7dfb      	ldrb	r3, [r7, #23]
 800d806:	2b04      	cmp	r3, #4
 800d808:	d127      	bne.n	800d85a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d80a:	7afb      	ldrb	r3, [r7, #11]
 800d80c:	f003 0304 	and.w	r3, r3, #4
 800d810:	2b00      	cmp	r3, #0
 800d812:	d122      	bne.n	800d85a <follow_path+0xd2>
 800d814:	2305      	movs	r3, #5
 800d816:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d818:	e01f      	b.n	800d85a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d81a:	7afb      	ldrb	r3, [r7, #11]
 800d81c:	f003 0304 	and.w	r3, r3, #4
 800d820:	2b00      	cmp	r3, #0
 800d822:	d11c      	bne.n	800d85e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	799b      	ldrb	r3, [r3, #6]
 800d828:	f003 0310 	and.w	r3, r3, #16
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d102      	bne.n	800d836 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d830:	2305      	movs	r3, #5
 800d832:	75fb      	strb	r3, [r7, #23]
 800d834:	e014      	b.n	800d860 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	695b      	ldr	r3, [r3, #20]
 800d840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d844:	4413      	add	r3, r2
 800d846:	4619      	mov	r1, r3
 800d848:	68f8      	ldr	r0, [r7, #12]
 800d84a:	f7ff fa65 	bl	800cd18 <ld_clust>
 800d84e:	4602      	mov	r2, r0
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d854:	e7c0      	b.n	800d7d8 <follow_path+0x50>
			if (res != FR_OK) break;
 800d856:	bf00      	nop
 800d858:	e002      	b.n	800d860 <follow_path+0xd8>
				break;
 800d85a:	bf00      	nop
 800d85c:	e000      	b.n	800d860 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d85e:	bf00      	nop
			}
		}
	}

	return res;
 800d860:	7dfb      	ldrb	r3, [r7, #23]
}
 800d862:	4618      	mov	r0, r3
 800d864:	3718      	adds	r7, #24
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}

0800d86a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d86a:	b480      	push	{r7}
 800d86c:	b087      	sub	sp, #28
 800d86e:	af00      	add	r7, sp, #0
 800d870:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d872:	f04f 33ff 	mov.w	r3, #4294967295
 800d876:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d031      	beq.n	800d8e4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	617b      	str	r3, [r7, #20]
 800d886:	e002      	b.n	800d88e <get_ldnumber+0x24>
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	3301      	adds	r3, #1
 800d88c:	617b      	str	r3, [r7, #20]
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	2b1f      	cmp	r3, #31
 800d894:	d903      	bls.n	800d89e <get_ldnumber+0x34>
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	781b      	ldrb	r3, [r3, #0]
 800d89a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d89c:	d1f4      	bne.n	800d888 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	2b3a      	cmp	r3, #58	@ 0x3a
 800d8a4:	d11c      	bne.n	800d8e0 <get_ldnumber+0x76>
			tp = *path;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	1c5a      	adds	r2, r3, #1
 800d8b0:	60fa      	str	r2, [r7, #12]
 800d8b2:	781b      	ldrb	r3, [r3, #0]
 800d8b4:	3b30      	subs	r3, #48	@ 0x30
 800d8b6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	2b09      	cmp	r3, #9
 800d8bc:	d80e      	bhi.n	800d8dc <get_ldnumber+0x72>
 800d8be:	68fa      	ldr	r2, [r7, #12]
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d10a      	bne.n	800d8dc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d8c6:	68bb      	ldr	r3, [r7, #8]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d107      	bne.n	800d8dc <get_ldnumber+0x72>
					vol = (int)i;
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	3301      	adds	r3, #1
 800d8d4:	617b      	str	r3, [r7, #20]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	697a      	ldr	r2, [r7, #20]
 800d8da:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	e002      	b.n	800d8e6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d8e0:	2300      	movs	r3, #0
 800d8e2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d8e4:	693b      	ldr	r3, [r7, #16]
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	371c      	adds	r7, #28
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f0:	4770      	bx	lr
	...

0800d8f4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2200      	movs	r2, #0
 800d902:	70da      	strb	r2, [r3, #3]
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f04f 32ff 	mov.w	r2, #4294967295
 800d90a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d90c:	6839      	ldr	r1, [r7, #0]
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f7fe fcfe 	bl	800c310 <move_window>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d001      	beq.n	800d91e <check_fs+0x2a>
 800d91a:	2304      	movs	r3, #4
 800d91c:	e038      	b.n	800d990 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	3334      	adds	r3, #52	@ 0x34
 800d922:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d926:	4618      	mov	r0, r3
 800d928:	f7fe fa42 	bl	800bdb0 <ld_word>
 800d92c:	4603      	mov	r3, r0
 800d92e:	461a      	mov	r2, r3
 800d930:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d934:	429a      	cmp	r2, r3
 800d936:	d001      	beq.n	800d93c <check_fs+0x48>
 800d938:	2303      	movs	r3, #3
 800d93a:	e029      	b.n	800d990 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d942:	2be9      	cmp	r3, #233	@ 0xe9
 800d944:	d009      	beq.n	800d95a <check_fs+0x66>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d94c:	2beb      	cmp	r3, #235	@ 0xeb
 800d94e:	d11e      	bne.n	800d98e <check_fs+0x9a>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d956:	2b90      	cmp	r3, #144	@ 0x90
 800d958:	d119      	bne.n	800d98e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	3334      	adds	r3, #52	@ 0x34
 800d95e:	3336      	adds	r3, #54	@ 0x36
 800d960:	4618      	mov	r0, r3
 800d962:	f7fe fa3d 	bl	800bde0 <ld_dword>
 800d966:	4603      	mov	r3, r0
 800d968:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d96c:	4a0a      	ldr	r2, [pc, #40]	@ (800d998 <check_fs+0xa4>)
 800d96e:	4293      	cmp	r3, r2
 800d970:	d101      	bne.n	800d976 <check_fs+0x82>
 800d972:	2300      	movs	r3, #0
 800d974:	e00c      	b.n	800d990 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	3334      	adds	r3, #52	@ 0x34
 800d97a:	3352      	adds	r3, #82	@ 0x52
 800d97c:	4618      	mov	r0, r3
 800d97e:	f7fe fa2f 	bl	800bde0 <ld_dword>
 800d982:	4603      	mov	r3, r0
 800d984:	4a05      	ldr	r2, [pc, #20]	@ (800d99c <check_fs+0xa8>)
 800d986:	4293      	cmp	r3, r2
 800d988:	d101      	bne.n	800d98e <check_fs+0x9a>
 800d98a:	2300      	movs	r3, #0
 800d98c:	e000      	b.n	800d990 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d98e:	2302      	movs	r3, #2
}
 800d990:	4618      	mov	r0, r3
 800d992:	3708      	adds	r7, #8
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	00544146 	.word	0x00544146
 800d99c:	33544146 	.word	0x33544146

0800d9a0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b096      	sub	sp, #88	@ 0x58
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	60f8      	str	r0, [r7, #12]
 800d9a8:	60b9      	str	r1, [r7, #8]
 800d9aa:	4613      	mov	r3, r2
 800d9ac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d9b4:	68f8      	ldr	r0, [r7, #12]
 800d9b6:	f7ff ff58 	bl	800d86a <get_ldnumber>
 800d9ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d9bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	da01      	bge.n	800d9c6 <find_volume+0x26>
 800d9c2:	230b      	movs	r3, #11
 800d9c4:	e230      	b.n	800de28 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d9c6:	4aa1      	ldr	r2, [pc, #644]	@ (800dc4c <find_volume+0x2ac>)
 800d9c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9ce:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d101      	bne.n	800d9da <find_volume+0x3a>
 800d9d6:	230c      	movs	r3, #12
 800d9d8:	e226      	b.n	800de28 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d9da:	68bb      	ldr	r3, [r7, #8]
 800d9dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d9de:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d9e0:	79fb      	ldrb	r3, [r7, #7]
 800d9e2:	f023 0301 	bic.w	r3, r3, #1
 800d9e6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d9e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ea:	781b      	ldrb	r3, [r3, #0]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d01a      	beq.n	800da26 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9f2:	785b      	ldrb	r3, [r3, #1]
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f7fe f93d 	bl	800bc74 <disk_status>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800da00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800da04:	f003 0301 	and.w	r3, r3, #1
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d10c      	bne.n	800da26 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800da0c:	79fb      	ldrb	r3, [r7, #7]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d007      	beq.n	800da22 <find_volume+0x82>
 800da12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800da16:	f003 0304 	and.w	r3, r3, #4
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d001      	beq.n	800da22 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800da1e:	230a      	movs	r3, #10
 800da20:	e202      	b.n	800de28 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800da22:	2300      	movs	r3, #0
 800da24:	e200      	b.n	800de28 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800da26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da28:	2200      	movs	r2, #0
 800da2a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800da2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da2e:	b2da      	uxtb	r2, r3
 800da30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da32:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800da34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da36:	785b      	ldrb	r3, [r3, #1]
 800da38:	4618      	mov	r0, r3
 800da3a:	f7fe f935 	bl	800bca8 <disk_initialize>
 800da3e:	4603      	mov	r3, r0
 800da40:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800da44:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800da48:	f003 0301 	and.w	r3, r3, #1
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d001      	beq.n	800da54 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800da50:	2303      	movs	r3, #3
 800da52:	e1e9      	b.n	800de28 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800da54:	79fb      	ldrb	r3, [r7, #7]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d007      	beq.n	800da6a <find_volume+0xca>
 800da5a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800da5e:	f003 0304 	and.w	r3, r3, #4
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800da66:	230a      	movs	r3, #10
 800da68:	e1de      	b.n	800de28 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800da6a:	2300      	movs	r3, #0
 800da6c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800da6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800da70:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800da72:	f7ff ff3f 	bl	800d8f4 <check_fs>
 800da76:	4603      	mov	r3, r0
 800da78:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800da7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800da80:	2b02      	cmp	r3, #2
 800da82:	d149      	bne.n	800db18 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800da84:	2300      	movs	r3, #0
 800da86:	643b      	str	r3, [r7, #64]	@ 0x40
 800da88:	e01e      	b.n	800dac8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800da8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800da90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da92:	011b      	lsls	r3, r3, #4
 800da94:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800da98:	4413      	add	r3, r2
 800da9a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800da9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da9e:	3304      	adds	r3, #4
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d006      	beq.n	800dab4 <find_volume+0x114>
 800daa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa8:	3308      	adds	r3, #8
 800daaa:	4618      	mov	r0, r3
 800daac:	f7fe f998 	bl	800bde0 <ld_dword>
 800dab0:	4602      	mov	r2, r0
 800dab2:	e000      	b.n	800dab6 <find_volume+0x116>
 800dab4:	2200      	movs	r2, #0
 800dab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dab8:	009b      	lsls	r3, r3, #2
 800daba:	3358      	adds	r3, #88	@ 0x58
 800dabc:	443b      	add	r3, r7
 800dabe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dac4:	3301      	adds	r3, #1
 800dac6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daca:	2b03      	cmp	r3, #3
 800dacc:	d9dd      	bls.n	800da8a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dace:	2300      	movs	r3, #0
 800dad0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800dad2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d002      	beq.n	800dade <find_volume+0x13e>
 800dad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dada:	3b01      	subs	r3, #1
 800dadc:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dae0:	009b      	lsls	r3, r3, #2
 800dae2:	3358      	adds	r3, #88	@ 0x58
 800dae4:	443b      	add	r3, r7
 800dae6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800daea:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800daec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d005      	beq.n	800dafe <find_volume+0x15e>
 800daf2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800daf4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800daf6:	f7ff fefd 	bl	800d8f4 <check_fs>
 800dafa:	4603      	mov	r3, r0
 800dafc:	e000      	b.n	800db00 <find_volume+0x160>
 800dafe:	2303      	movs	r3, #3
 800db00:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800db04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d905      	bls.n	800db18 <find_volume+0x178>
 800db0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db0e:	3301      	adds	r3, #1
 800db10:	643b      	str	r3, [r7, #64]	@ 0x40
 800db12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800db14:	2b03      	cmp	r3, #3
 800db16:	d9e2      	bls.n	800dade <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800db18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800db1c:	2b04      	cmp	r3, #4
 800db1e:	d101      	bne.n	800db24 <find_volume+0x184>
 800db20:	2301      	movs	r3, #1
 800db22:	e181      	b.n	800de28 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800db24:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d901      	bls.n	800db30 <find_volume+0x190>
 800db2c:	230d      	movs	r3, #13
 800db2e:	e17b      	b.n	800de28 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800db30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db32:	3334      	adds	r3, #52	@ 0x34
 800db34:	330b      	adds	r3, #11
 800db36:	4618      	mov	r0, r3
 800db38:	f7fe f93a 	bl	800bdb0 <ld_word>
 800db3c:	4603      	mov	r3, r0
 800db3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db42:	d001      	beq.n	800db48 <find_volume+0x1a8>
 800db44:	230d      	movs	r3, #13
 800db46:	e16f      	b.n	800de28 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800db48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db4a:	3334      	adds	r3, #52	@ 0x34
 800db4c:	3316      	adds	r3, #22
 800db4e:	4618      	mov	r0, r3
 800db50:	f7fe f92e 	bl	800bdb0 <ld_word>
 800db54:	4603      	mov	r3, r0
 800db56:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800db58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d106      	bne.n	800db6c <find_volume+0x1cc>
 800db5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db60:	3334      	adds	r3, #52	@ 0x34
 800db62:	3324      	adds	r3, #36	@ 0x24
 800db64:	4618      	mov	r0, r3
 800db66:	f7fe f93b 	bl	800bde0 <ld_dword>
 800db6a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800db6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800db70:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800db72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db74:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800db78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db7a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800db7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db7e:	789b      	ldrb	r3, [r3, #2]
 800db80:	2b01      	cmp	r3, #1
 800db82:	d005      	beq.n	800db90 <find_volume+0x1f0>
 800db84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db86:	789b      	ldrb	r3, [r3, #2]
 800db88:	2b02      	cmp	r3, #2
 800db8a:	d001      	beq.n	800db90 <find_volume+0x1f0>
 800db8c:	230d      	movs	r3, #13
 800db8e:	e14b      	b.n	800de28 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800db90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db92:	789b      	ldrb	r3, [r3, #2]
 800db94:	461a      	mov	r2, r3
 800db96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db98:	fb02 f303 	mul.w	r3, r2, r3
 800db9c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800db9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dba4:	461a      	mov	r2, r3
 800dba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dba8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dbaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbac:	895b      	ldrh	r3, [r3, #10]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d008      	beq.n	800dbc4 <find_volume+0x224>
 800dbb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb4:	895b      	ldrh	r3, [r3, #10]
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbba:	895b      	ldrh	r3, [r3, #10]
 800dbbc:	3b01      	subs	r3, #1
 800dbbe:	4013      	ands	r3, r2
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d001      	beq.n	800dbc8 <find_volume+0x228>
 800dbc4:	230d      	movs	r3, #13
 800dbc6:	e12f      	b.n	800de28 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dbc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbca:	3334      	adds	r3, #52	@ 0x34
 800dbcc:	3311      	adds	r3, #17
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f7fe f8ee 	bl	800bdb0 <ld_word>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbda:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dbdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbde:	891b      	ldrh	r3, [r3, #8]
 800dbe0:	f003 030f 	and.w	r3, r3, #15
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d001      	beq.n	800dbee <find_volume+0x24e>
 800dbea:	230d      	movs	r3, #13
 800dbec:	e11c      	b.n	800de28 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dbee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf0:	3334      	adds	r3, #52	@ 0x34
 800dbf2:	3313      	adds	r3, #19
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f7fe f8db 	bl	800bdb0 <ld_word>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dbfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d106      	bne.n	800dc12 <find_volume+0x272>
 800dc04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc06:	3334      	adds	r3, #52	@ 0x34
 800dc08:	3320      	adds	r3, #32
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7fe f8e8 	bl	800bde0 <ld_dword>
 800dc10:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dc12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc14:	3334      	adds	r3, #52	@ 0x34
 800dc16:	330e      	adds	r3, #14
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f7fe f8c9 	bl	800bdb0 <ld_word>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dc22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d101      	bne.n	800dc2c <find_volume+0x28c>
 800dc28:	230d      	movs	r3, #13
 800dc2a:	e0fd      	b.n	800de28 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dc2c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dc2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc30:	4413      	add	r3, r2
 800dc32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc34:	8912      	ldrh	r2, [r2, #8]
 800dc36:	0912      	lsrs	r2, r2, #4
 800dc38:	b292      	uxth	r2, r2
 800dc3a:	4413      	add	r3, r2
 800dc3c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dc3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d204      	bcs.n	800dc50 <find_volume+0x2b0>
 800dc46:	230d      	movs	r3, #13
 800dc48:	e0ee      	b.n	800de28 <find_volume+0x488>
 800dc4a:	bf00      	nop
 800dc4c:	20002644 	.word	0x20002644
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dc50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc54:	1ad3      	subs	r3, r2, r3
 800dc56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc58:	8952      	ldrh	r2, [r2, #10]
 800dc5a:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc5e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dc60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d101      	bne.n	800dc6a <find_volume+0x2ca>
 800dc66:	230d      	movs	r3, #13
 800dc68:	e0de      	b.n	800de28 <find_volume+0x488>
		fmt = FS_FAT32;
 800dc6a:	2303      	movs	r3, #3
 800dc6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc72:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d802      	bhi.n	800dc80 <find_volume+0x2e0>
 800dc7a:	2302      	movs	r3, #2
 800dc7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc82:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d802      	bhi.n	800dc90 <find_volume+0x2f0>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dc90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc92:	1c9a      	adds	r2, r3, #2
 800dc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc96:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800dc98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dc9c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dc9e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800dca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dca2:	441a      	add	r2, r3
 800dca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dca6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800dca8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dcaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcac:	441a      	add	r2, r3
 800dcae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800dcb2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dcb6:	2b03      	cmp	r3, #3
 800dcb8:	d11e      	bne.n	800dcf8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dcba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcbc:	3334      	adds	r3, #52	@ 0x34
 800dcbe:	332a      	adds	r3, #42	@ 0x2a
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7fe f875 	bl	800bdb0 <ld_word>
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d001      	beq.n	800dcd0 <find_volume+0x330>
 800dccc:	230d      	movs	r3, #13
 800dcce:	e0ab      	b.n	800de28 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dcd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd2:	891b      	ldrh	r3, [r3, #8]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d001      	beq.n	800dcdc <find_volume+0x33c>
 800dcd8:	230d      	movs	r3, #13
 800dcda:	e0a5      	b.n	800de28 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dcdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcde:	3334      	adds	r3, #52	@ 0x34
 800dce0:	332c      	adds	r3, #44	@ 0x2c
 800dce2:	4618      	mov	r0, r3
 800dce4:	f7fe f87c 	bl	800bde0 <ld_dword>
 800dce8:	4602      	mov	r2, r0
 800dcea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcec:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dcee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcf0:	699b      	ldr	r3, [r3, #24]
 800dcf2:	009b      	lsls	r3, r3, #2
 800dcf4:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcf6:	e01f      	b.n	800dd38 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dcf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcfa:	891b      	ldrh	r3, [r3, #8]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d101      	bne.n	800dd04 <find_volume+0x364>
 800dd00:	230d      	movs	r3, #13
 800dd02:	e091      	b.n	800de28 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dd04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800dd08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd0a:	441a      	add	r2, r3
 800dd0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd0e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dd10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd14:	2b02      	cmp	r3, #2
 800dd16:	d103      	bne.n	800dd20 <find_volume+0x380>
 800dd18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd1a:	699b      	ldr	r3, [r3, #24]
 800dd1c:	005b      	lsls	r3, r3, #1
 800dd1e:	e00a      	b.n	800dd36 <find_volume+0x396>
 800dd20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd22:	699a      	ldr	r2, [r3, #24]
 800dd24:	4613      	mov	r3, r2
 800dd26:	005b      	lsls	r3, r3, #1
 800dd28:	4413      	add	r3, r2
 800dd2a:	085a      	lsrs	r2, r3, #1
 800dd2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd2e:	699b      	ldr	r3, [r3, #24]
 800dd30:	f003 0301 	and.w	r3, r3, #1
 800dd34:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dd36:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dd38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd3a:	69da      	ldr	r2, [r3, #28]
 800dd3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd3e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800dd42:	0a5b      	lsrs	r3, r3, #9
 800dd44:	429a      	cmp	r2, r3
 800dd46:	d201      	bcs.n	800dd4c <find_volume+0x3ac>
 800dd48:	230d      	movs	r3, #13
 800dd4a:	e06d      	b.n	800de28 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dd4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd4e:	f04f 32ff 	mov.w	r2, #4294967295
 800dd52:	615a      	str	r2, [r3, #20]
 800dd54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd56:	695a      	ldr	r2, [r3, #20]
 800dd58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800dd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd5e:	2280      	movs	r2, #128	@ 0x80
 800dd60:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dd62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd66:	2b03      	cmp	r3, #3
 800dd68:	d149      	bne.n	800ddfe <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6c:	3334      	adds	r3, #52	@ 0x34
 800dd6e:	3330      	adds	r3, #48	@ 0x30
 800dd70:	4618      	mov	r0, r3
 800dd72:	f7fe f81d 	bl	800bdb0 <ld_word>
 800dd76:	4603      	mov	r3, r0
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d140      	bne.n	800ddfe <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dd7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd7e:	3301      	adds	r3, #1
 800dd80:	4619      	mov	r1, r3
 800dd82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dd84:	f7fe fac4 	bl	800c310 <move_window>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d137      	bne.n	800ddfe <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800dd8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd90:	2200      	movs	r2, #0
 800dd92:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dd94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd96:	3334      	adds	r3, #52	@ 0x34
 800dd98:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fe f807 	bl	800bdb0 <ld_word>
 800dda2:	4603      	mov	r3, r0
 800dda4:	461a      	mov	r2, r3
 800dda6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ddaa:	429a      	cmp	r2, r3
 800ddac:	d127      	bne.n	800ddfe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ddae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddb0:	3334      	adds	r3, #52	@ 0x34
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7fe f814 	bl	800bde0 <ld_dword>
 800ddb8:	4603      	mov	r3, r0
 800ddba:	4a1d      	ldr	r2, [pc, #116]	@ (800de30 <find_volume+0x490>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d11e      	bne.n	800ddfe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ddc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc2:	3334      	adds	r3, #52	@ 0x34
 800ddc4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ddc8:	4618      	mov	r0, r3
 800ddca:	f7fe f809 	bl	800bde0 <ld_dword>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	4a18      	ldr	r2, [pc, #96]	@ (800de34 <find_volume+0x494>)
 800ddd2:	4293      	cmp	r3, r2
 800ddd4:	d113      	bne.n	800ddfe <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ddd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd8:	3334      	adds	r3, #52	@ 0x34
 800ddda:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7fd fffe 	bl	800bde0 <ld_dword>
 800dde4:	4602      	mov	r2, r0
 800dde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ddea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddec:	3334      	adds	r3, #52	@ 0x34
 800ddee:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7fd fff4 	bl	800bde0 <ld_dword>
 800ddf8:	4602      	mov	r2, r0
 800ddfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ddfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de00:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800de04:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800de06:	4b0c      	ldr	r3, [pc, #48]	@ (800de38 <find_volume+0x498>)
 800de08:	881b      	ldrh	r3, [r3, #0]
 800de0a:	3301      	adds	r3, #1
 800de0c:	b29a      	uxth	r2, r3
 800de0e:	4b0a      	ldr	r3, [pc, #40]	@ (800de38 <find_volume+0x498>)
 800de10:	801a      	strh	r2, [r3, #0]
 800de12:	4b09      	ldr	r3, [pc, #36]	@ (800de38 <find_volume+0x498>)
 800de14:	881a      	ldrh	r2, [r3, #0]
 800de16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de18:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800de1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de1c:	4a07      	ldr	r2, [pc, #28]	@ (800de3c <find_volume+0x49c>)
 800de1e:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800de20:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800de22:	f7fe fa0d 	bl	800c240 <clear_lock>
#endif
	return FR_OK;
 800de26:	2300      	movs	r3, #0
}
 800de28:	4618      	mov	r0, r3
 800de2a:	3758      	adds	r7, #88	@ 0x58
 800de2c:	46bd      	mov	sp, r7
 800de2e:	bd80      	pop	{r7, pc}
 800de30:	41615252 	.word	0x41615252
 800de34:	61417272 	.word	0x61417272
 800de38:	20002648 	.word	0x20002648
 800de3c:	2000266c 	.word	0x2000266c

0800de40 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
 800de48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800de4a:	2309      	movs	r3, #9
 800de4c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d01c      	beq.n	800de8e <validate+0x4e>
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d018      	beq.n	800de8e <validate+0x4e>
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	781b      	ldrb	r3, [r3, #0]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d013      	beq.n	800de8e <validate+0x4e>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	889a      	ldrh	r2, [r3, #4]
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	88db      	ldrh	r3, [r3, #6]
 800de70:	429a      	cmp	r2, r3
 800de72:	d10c      	bne.n	800de8e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	785b      	ldrb	r3, [r3, #1]
 800de7a:	4618      	mov	r0, r3
 800de7c:	f7fd fefa 	bl	800bc74 <disk_status>
 800de80:	4603      	mov	r3, r0
 800de82:	f003 0301 	and.w	r3, r3, #1
 800de86:	2b00      	cmp	r3, #0
 800de88:	d101      	bne.n	800de8e <validate+0x4e>
			res = FR_OK;
 800de8a:	2300      	movs	r3, #0
 800de8c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800de8e:	7bfb      	ldrb	r3, [r7, #15]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d102      	bne.n	800de9a <validate+0x5a>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	e000      	b.n	800de9c <validate+0x5c>
 800de9a:	2300      	movs	r3, #0
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	6013      	str	r3, [r2, #0]
	return res;
 800dea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dea2:	4618      	mov	r0, r3
 800dea4:	3710      	adds	r7, #16
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}
	...

0800deac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b088      	sub	sp, #32
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	60f8      	str	r0, [r7, #12]
 800deb4:	60b9      	str	r1, [r7, #8]
 800deb6:	4613      	mov	r3, r2
 800deb8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800debe:	f107 0310 	add.w	r3, r7, #16
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7ff fcd1 	bl	800d86a <get_ldnumber>
 800dec8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800deca:	69fb      	ldr	r3, [r7, #28]
 800decc:	2b00      	cmp	r3, #0
 800dece:	da01      	bge.n	800ded4 <f_mount+0x28>
 800ded0:	230b      	movs	r3, #11
 800ded2:	e02b      	b.n	800df2c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ded4:	4a17      	ldr	r2, [pc, #92]	@ (800df34 <f_mount+0x88>)
 800ded6:	69fb      	ldr	r3, [r7, #28]
 800ded8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dedc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800dede:	69bb      	ldr	r3, [r7, #24]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d005      	beq.n	800def0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800dee4:	69b8      	ldr	r0, [r7, #24]
 800dee6:	f7fe f9ab 	bl	800c240 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800deea:	69bb      	ldr	r3, [r7, #24]
 800deec:	2200      	movs	r2, #0
 800deee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d002      	beq.n	800defc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	2200      	movs	r2, #0
 800defa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	490d      	ldr	r1, [pc, #52]	@ (800df34 <f_mount+0x88>)
 800df00:	69fb      	ldr	r3, [r7, #28]
 800df02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d002      	beq.n	800df12 <f_mount+0x66>
 800df0c:	79fb      	ldrb	r3, [r7, #7]
 800df0e:	2b01      	cmp	r3, #1
 800df10:	d001      	beq.n	800df16 <f_mount+0x6a>
 800df12:	2300      	movs	r3, #0
 800df14:	e00a      	b.n	800df2c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800df16:	f107 010c 	add.w	r1, r7, #12
 800df1a:	f107 0308 	add.w	r3, r7, #8
 800df1e:	2200      	movs	r2, #0
 800df20:	4618      	mov	r0, r3
 800df22:	f7ff fd3d 	bl	800d9a0 <find_volume>
 800df26:	4603      	mov	r3, r0
 800df28:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800df2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3720      	adds	r7, #32
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	20002644 	.word	0x20002644

0800df38 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b09a      	sub	sp, #104	@ 0x68
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	60f8      	str	r0, [r7, #12]
 800df40:	60b9      	str	r1, [r7, #8]
 800df42:	4613      	mov	r3, r2
 800df44:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d101      	bne.n	800df50 <f_open+0x18>
 800df4c:	2309      	movs	r3, #9
 800df4e:	e1a9      	b.n	800e2a4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800df50:	79fb      	ldrb	r3, [r7, #7]
 800df52:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800df56:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800df58:	79fa      	ldrb	r2, [r7, #7]
 800df5a:	f107 0114 	add.w	r1, r7, #20
 800df5e:	f107 0308 	add.w	r3, r7, #8
 800df62:	4618      	mov	r0, r3
 800df64:	f7ff fd1c 	bl	800d9a0 <find_volume>
 800df68:	4603      	mov	r3, r0
 800df6a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800df6e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800df72:	2b00      	cmp	r3, #0
 800df74:	f040 818d 	bne.w	800e292 <f_open+0x35a>
		dj.obj.fs = fs;
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800df7c:	68ba      	ldr	r2, [r7, #8]
 800df7e:	f107 0318 	add.w	r3, r7, #24
 800df82:	4611      	mov	r1, r2
 800df84:	4618      	mov	r0, r3
 800df86:	f7ff fbff 	bl	800d788 <follow_path>
 800df8a:	4603      	mov	r3, r0
 800df8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800df90:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800df94:	2b00      	cmp	r3, #0
 800df96:	d118      	bne.n	800dfca <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800df98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800df9c:	b25b      	sxtb	r3, r3
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	da03      	bge.n	800dfaa <f_open+0x72>
				res = FR_INVALID_NAME;
 800dfa2:	2306      	movs	r3, #6
 800dfa4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800dfa8:	e00f      	b.n	800dfca <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dfaa:	79fb      	ldrb	r3, [r7, #7]
 800dfac:	2b01      	cmp	r3, #1
 800dfae:	bf8c      	ite	hi
 800dfb0:	2301      	movhi	r3, #1
 800dfb2:	2300      	movls	r3, #0
 800dfb4:	b2db      	uxtb	r3, r3
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	f107 0318 	add.w	r3, r7, #24
 800dfbc:	4611      	mov	r1, r2
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f7fd fff6 	bl	800bfb0 <chk_lock>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800dfca:	79fb      	ldrb	r3, [r7, #7]
 800dfcc:	f003 031c 	and.w	r3, r3, #28
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d07f      	beq.n	800e0d4 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800dfd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d017      	beq.n	800e00c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800dfdc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dfe0:	2b04      	cmp	r3, #4
 800dfe2:	d10e      	bne.n	800e002 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800dfe4:	f7fe f840 	bl	800c068 <enq_lock>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d006      	beq.n	800dffc <f_open+0xc4>
 800dfee:	f107 0318 	add.w	r3, r7, #24
 800dff2:	4618      	mov	r0, r3
 800dff4:	f7ff f918 	bl	800d228 <dir_register>
 800dff8:	4603      	mov	r3, r0
 800dffa:	e000      	b.n	800dffe <f_open+0xc6>
 800dffc:	2312      	movs	r3, #18
 800dffe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e002:	79fb      	ldrb	r3, [r7, #7]
 800e004:	f043 0308 	orr.w	r3, r3, #8
 800e008:	71fb      	strb	r3, [r7, #7]
 800e00a:	e010      	b.n	800e02e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e00c:	7fbb      	ldrb	r3, [r7, #30]
 800e00e:	f003 0311 	and.w	r3, r3, #17
 800e012:	2b00      	cmp	r3, #0
 800e014:	d003      	beq.n	800e01e <f_open+0xe6>
					res = FR_DENIED;
 800e016:	2307      	movs	r3, #7
 800e018:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e01c:	e007      	b.n	800e02e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e01e:	79fb      	ldrb	r3, [r7, #7]
 800e020:	f003 0304 	and.w	r3, r3, #4
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <f_open+0xf6>
 800e028:	2308      	movs	r3, #8
 800e02a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e02e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e032:	2b00      	cmp	r3, #0
 800e034:	d168      	bne.n	800e108 <f_open+0x1d0>
 800e036:	79fb      	ldrb	r3, [r7, #7]
 800e038:	f003 0308 	and.w	r3, r3, #8
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d063      	beq.n	800e108 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e040:	f7fd f8d4 	bl	800b1ec <get_fattime>
 800e044:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e048:	330e      	adds	r3, #14
 800e04a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7fd ff05 	bl	800be5c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e054:	3316      	adds	r3, #22
 800e056:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e058:	4618      	mov	r0, r3
 800e05a:	f7fd feff 	bl	800be5c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e060:	330b      	adds	r3, #11
 800e062:	2220      	movs	r2, #32
 800e064:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e06a:	4611      	mov	r1, r2
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fe fe53 	bl	800cd18 <ld_clust>
 800e072:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e078:	2200      	movs	r2, #0
 800e07a:	4618      	mov	r0, r3
 800e07c:	f7fe fe6b 	bl	800cd56 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e082:	331c      	adds	r3, #28
 800e084:	2100      	movs	r1, #0
 800e086:	4618      	mov	r0, r3
 800e088:	f7fd fee8 	bl	800be5c <st_dword>
					fs->wflag = 1;
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	2201      	movs	r2, #1
 800e090:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e094:	2b00      	cmp	r3, #0
 800e096:	d037      	beq.n	800e108 <f_open+0x1d0>
						dw = fs->winsect;
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e09c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e09e:	f107 0318 	add.w	r3, r7, #24
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f7fe fb7e 	bl	800c7a8 <remove_chain>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800e0b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d126      	bne.n	800e108 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e0ba:	697b      	ldr	r3, [r7, #20]
 800e0bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e0be:	4618      	mov	r0, r3
 800e0c0:	f7fe f926 	bl	800c310 <move_window>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e0ce:	3a01      	subs	r2, #1
 800e0d0:	611a      	str	r2, [r3, #16]
 800e0d2:	e019      	b.n	800e108 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e0d4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d115      	bne.n	800e108 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e0dc:	7fbb      	ldrb	r3, [r7, #30]
 800e0de:	f003 0310 	and.w	r3, r3, #16
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d003      	beq.n	800e0ee <f_open+0x1b6>
					res = FR_NO_FILE;
 800e0e6:	2304      	movs	r3, #4
 800e0e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e0ec:	e00c      	b.n	800e108 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e0ee:	79fb      	ldrb	r3, [r7, #7]
 800e0f0:	f003 0302 	and.w	r3, r3, #2
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d007      	beq.n	800e108 <f_open+0x1d0>
 800e0f8:	7fbb      	ldrb	r3, [r7, #30]
 800e0fa:	f003 0301 	and.w	r3, r3, #1
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d002      	beq.n	800e108 <f_open+0x1d0>
						res = FR_DENIED;
 800e102:	2307      	movs	r3, #7
 800e104:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e108:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d126      	bne.n	800e15e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e110:	79fb      	ldrb	r3, [r7, #7]
 800e112:	f003 0308 	and.w	r3, r3, #8
 800e116:	2b00      	cmp	r3, #0
 800e118:	d003      	beq.n	800e122 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e11a:	79fb      	ldrb	r3, [r7, #7]
 800e11c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e120:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e12a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e130:	79fb      	ldrb	r3, [r7, #7]
 800e132:	2b01      	cmp	r3, #1
 800e134:	bf8c      	ite	hi
 800e136:	2301      	movhi	r3, #1
 800e138:	2300      	movls	r3, #0
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	461a      	mov	r2, r3
 800e13e:	f107 0318 	add.w	r3, r7, #24
 800e142:	4611      	mov	r1, r2
 800e144:	4618      	mov	r0, r3
 800e146:	f7fd ffb1 	bl	800c0ac <inc_lock>
 800e14a:	4602      	mov	r2, r0
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	691b      	ldr	r3, [r3, #16]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d102      	bne.n	800e15e <f_open+0x226>
 800e158:	2302      	movs	r3, #2
 800e15a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e15e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e162:	2b00      	cmp	r3, #0
 800e164:	f040 8095 	bne.w	800e292 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e16c:	4611      	mov	r1, r2
 800e16e:	4618      	mov	r0, r3
 800e170:	f7fe fdd2 	bl	800cd18 <ld_clust>
 800e174:	4602      	mov	r2, r0
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17c:	331c      	adds	r3, #28
 800e17e:	4618      	mov	r0, r3
 800e180:	f7fd fe2e 	bl	800bde0 <ld_dword>
 800e184:	4602      	mov	r2, r0
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	2200      	movs	r2, #0
 800e18e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e190:	697a      	ldr	r2, [r7, #20]
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	88da      	ldrh	r2, [r3, #6]
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	79fa      	ldrb	r2, [r7, #7]
 800e1a2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	3330      	adds	r3, #48	@ 0x30
 800e1ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e1be:	2100      	movs	r1, #0
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f7fd fe98 	bl	800bef6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e1c6:	79fb      	ldrb	r3, [r7, #7]
 800e1c8:	f003 0320 	and.w	r3, r3, #32
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d060      	beq.n	800e292 <f_open+0x35a>
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d05c      	beq.n	800e292 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	68da      	ldr	r2, [r3, #12]
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	895b      	ldrh	r3, [r3, #10]
 800e1e4:	025b      	lsls	r3, r3, #9
 800e1e6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	689b      	ldr	r3, [r3, #8]
 800e1ec:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	68db      	ldr	r3, [r3, #12]
 800e1f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e1f4:	e016      	b.n	800e224 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f7fe f943 	bl	800c486 <get_fat>
 800e200:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e202:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e204:	2b01      	cmp	r3, #1
 800e206:	d802      	bhi.n	800e20e <f_open+0x2d6>
 800e208:	2302      	movs	r3, #2
 800e20a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e20e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e210:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e214:	d102      	bne.n	800e21c <f_open+0x2e4>
 800e216:	2301      	movs	r3, #1
 800e218:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e21c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e21e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e220:	1ad3      	subs	r3, r2, r3
 800e222:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e224:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d103      	bne.n	800e234 <f_open+0x2fc>
 800e22c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e22e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e230:	429a      	cmp	r2, r3
 800e232:	d8e0      	bhi.n	800e1f6 <f_open+0x2be>
				}
				fp->clust = clst;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e238:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e23a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d127      	bne.n	800e292 <f_open+0x35a>
 800e242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d022      	beq.n	800e292 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e24c:	697b      	ldr	r3, [r7, #20]
 800e24e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800e250:	4618      	mov	r0, r3
 800e252:	f7fe f8f9 	bl	800c448 <clust2sect>
 800e256:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800e258:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d103      	bne.n	800e266 <f_open+0x32e>
						res = FR_INT_ERR;
 800e25e:	2302      	movs	r3, #2
 800e260:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e264:	e015      	b.n	800e292 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e268:	0a5a      	lsrs	r2, r3, #9
 800e26a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e26c:	441a      	add	r2, r3
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e272:	697b      	ldr	r3, [r7, #20]
 800e274:	7858      	ldrb	r0, [r3, #1]
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	6a1a      	ldr	r2, [r3, #32]
 800e280:	2301      	movs	r3, #1
 800e282:	f7fd fd37 	bl	800bcf4 <disk_read>
 800e286:	4603      	mov	r3, r0
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d002      	beq.n	800e292 <f_open+0x35a>
 800e28c:	2301      	movs	r3, #1
 800e28e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e292:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e296:	2b00      	cmp	r3, #0
 800e298:	d002      	beq.n	800e2a0 <f_open+0x368>
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	2200      	movs	r2, #0
 800e29e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e2a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3768      	adds	r7, #104	@ 0x68
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b08e      	sub	sp, #56	@ 0x38
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	607a      	str	r2, [r7, #4]
 800e2b8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e2ba:	68bb      	ldr	r3, [r7, #8]
 800e2bc:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	f107 0214 	add.w	r2, r7, #20
 800e2ca:	4611      	mov	r1, r2
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f7ff fdb7 	bl	800de40 <validate>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e2d8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d107      	bne.n	800e2f0 <f_read+0x44>
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	7d5b      	ldrb	r3, [r3, #21]
 800e2e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e2e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <f_read+0x4a>
 800e2f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e2f4:	e115      	b.n	800e522 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	7d1b      	ldrb	r3, [r3, #20]
 800e2fa:	f003 0301 	and.w	r3, r3, #1
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d101      	bne.n	800e306 <f_read+0x5a>
 800e302:	2307      	movs	r3, #7
 800e304:	e10d      	b.n	800e522 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	68da      	ldr	r2, [r3, #12]
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	699b      	ldr	r3, [r3, #24]
 800e30e:	1ad3      	subs	r3, r2, r3
 800e310:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e312:	687a      	ldr	r2, [r7, #4]
 800e314:	6a3b      	ldr	r3, [r7, #32]
 800e316:	429a      	cmp	r2, r3
 800e318:	f240 80fe 	bls.w	800e518 <f_read+0x26c>
 800e31c:	6a3b      	ldr	r3, [r7, #32]
 800e31e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e320:	e0fa      	b.n	800e518 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	699b      	ldr	r3, [r3, #24]
 800e326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	f040 80c6 	bne.w	800e4bc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	699b      	ldr	r3, [r3, #24]
 800e334:	0a5b      	lsrs	r3, r3, #9
 800e336:	697a      	ldr	r2, [r7, #20]
 800e338:	8952      	ldrh	r2, [r2, #10]
 800e33a:	3a01      	subs	r2, #1
 800e33c:	4013      	ands	r3, r2
 800e33e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e340:	69fb      	ldr	r3, [r7, #28]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d12f      	bne.n	800e3a6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	699b      	ldr	r3, [r3, #24]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d103      	bne.n	800e356 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	689b      	ldr	r3, [r3, #8]
 800e352:	633b      	str	r3, [r7, #48]	@ 0x30
 800e354:	e013      	b.n	800e37e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d007      	beq.n	800e36e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	699b      	ldr	r3, [r3, #24]
 800e362:	4619      	mov	r1, r3
 800e364:	68f8      	ldr	r0, [r7, #12]
 800e366:	f7fe fb1c 	bl	800c9a2 <clmt_clust>
 800e36a:	6338      	str	r0, [r7, #48]	@ 0x30
 800e36c:	e007      	b.n	800e37e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e36e:	68fa      	ldr	r2, [r7, #12]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	69db      	ldr	r3, [r3, #28]
 800e374:	4619      	mov	r1, r3
 800e376:	4610      	mov	r0, r2
 800e378:	f7fe f885 	bl	800c486 <get_fat>
 800e37c:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e380:	2b01      	cmp	r3, #1
 800e382:	d804      	bhi.n	800e38e <f_read+0xe2>
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2202      	movs	r2, #2
 800e388:	755a      	strb	r2, [r3, #21]
 800e38a:	2302      	movs	r3, #2
 800e38c:	e0c9      	b.n	800e522 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e394:	d104      	bne.n	800e3a0 <f_read+0xf4>
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2201      	movs	r2, #1
 800e39a:	755a      	strb	r2, [r3, #21]
 800e39c:	2301      	movs	r3, #1
 800e39e:	e0c0      	b.n	800e522 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3a4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e3a6:	697a      	ldr	r2, [r7, #20]
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	69db      	ldr	r3, [r3, #28]
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	4610      	mov	r0, r2
 800e3b0:	f7fe f84a 	bl	800c448 <clust2sect>
 800e3b4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e3b6:	69bb      	ldr	r3, [r7, #24]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d104      	bne.n	800e3c6 <f_read+0x11a>
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	2202      	movs	r2, #2
 800e3c0:	755a      	strb	r2, [r3, #21]
 800e3c2:	2302      	movs	r3, #2
 800e3c4:	e0ad      	b.n	800e522 <f_read+0x276>
			sect += csect;
 800e3c6:	69ba      	ldr	r2, [r7, #24]
 800e3c8:	69fb      	ldr	r3, [r7, #28]
 800e3ca:	4413      	add	r3, r2
 800e3cc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	0a5b      	lsrs	r3, r3, #9
 800e3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d039      	beq.n	800e44e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e3da:	69fa      	ldr	r2, [r7, #28]
 800e3dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3de:	4413      	add	r3, r2
 800e3e0:	697a      	ldr	r2, [r7, #20]
 800e3e2:	8952      	ldrh	r2, [r2, #10]
 800e3e4:	4293      	cmp	r3, r2
 800e3e6:	d905      	bls.n	800e3f4 <f_read+0x148>
					cc = fs->csize - csect;
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	895b      	ldrh	r3, [r3, #10]
 800e3ec:	461a      	mov	r2, r3
 800e3ee:	69fb      	ldr	r3, [r7, #28]
 800e3f0:	1ad3      	subs	r3, r2, r3
 800e3f2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	7858      	ldrb	r0, [r3, #1]
 800e3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3fa:	69ba      	ldr	r2, [r7, #24]
 800e3fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e3fe:	f7fd fc79 	bl	800bcf4 <disk_read>
 800e402:	4603      	mov	r3, r0
 800e404:	2b00      	cmp	r3, #0
 800e406:	d004      	beq.n	800e412 <f_read+0x166>
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	2201      	movs	r2, #1
 800e40c:	755a      	strb	r2, [r3, #21]
 800e40e:	2301      	movs	r3, #1
 800e410:	e087      	b.n	800e522 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	7d1b      	ldrb	r3, [r3, #20]
 800e416:	b25b      	sxtb	r3, r3
 800e418:	2b00      	cmp	r3, #0
 800e41a:	da14      	bge.n	800e446 <f_read+0x19a>
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6a1a      	ldr	r2, [r3, #32]
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	1ad3      	subs	r3, r2, r3
 800e424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e426:	429a      	cmp	r2, r3
 800e428:	d90d      	bls.n	800e446 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	6a1a      	ldr	r2, [r3, #32]
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	1ad3      	subs	r3, r2, r3
 800e432:	025b      	lsls	r3, r3, #9
 800e434:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e436:	18d0      	adds	r0, r2, r3
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	3330      	adds	r3, #48	@ 0x30
 800e43c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e440:	4619      	mov	r1, r3
 800e442:	f7fd fd37 	bl	800beb4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e448:	025b      	lsls	r3, r3, #9
 800e44a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e44c:	e050      	b.n	800e4f0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	6a1b      	ldr	r3, [r3, #32]
 800e452:	69ba      	ldr	r2, [r7, #24]
 800e454:	429a      	cmp	r2, r3
 800e456:	d02e      	beq.n	800e4b6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	7d1b      	ldrb	r3, [r3, #20]
 800e45c:	b25b      	sxtb	r3, r3
 800e45e:	2b00      	cmp	r3, #0
 800e460:	da18      	bge.n	800e494 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e462:	697b      	ldr	r3, [r7, #20]
 800e464:	7858      	ldrb	r0, [r3, #1]
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	6a1a      	ldr	r2, [r3, #32]
 800e470:	2301      	movs	r3, #1
 800e472:	f7fd fc5f 	bl	800bd34 <disk_write>
 800e476:	4603      	mov	r3, r0
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d004      	beq.n	800e486 <f_read+0x1da>
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	2201      	movs	r2, #1
 800e480:	755a      	strb	r2, [r3, #21]
 800e482:	2301      	movs	r3, #1
 800e484:	e04d      	b.n	800e522 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	7d1b      	ldrb	r3, [r3, #20]
 800e48a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e48e:	b2da      	uxtb	r2, r3
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	7858      	ldrb	r0, [r3, #1]
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e49e:	2301      	movs	r3, #1
 800e4a0:	69ba      	ldr	r2, [r7, #24]
 800e4a2:	f7fd fc27 	bl	800bcf4 <disk_read>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d004      	beq.n	800e4b6 <f_read+0x20a>
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	755a      	strb	r2, [r3, #21]
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	e035      	b.n	800e522 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	69ba      	ldr	r2, [r7, #24]
 800e4ba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	699b      	ldr	r3, [r3, #24]
 800e4c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4c4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e4c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e4ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	429a      	cmp	r2, r3
 800e4d0:	d901      	bls.n	800e4d6 <f_read+0x22a>
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	699b      	ldr	r3, [r3, #24]
 800e4e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4e4:	4413      	add	r3, r2
 800e4e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e4ec:	f7fd fce2 	bl	800beb4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e4f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4f4:	4413      	add	r3, r2
 800e4f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	699a      	ldr	r2, [r3, #24]
 800e4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4fe:	441a      	add	r2, r3
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	619a      	str	r2, [r3, #24]
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	681a      	ldr	r2, [r3, #0]
 800e508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e50a:	441a      	add	r2, r3
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	601a      	str	r2, [r3, #0]
 800e510:	687a      	ldr	r2, [r7, #4]
 800e512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e514:	1ad3      	subs	r3, r2, r3
 800e516:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	f47f af01 	bne.w	800e322 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e520:	2300      	movs	r3, #0
}
 800e522:	4618      	mov	r0, r3
 800e524:	3738      	adds	r7, #56	@ 0x38
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}

0800e52a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b086      	sub	sp, #24
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	f107 0208 	add.w	r2, r7, #8
 800e538:	4611      	mov	r1, r2
 800e53a:	4618      	mov	r0, r3
 800e53c:	f7ff fc80 	bl	800de40 <validate>
 800e540:	4603      	mov	r3, r0
 800e542:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e544:	7dfb      	ldrb	r3, [r7, #23]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d168      	bne.n	800e61c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	7d1b      	ldrb	r3, [r3, #20]
 800e54e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e552:	2b00      	cmp	r3, #0
 800e554:	d062      	beq.n	800e61c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	7d1b      	ldrb	r3, [r3, #20]
 800e55a:	b25b      	sxtb	r3, r3
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	da15      	bge.n	800e58c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	7858      	ldrb	r0, [r3, #1]
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	6a1a      	ldr	r2, [r3, #32]
 800e56e:	2301      	movs	r3, #1
 800e570:	f7fd fbe0 	bl	800bd34 <disk_write>
 800e574:	4603      	mov	r3, r0
 800e576:	2b00      	cmp	r3, #0
 800e578:	d001      	beq.n	800e57e <f_sync+0x54>
 800e57a:	2301      	movs	r3, #1
 800e57c:	e04f      	b.n	800e61e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	7d1b      	ldrb	r3, [r3, #20]
 800e582:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e586:	b2da      	uxtb	r2, r3
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e58c:	f7fc fe2e 	bl	800b1ec <get_fattime>
 800e590:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e592:	68ba      	ldr	r2, [r7, #8]
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e598:	4619      	mov	r1, r3
 800e59a:	4610      	mov	r0, r2
 800e59c:	f7fd feb8 	bl	800c310 <move_window>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e5a4:	7dfb      	ldrb	r3, [r7, #23]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d138      	bne.n	800e61c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5ae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	330b      	adds	r3, #11
 800e5b4:	781a      	ldrb	r2, [r3, #0]
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	330b      	adds	r3, #11
 800e5ba:	f042 0220 	orr.w	r2, r2, #32
 800e5be:	b2d2      	uxtb	r2, r2
 800e5c0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	6818      	ldr	r0, [r3, #0]
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	689b      	ldr	r3, [r3, #8]
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	68f9      	ldr	r1, [r7, #12]
 800e5ce:	f7fe fbc2 	bl	800cd56 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	f103 021c 	add.w	r2, r3, #28
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	68db      	ldr	r3, [r3, #12]
 800e5dc:	4619      	mov	r1, r3
 800e5de:	4610      	mov	r0, r2
 800e5e0:	f7fd fc3c 	bl	800be5c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	3316      	adds	r3, #22
 800e5e8:	6939      	ldr	r1, [r7, #16]
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7fd fc36 	bl	800be5c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	3312      	adds	r3, #18
 800e5f4:	2100      	movs	r1, #0
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f7fd fc15 	bl	800be26 <st_word>
					fs->wflag = 1;
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	2201      	movs	r2, #1
 800e600:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e602:	68bb      	ldr	r3, [r7, #8]
 800e604:	4618      	mov	r0, r3
 800e606:	f7fd feb1 	bl	800c36c <sync_fs>
 800e60a:	4603      	mov	r3, r0
 800e60c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	7d1b      	ldrb	r3, [r3, #20]
 800e612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e616:	b2da      	uxtb	r2, r3
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e61c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3718      	adds	r7, #24
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}

0800e626 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b084      	sub	sp, #16
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	f7ff ff7b 	bl	800e52a <f_sync>
 800e634:	4603      	mov	r3, r0
 800e636:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e638:	7bfb      	ldrb	r3, [r7, #15]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d118      	bne.n	800e670 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	f107 0208 	add.w	r2, r7, #8
 800e644:	4611      	mov	r1, r2
 800e646:	4618      	mov	r0, r3
 800e648:	f7ff fbfa 	bl	800de40 <validate>
 800e64c:	4603      	mov	r3, r0
 800e64e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e650:	7bfb      	ldrb	r3, [r7, #15]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d10c      	bne.n	800e670 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	691b      	ldr	r3, [r3, #16]
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7fd fdb4 	bl	800c1c8 <dec_lock>
 800e660:	4603      	mov	r3, r0
 800e662:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e664:	7bfb      	ldrb	r3, [r7, #15]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d102      	bne.n	800e670 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2200      	movs	r2, #0
 800e66e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e670:	7bfb      	ldrb	r3, [r7, #15]
}
 800e672:	4618      	mov	r0, r3
 800e674:	3710      	adds	r7, #16
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
	...

0800e67c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e67c:	b480      	push	{r7}
 800e67e:	b087      	sub	sp, #28
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	4613      	mov	r3, r2
 800e688:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e68a:	2301      	movs	r3, #1
 800e68c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e68e:	2300      	movs	r3, #0
 800e690:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e692:	4b1f      	ldr	r3, [pc, #124]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e694:	7a5b      	ldrb	r3, [r3, #9]
 800e696:	b2db      	uxtb	r3, r3
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d131      	bne.n	800e700 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e69c:	4b1c      	ldr	r3, [pc, #112]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e69e:	7a5b      	ldrb	r3, [r3, #9]
 800e6a0:	b2db      	uxtb	r3, r3
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	4b1a      	ldr	r3, [pc, #104]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6a6:	2100      	movs	r1, #0
 800e6a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e6aa:	4b19      	ldr	r3, [pc, #100]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6ac:	7a5b      	ldrb	r3, [r3, #9]
 800e6ae:	b2db      	uxtb	r3, r3
 800e6b0:	4a17      	ldr	r2, [pc, #92]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6b2:	009b      	lsls	r3, r3, #2
 800e6b4:	4413      	add	r3, r2
 800e6b6:	68fa      	ldr	r2, [r7, #12]
 800e6b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e6ba:	4b15      	ldr	r3, [pc, #84]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6bc:	7a5b      	ldrb	r3, [r3, #9]
 800e6be:	b2db      	uxtb	r3, r3
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	4b13      	ldr	r3, [pc, #76]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6c4:	4413      	add	r3, r2
 800e6c6:	79fa      	ldrb	r2, [r7, #7]
 800e6c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e6ca:	4b11      	ldr	r3, [pc, #68]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6cc:	7a5b      	ldrb	r3, [r3, #9]
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	1c5a      	adds	r2, r3, #1
 800e6d2:	b2d1      	uxtb	r1, r2
 800e6d4:	4a0e      	ldr	r2, [pc, #56]	@ (800e710 <FATFS_LinkDriverEx+0x94>)
 800e6d6:	7251      	strb	r1, [r2, #9]
 800e6d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e6da:	7dbb      	ldrb	r3, [r7, #22]
 800e6dc:	3330      	adds	r3, #48	@ 0x30
 800e6de:	b2da      	uxtb	r2, r3
 800e6e0:	68bb      	ldr	r3, [r7, #8]
 800e6e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e6e4:	68bb      	ldr	r3, [r7, #8]
 800e6e6:	3301      	adds	r3, #1
 800e6e8:	223a      	movs	r2, #58	@ 0x3a
 800e6ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	3302      	adds	r3, #2
 800e6f0:	222f      	movs	r2, #47	@ 0x2f
 800e6f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	3303      	adds	r3, #3
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e700:	7dfb      	ldrb	r3, [r7, #23]
}
 800e702:	4618      	mov	r0, r3
 800e704:	371c      	adds	r7, #28
 800e706:	46bd      	mov	sp, r7
 800e708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70c:	4770      	bx	lr
 800e70e:	bf00      	nop
 800e710:	2000286c 	.word	0x2000286c

0800e714 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b082      	sub	sp, #8
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e71e:	2200      	movs	r2, #0
 800e720:	6839      	ldr	r1, [r7, #0]
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f7ff ffaa 	bl	800e67c <FATFS_LinkDriverEx>
 800e728:	4603      	mov	r3, r0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3708      	adds	r7, #8
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}
	...

0800e734 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e734:	b480      	push	{r7}
 800e736:	b085      	sub	sp, #20
 800e738:	af00      	add	r7, sp, #0
 800e73a:	4603      	mov	r3, r0
 800e73c:	6039      	str	r1, [r7, #0]
 800e73e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e740:	88fb      	ldrh	r3, [r7, #6]
 800e742:	2b7f      	cmp	r3, #127	@ 0x7f
 800e744:	d802      	bhi.n	800e74c <ff_convert+0x18>
		c = chr;
 800e746:	88fb      	ldrh	r3, [r7, #6]
 800e748:	81fb      	strh	r3, [r7, #14]
 800e74a:	e025      	b.n	800e798 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	2b00      	cmp	r3, #0
 800e750:	d00b      	beq.n	800e76a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e752:	88fb      	ldrh	r3, [r7, #6]
 800e754:	2bff      	cmp	r3, #255	@ 0xff
 800e756:	d805      	bhi.n	800e764 <ff_convert+0x30>
 800e758:	88fb      	ldrh	r3, [r7, #6]
 800e75a:	3b80      	subs	r3, #128	@ 0x80
 800e75c:	4a12      	ldr	r2, [pc, #72]	@ (800e7a8 <ff_convert+0x74>)
 800e75e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e762:	e000      	b.n	800e766 <ff_convert+0x32>
 800e764:	2300      	movs	r3, #0
 800e766:	81fb      	strh	r3, [r7, #14]
 800e768:	e016      	b.n	800e798 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800e76a:	2300      	movs	r3, #0
 800e76c:	81fb      	strh	r3, [r7, #14]
 800e76e:	e009      	b.n	800e784 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e770:	89fb      	ldrh	r3, [r7, #14]
 800e772:	4a0d      	ldr	r2, [pc, #52]	@ (800e7a8 <ff_convert+0x74>)
 800e774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e778:	88fa      	ldrh	r2, [r7, #6]
 800e77a:	429a      	cmp	r2, r3
 800e77c:	d006      	beq.n	800e78c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e77e:	89fb      	ldrh	r3, [r7, #14]
 800e780:	3301      	adds	r3, #1
 800e782:	81fb      	strh	r3, [r7, #14]
 800e784:	89fb      	ldrh	r3, [r7, #14]
 800e786:	2b7f      	cmp	r3, #127	@ 0x7f
 800e788:	d9f2      	bls.n	800e770 <ff_convert+0x3c>
 800e78a:	e000      	b.n	800e78e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e78c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e78e:	89fb      	ldrh	r3, [r7, #14]
 800e790:	3380      	adds	r3, #128	@ 0x80
 800e792:	b29b      	uxth	r3, r3
 800e794:	b2db      	uxtb	r3, r3
 800e796:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e798:	89fb      	ldrh	r3, [r7, #14]
}
 800e79a:	4618      	mov	r0, r3
 800e79c:	3714      	adds	r7, #20
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a4:	4770      	bx	lr
 800e7a6:	bf00      	nop
 800e7a8:	080122b8 	.word	0x080122b8

0800e7ac <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e7ac:	b480      	push	{r7}
 800e7ae:	b087      	sub	sp, #28
 800e7b0:	af00      	add	r7, sp, #0
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e7b6:	88fb      	ldrh	r3, [r7, #6]
 800e7b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e7bc:	d201      	bcs.n	800e7c2 <ff_wtoupper+0x16>
 800e7be:	4b3e      	ldr	r3, [pc, #248]	@ (800e8b8 <ff_wtoupper+0x10c>)
 800e7c0:	e000      	b.n	800e7c4 <ff_wtoupper+0x18>
 800e7c2:	4b3e      	ldr	r3, [pc, #248]	@ (800e8bc <ff_wtoupper+0x110>)
 800e7c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	1c9a      	adds	r2, r3, #2
 800e7ca:	617a      	str	r2, [r7, #20]
 800e7cc:	881b      	ldrh	r3, [r3, #0]
 800e7ce:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e7d0:	8a7b      	ldrh	r3, [r7, #18]
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d068      	beq.n	800e8a8 <ff_wtoupper+0xfc>
 800e7d6:	88fa      	ldrh	r2, [r7, #6]
 800e7d8:	8a7b      	ldrh	r3, [r7, #18]
 800e7da:	429a      	cmp	r2, r3
 800e7dc:	d364      	bcc.n	800e8a8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e7de:	697b      	ldr	r3, [r7, #20]
 800e7e0:	1c9a      	adds	r2, r3, #2
 800e7e2:	617a      	str	r2, [r7, #20]
 800e7e4:	881b      	ldrh	r3, [r3, #0]
 800e7e6:	823b      	strh	r3, [r7, #16]
 800e7e8:	8a3b      	ldrh	r3, [r7, #16]
 800e7ea:	0a1b      	lsrs	r3, r3, #8
 800e7ec:	81fb      	strh	r3, [r7, #14]
 800e7ee:	8a3b      	ldrh	r3, [r7, #16]
 800e7f0:	b2db      	uxtb	r3, r3
 800e7f2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e7f4:	88fa      	ldrh	r2, [r7, #6]
 800e7f6:	8a79      	ldrh	r1, [r7, #18]
 800e7f8:	8a3b      	ldrh	r3, [r7, #16]
 800e7fa:	440b      	add	r3, r1
 800e7fc:	429a      	cmp	r2, r3
 800e7fe:	da49      	bge.n	800e894 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e800:	89fb      	ldrh	r3, [r7, #14]
 800e802:	2b08      	cmp	r3, #8
 800e804:	d84f      	bhi.n	800e8a6 <ff_wtoupper+0xfa>
 800e806:	a201      	add	r2, pc, #4	@ (adr r2, 800e80c <ff_wtoupper+0x60>)
 800e808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e80c:	0800e831 	.word	0x0800e831
 800e810:	0800e843 	.word	0x0800e843
 800e814:	0800e859 	.word	0x0800e859
 800e818:	0800e861 	.word	0x0800e861
 800e81c:	0800e869 	.word	0x0800e869
 800e820:	0800e871 	.word	0x0800e871
 800e824:	0800e879 	.word	0x0800e879
 800e828:	0800e881 	.word	0x0800e881
 800e82c:	0800e889 	.word	0x0800e889
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e830:	88fa      	ldrh	r2, [r7, #6]
 800e832:	8a7b      	ldrh	r3, [r7, #18]
 800e834:	1ad3      	subs	r3, r2, r3
 800e836:	005b      	lsls	r3, r3, #1
 800e838:	697a      	ldr	r2, [r7, #20]
 800e83a:	4413      	add	r3, r2
 800e83c:	881b      	ldrh	r3, [r3, #0]
 800e83e:	80fb      	strh	r3, [r7, #6]
 800e840:	e027      	b.n	800e892 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e842:	88fa      	ldrh	r2, [r7, #6]
 800e844:	8a7b      	ldrh	r3, [r7, #18]
 800e846:	1ad3      	subs	r3, r2, r3
 800e848:	b29b      	uxth	r3, r3
 800e84a:	f003 0301 	and.w	r3, r3, #1
 800e84e:	b29b      	uxth	r3, r3
 800e850:	88fa      	ldrh	r2, [r7, #6]
 800e852:	1ad3      	subs	r3, r2, r3
 800e854:	80fb      	strh	r3, [r7, #6]
 800e856:	e01c      	b.n	800e892 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e858:	88fb      	ldrh	r3, [r7, #6]
 800e85a:	3b10      	subs	r3, #16
 800e85c:	80fb      	strh	r3, [r7, #6]
 800e85e:	e018      	b.n	800e892 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e860:	88fb      	ldrh	r3, [r7, #6]
 800e862:	3b20      	subs	r3, #32
 800e864:	80fb      	strh	r3, [r7, #6]
 800e866:	e014      	b.n	800e892 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e868:	88fb      	ldrh	r3, [r7, #6]
 800e86a:	3b30      	subs	r3, #48	@ 0x30
 800e86c:	80fb      	strh	r3, [r7, #6]
 800e86e:	e010      	b.n	800e892 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e870:	88fb      	ldrh	r3, [r7, #6]
 800e872:	3b1a      	subs	r3, #26
 800e874:	80fb      	strh	r3, [r7, #6]
 800e876:	e00c      	b.n	800e892 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e878:	88fb      	ldrh	r3, [r7, #6]
 800e87a:	3308      	adds	r3, #8
 800e87c:	80fb      	strh	r3, [r7, #6]
 800e87e:	e008      	b.n	800e892 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e880:	88fb      	ldrh	r3, [r7, #6]
 800e882:	3b50      	subs	r3, #80	@ 0x50
 800e884:	80fb      	strh	r3, [r7, #6]
 800e886:	e004      	b.n	800e892 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e888:	88fb      	ldrh	r3, [r7, #6]
 800e88a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800e88e:	80fb      	strh	r3, [r7, #6]
 800e890:	bf00      	nop
			}
			break;
 800e892:	e008      	b.n	800e8a6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e894:	89fb      	ldrh	r3, [r7, #14]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d195      	bne.n	800e7c6 <ff_wtoupper+0x1a>
 800e89a:	8a3b      	ldrh	r3, [r7, #16]
 800e89c:	005b      	lsls	r3, r3, #1
 800e89e:	697a      	ldr	r2, [r7, #20]
 800e8a0:	4413      	add	r3, r2
 800e8a2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e8a4:	e78f      	b.n	800e7c6 <ff_wtoupper+0x1a>
			break;
 800e8a6:	bf00      	nop
	}

	return chr;
 800e8a8:	88fb      	ldrh	r3, [r7, #6]
}
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	371c      	adds	r7, #28
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	080123b8 	.word	0x080123b8
 800e8bc:	080125ac 	.word	0x080125ac

0800e8c0 <sulp>:
 800e8c0:	b570      	push	{r4, r5, r6, lr}
 800e8c2:	4604      	mov	r4, r0
 800e8c4:	460d      	mov	r5, r1
 800e8c6:	ec45 4b10 	vmov	d0, r4, r5
 800e8ca:	4616      	mov	r6, r2
 800e8cc:	f002 f856 	bl	801097c <__ulp>
 800e8d0:	ec51 0b10 	vmov	r0, r1, d0
 800e8d4:	b17e      	cbz	r6, 800e8f6 <sulp+0x36>
 800e8d6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e8da:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	dd09      	ble.n	800e8f6 <sulp+0x36>
 800e8e2:	051b      	lsls	r3, r3, #20
 800e8e4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e8e8:	2400      	movs	r4, #0
 800e8ea:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e8ee:	4622      	mov	r2, r4
 800e8f0:	462b      	mov	r3, r5
 800e8f2:	f7f1 fea1 	bl	8000638 <__aeabi_dmul>
 800e8f6:	ec41 0b10 	vmov	d0, r0, r1
 800e8fa:	bd70      	pop	{r4, r5, r6, pc}
 800e8fc:	0000      	movs	r0, r0
	...

0800e900 <_strtod_l>:
 800e900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e904:	b09f      	sub	sp, #124	@ 0x7c
 800e906:	460c      	mov	r4, r1
 800e908:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e90a:	2200      	movs	r2, #0
 800e90c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e90e:	9005      	str	r0, [sp, #20]
 800e910:	f04f 0a00 	mov.w	sl, #0
 800e914:	f04f 0b00 	mov.w	fp, #0
 800e918:	460a      	mov	r2, r1
 800e91a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e91c:	7811      	ldrb	r1, [r2, #0]
 800e91e:	292b      	cmp	r1, #43	@ 0x2b
 800e920:	d04a      	beq.n	800e9b8 <_strtod_l+0xb8>
 800e922:	d838      	bhi.n	800e996 <_strtod_l+0x96>
 800e924:	290d      	cmp	r1, #13
 800e926:	d832      	bhi.n	800e98e <_strtod_l+0x8e>
 800e928:	2908      	cmp	r1, #8
 800e92a:	d832      	bhi.n	800e992 <_strtod_l+0x92>
 800e92c:	2900      	cmp	r1, #0
 800e92e:	d03b      	beq.n	800e9a8 <_strtod_l+0xa8>
 800e930:	2200      	movs	r2, #0
 800e932:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e934:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e936:	782a      	ldrb	r2, [r5, #0]
 800e938:	2a30      	cmp	r2, #48	@ 0x30
 800e93a:	f040 80b3 	bne.w	800eaa4 <_strtod_l+0x1a4>
 800e93e:	786a      	ldrb	r2, [r5, #1]
 800e940:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e944:	2a58      	cmp	r2, #88	@ 0x58
 800e946:	d16e      	bne.n	800ea26 <_strtod_l+0x126>
 800e948:	9302      	str	r3, [sp, #8]
 800e94a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e94c:	9301      	str	r3, [sp, #4]
 800e94e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e950:	9300      	str	r3, [sp, #0]
 800e952:	4a8e      	ldr	r2, [pc, #568]	@ (800eb8c <_strtod_l+0x28c>)
 800e954:	9805      	ldr	r0, [sp, #20]
 800e956:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e958:	a919      	add	r1, sp, #100	@ 0x64
 800e95a:	f001 f909 	bl	800fb70 <__gethex>
 800e95e:	f010 060f 	ands.w	r6, r0, #15
 800e962:	4604      	mov	r4, r0
 800e964:	d005      	beq.n	800e972 <_strtod_l+0x72>
 800e966:	2e06      	cmp	r6, #6
 800e968:	d128      	bne.n	800e9bc <_strtod_l+0xbc>
 800e96a:	3501      	adds	r5, #1
 800e96c:	2300      	movs	r3, #0
 800e96e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e970:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e972:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e974:	2b00      	cmp	r3, #0
 800e976:	f040 858e 	bne.w	800f496 <_strtod_l+0xb96>
 800e97a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e97c:	b1cb      	cbz	r3, 800e9b2 <_strtod_l+0xb2>
 800e97e:	4652      	mov	r2, sl
 800e980:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e984:	ec43 2b10 	vmov	d0, r2, r3
 800e988:	b01f      	add	sp, #124	@ 0x7c
 800e98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e98e:	2920      	cmp	r1, #32
 800e990:	d1ce      	bne.n	800e930 <_strtod_l+0x30>
 800e992:	3201      	adds	r2, #1
 800e994:	e7c1      	b.n	800e91a <_strtod_l+0x1a>
 800e996:	292d      	cmp	r1, #45	@ 0x2d
 800e998:	d1ca      	bne.n	800e930 <_strtod_l+0x30>
 800e99a:	2101      	movs	r1, #1
 800e99c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e99e:	1c51      	adds	r1, r2, #1
 800e9a0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e9a2:	7852      	ldrb	r2, [r2, #1]
 800e9a4:	2a00      	cmp	r2, #0
 800e9a6:	d1c5      	bne.n	800e934 <_strtod_l+0x34>
 800e9a8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e9aa:	9419      	str	r4, [sp, #100]	@ 0x64
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	f040 8570 	bne.w	800f492 <_strtod_l+0xb92>
 800e9b2:	4652      	mov	r2, sl
 800e9b4:	465b      	mov	r3, fp
 800e9b6:	e7e5      	b.n	800e984 <_strtod_l+0x84>
 800e9b8:	2100      	movs	r1, #0
 800e9ba:	e7ef      	b.n	800e99c <_strtod_l+0x9c>
 800e9bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e9be:	b13a      	cbz	r2, 800e9d0 <_strtod_l+0xd0>
 800e9c0:	2135      	movs	r1, #53	@ 0x35
 800e9c2:	a81c      	add	r0, sp, #112	@ 0x70
 800e9c4:	f002 f8d4 	bl	8010b70 <__copybits>
 800e9c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9ca:	9805      	ldr	r0, [sp, #20]
 800e9cc:	f001 fca2 	bl	8010314 <_Bfree>
 800e9d0:	3e01      	subs	r6, #1
 800e9d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e9d4:	2e04      	cmp	r6, #4
 800e9d6:	d806      	bhi.n	800e9e6 <_strtod_l+0xe6>
 800e9d8:	e8df f006 	tbb	[pc, r6]
 800e9dc:	201d0314 	.word	0x201d0314
 800e9e0:	14          	.byte	0x14
 800e9e1:	00          	.byte	0x00
 800e9e2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e9e6:	05e1      	lsls	r1, r4, #23
 800e9e8:	bf48      	it	mi
 800e9ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e9ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e9f2:	0d1b      	lsrs	r3, r3, #20
 800e9f4:	051b      	lsls	r3, r3, #20
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d1bb      	bne.n	800e972 <_strtod_l+0x72>
 800e9fa:	f000 ffbb 	bl	800f974 <__errno>
 800e9fe:	2322      	movs	r3, #34	@ 0x22
 800ea00:	6003      	str	r3, [r0, #0]
 800ea02:	e7b6      	b.n	800e972 <_strtod_l+0x72>
 800ea04:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ea08:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ea0c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ea10:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ea14:	e7e7      	b.n	800e9e6 <_strtod_l+0xe6>
 800ea16:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800eb94 <_strtod_l+0x294>
 800ea1a:	e7e4      	b.n	800e9e6 <_strtod_l+0xe6>
 800ea1c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ea20:	f04f 3aff 	mov.w	sl, #4294967295
 800ea24:	e7df      	b.n	800e9e6 <_strtod_l+0xe6>
 800ea26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea28:	1c5a      	adds	r2, r3, #1
 800ea2a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea2c:	785b      	ldrb	r3, [r3, #1]
 800ea2e:	2b30      	cmp	r3, #48	@ 0x30
 800ea30:	d0f9      	beq.n	800ea26 <_strtod_l+0x126>
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d09d      	beq.n	800e972 <_strtod_l+0x72>
 800ea36:	2301      	movs	r3, #1
 800ea38:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea3c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea3e:	2300      	movs	r3, #0
 800ea40:	9308      	str	r3, [sp, #32]
 800ea42:	930a      	str	r3, [sp, #40]	@ 0x28
 800ea44:	461f      	mov	r7, r3
 800ea46:	220a      	movs	r2, #10
 800ea48:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ea4a:	7805      	ldrb	r5, [r0, #0]
 800ea4c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ea50:	b2d9      	uxtb	r1, r3
 800ea52:	2909      	cmp	r1, #9
 800ea54:	d928      	bls.n	800eaa8 <_strtod_l+0x1a8>
 800ea56:	494e      	ldr	r1, [pc, #312]	@ (800eb90 <_strtod_l+0x290>)
 800ea58:	2201      	movs	r2, #1
 800ea5a:	f000 ff33 	bl	800f8c4 <strncmp>
 800ea5e:	2800      	cmp	r0, #0
 800ea60:	d032      	beq.n	800eac8 <_strtod_l+0x1c8>
 800ea62:	2000      	movs	r0, #0
 800ea64:	462a      	mov	r2, r5
 800ea66:	4681      	mov	r9, r0
 800ea68:	463d      	mov	r5, r7
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2a65      	cmp	r2, #101	@ 0x65
 800ea6e:	d001      	beq.n	800ea74 <_strtod_l+0x174>
 800ea70:	2a45      	cmp	r2, #69	@ 0x45
 800ea72:	d114      	bne.n	800ea9e <_strtod_l+0x19e>
 800ea74:	b91d      	cbnz	r5, 800ea7e <_strtod_l+0x17e>
 800ea76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea78:	4302      	orrs	r2, r0
 800ea7a:	d095      	beq.n	800e9a8 <_strtod_l+0xa8>
 800ea7c:	2500      	movs	r5, #0
 800ea7e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ea80:	1c62      	adds	r2, r4, #1
 800ea82:	9219      	str	r2, [sp, #100]	@ 0x64
 800ea84:	7862      	ldrb	r2, [r4, #1]
 800ea86:	2a2b      	cmp	r2, #43	@ 0x2b
 800ea88:	d077      	beq.n	800eb7a <_strtod_l+0x27a>
 800ea8a:	2a2d      	cmp	r2, #45	@ 0x2d
 800ea8c:	d07b      	beq.n	800eb86 <_strtod_l+0x286>
 800ea8e:	f04f 0c00 	mov.w	ip, #0
 800ea92:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ea96:	2909      	cmp	r1, #9
 800ea98:	f240 8082 	bls.w	800eba0 <_strtod_l+0x2a0>
 800ea9c:	9419      	str	r4, [sp, #100]	@ 0x64
 800ea9e:	f04f 0800 	mov.w	r8, #0
 800eaa2:	e0a2      	b.n	800ebea <_strtod_l+0x2ea>
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	e7c7      	b.n	800ea38 <_strtod_l+0x138>
 800eaa8:	2f08      	cmp	r7, #8
 800eaaa:	bfd5      	itete	le
 800eaac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800eaae:	9908      	ldrgt	r1, [sp, #32]
 800eab0:	fb02 3301 	mlale	r3, r2, r1, r3
 800eab4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800eab8:	f100 0001 	add.w	r0, r0, #1
 800eabc:	bfd4      	ite	le
 800eabe:	930a      	strle	r3, [sp, #40]	@ 0x28
 800eac0:	9308      	strgt	r3, [sp, #32]
 800eac2:	3701      	adds	r7, #1
 800eac4:	9019      	str	r0, [sp, #100]	@ 0x64
 800eac6:	e7bf      	b.n	800ea48 <_strtod_l+0x148>
 800eac8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eaca:	1c5a      	adds	r2, r3, #1
 800eacc:	9219      	str	r2, [sp, #100]	@ 0x64
 800eace:	785a      	ldrb	r2, [r3, #1]
 800ead0:	b37f      	cbz	r7, 800eb32 <_strtod_l+0x232>
 800ead2:	4681      	mov	r9, r0
 800ead4:	463d      	mov	r5, r7
 800ead6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800eada:	2b09      	cmp	r3, #9
 800eadc:	d912      	bls.n	800eb04 <_strtod_l+0x204>
 800eade:	2301      	movs	r3, #1
 800eae0:	e7c4      	b.n	800ea6c <_strtod_l+0x16c>
 800eae2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eae4:	1c5a      	adds	r2, r3, #1
 800eae6:	9219      	str	r2, [sp, #100]	@ 0x64
 800eae8:	785a      	ldrb	r2, [r3, #1]
 800eaea:	3001      	adds	r0, #1
 800eaec:	2a30      	cmp	r2, #48	@ 0x30
 800eaee:	d0f8      	beq.n	800eae2 <_strtod_l+0x1e2>
 800eaf0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800eaf4:	2b08      	cmp	r3, #8
 800eaf6:	f200 84d3 	bhi.w	800f4a0 <_strtod_l+0xba0>
 800eafa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eafc:	930c      	str	r3, [sp, #48]	@ 0x30
 800eafe:	4681      	mov	r9, r0
 800eb00:	2000      	movs	r0, #0
 800eb02:	4605      	mov	r5, r0
 800eb04:	3a30      	subs	r2, #48	@ 0x30
 800eb06:	f100 0301 	add.w	r3, r0, #1
 800eb0a:	d02a      	beq.n	800eb62 <_strtod_l+0x262>
 800eb0c:	4499      	add	r9, r3
 800eb0e:	eb00 0c05 	add.w	ip, r0, r5
 800eb12:	462b      	mov	r3, r5
 800eb14:	210a      	movs	r1, #10
 800eb16:	4563      	cmp	r3, ip
 800eb18:	d10d      	bne.n	800eb36 <_strtod_l+0x236>
 800eb1a:	1c69      	adds	r1, r5, #1
 800eb1c:	4401      	add	r1, r0
 800eb1e:	4428      	add	r0, r5
 800eb20:	2808      	cmp	r0, #8
 800eb22:	dc16      	bgt.n	800eb52 <_strtod_l+0x252>
 800eb24:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800eb26:	230a      	movs	r3, #10
 800eb28:	fb03 2300 	mla	r3, r3, r0, r2
 800eb2c:	930a      	str	r3, [sp, #40]	@ 0x28
 800eb2e:	2300      	movs	r3, #0
 800eb30:	e018      	b.n	800eb64 <_strtod_l+0x264>
 800eb32:	4638      	mov	r0, r7
 800eb34:	e7da      	b.n	800eaec <_strtod_l+0x1ec>
 800eb36:	2b08      	cmp	r3, #8
 800eb38:	f103 0301 	add.w	r3, r3, #1
 800eb3c:	dc03      	bgt.n	800eb46 <_strtod_l+0x246>
 800eb3e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800eb40:	434e      	muls	r6, r1
 800eb42:	960a      	str	r6, [sp, #40]	@ 0x28
 800eb44:	e7e7      	b.n	800eb16 <_strtod_l+0x216>
 800eb46:	2b10      	cmp	r3, #16
 800eb48:	bfde      	ittt	le
 800eb4a:	9e08      	ldrle	r6, [sp, #32]
 800eb4c:	434e      	mulle	r6, r1
 800eb4e:	9608      	strle	r6, [sp, #32]
 800eb50:	e7e1      	b.n	800eb16 <_strtod_l+0x216>
 800eb52:	280f      	cmp	r0, #15
 800eb54:	dceb      	bgt.n	800eb2e <_strtod_l+0x22e>
 800eb56:	9808      	ldr	r0, [sp, #32]
 800eb58:	230a      	movs	r3, #10
 800eb5a:	fb03 2300 	mla	r3, r3, r0, r2
 800eb5e:	9308      	str	r3, [sp, #32]
 800eb60:	e7e5      	b.n	800eb2e <_strtod_l+0x22e>
 800eb62:	4629      	mov	r1, r5
 800eb64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eb66:	1c50      	adds	r0, r2, #1
 800eb68:	9019      	str	r0, [sp, #100]	@ 0x64
 800eb6a:	7852      	ldrb	r2, [r2, #1]
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	460d      	mov	r5, r1
 800eb70:	e7b1      	b.n	800ead6 <_strtod_l+0x1d6>
 800eb72:	f04f 0900 	mov.w	r9, #0
 800eb76:	2301      	movs	r3, #1
 800eb78:	e77d      	b.n	800ea76 <_strtod_l+0x176>
 800eb7a:	f04f 0c00 	mov.w	ip, #0
 800eb7e:	1ca2      	adds	r2, r4, #2
 800eb80:	9219      	str	r2, [sp, #100]	@ 0x64
 800eb82:	78a2      	ldrb	r2, [r4, #2]
 800eb84:	e785      	b.n	800ea92 <_strtod_l+0x192>
 800eb86:	f04f 0c01 	mov.w	ip, #1
 800eb8a:	e7f8      	b.n	800eb7e <_strtod_l+0x27e>
 800eb8c:	0801268c 	.word	0x0801268c
 800eb90:	08012668 	.word	0x08012668
 800eb94:	7ff00000 	.word	0x7ff00000
 800eb98:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eb9a:	1c51      	adds	r1, r2, #1
 800eb9c:	9119      	str	r1, [sp, #100]	@ 0x64
 800eb9e:	7852      	ldrb	r2, [r2, #1]
 800eba0:	2a30      	cmp	r2, #48	@ 0x30
 800eba2:	d0f9      	beq.n	800eb98 <_strtod_l+0x298>
 800eba4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800eba8:	2908      	cmp	r1, #8
 800ebaa:	f63f af78 	bhi.w	800ea9e <_strtod_l+0x19e>
 800ebae:	3a30      	subs	r2, #48	@ 0x30
 800ebb0:	920e      	str	r2, [sp, #56]	@ 0x38
 800ebb2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ebb4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ebb6:	f04f 080a 	mov.w	r8, #10
 800ebba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ebbc:	1c56      	adds	r6, r2, #1
 800ebbe:	9619      	str	r6, [sp, #100]	@ 0x64
 800ebc0:	7852      	ldrb	r2, [r2, #1]
 800ebc2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ebc6:	f1be 0f09 	cmp.w	lr, #9
 800ebca:	d939      	bls.n	800ec40 <_strtod_l+0x340>
 800ebcc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ebce:	1a76      	subs	r6, r6, r1
 800ebd0:	2e08      	cmp	r6, #8
 800ebd2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ebd6:	dc03      	bgt.n	800ebe0 <_strtod_l+0x2e0>
 800ebd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ebda:	4588      	cmp	r8, r1
 800ebdc:	bfa8      	it	ge
 800ebde:	4688      	movge	r8, r1
 800ebe0:	f1bc 0f00 	cmp.w	ip, #0
 800ebe4:	d001      	beq.n	800ebea <_strtod_l+0x2ea>
 800ebe6:	f1c8 0800 	rsb	r8, r8, #0
 800ebea:	2d00      	cmp	r5, #0
 800ebec:	d14e      	bne.n	800ec8c <_strtod_l+0x38c>
 800ebee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ebf0:	4308      	orrs	r0, r1
 800ebf2:	f47f aebe 	bne.w	800e972 <_strtod_l+0x72>
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	f47f aed6 	bne.w	800e9a8 <_strtod_l+0xa8>
 800ebfc:	2a69      	cmp	r2, #105	@ 0x69
 800ebfe:	d028      	beq.n	800ec52 <_strtod_l+0x352>
 800ec00:	dc25      	bgt.n	800ec4e <_strtod_l+0x34e>
 800ec02:	2a49      	cmp	r2, #73	@ 0x49
 800ec04:	d025      	beq.n	800ec52 <_strtod_l+0x352>
 800ec06:	2a4e      	cmp	r2, #78	@ 0x4e
 800ec08:	f47f aece 	bne.w	800e9a8 <_strtod_l+0xa8>
 800ec0c:	499b      	ldr	r1, [pc, #620]	@ (800ee7c <_strtod_l+0x57c>)
 800ec0e:	a819      	add	r0, sp, #100	@ 0x64
 800ec10:	f001 f9d0 	bl	800ffb4 <__match>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	f43f aec7 	beq.w	800e9a8 <_strtod_l+0xa8>
 800ec1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	2b28      	cmp	r3, #40	@ 0x28
 800ec20:	d12e      	bne.n	800ec80 <_strtod_l+0x380>
 800ec22:	4997      	ldr	r1, [pc, #604]	@ (800ee80 <_strtod_l+0x580>)
 800ec24:	aa1c      	add	r2, sp, #112	@ 0x70
 800ec26:	a819      	add	r0, sp, #100	@ 0x64
 800ec28:	f001 f9d8 	bl	800ffdc <__hexnan>
 800ec2c:	2805      	cmp	r0, #5
 800ec2e:	d127      	bne.n	800ec80 <_strtod_l+0x380>
 800ec30:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ec32:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ec36:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ec3a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ec3e:	e698      	b.n	800e972 <_strtod_l+0x72>
 800ec40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ec42:	fb08 2101 	mla	r1, r8, r1, r2
 800ec46:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ec4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ec4c:	e7b5      	b.n	800ebba <_strtod_l+0x2ba>
 800ec4e:	2a6e      	cmp	r2, #110	@ 0x6e
 800ec50:	e7da      	b.n	800ec08 <_strtod_l+0x308>
 800ec52:	498c      	ldr	r1, [pc, #560]	@ (800ee84 <_strtod_l+0x584>)
 800ec54:	a819      	add	r0, sp, #100	@ 0x64
 800ec56:	f001 f9ad 	bl	800ffb4 <__match>
 800ec5a:	2800      	cmp	r0, #0
 800ec5c:	f43f aea4 	beq.w	800e9a8 <_strtod_l+0xa8>
 800ec60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec62:	4989      	ldr	r1, [pc, #548]	@ (800ee88 <_strtod_l+0x588>)
 800ec64:	3b01      	subs	r3, #1
 800ec66:	a819      	add	r0, sp, #100	@ 0x64
 800ec68:	9319      	str	r3, [sp, #100]	@ 0x64
 800ec6a:	f001 f9a3 	bl	800ffb4 <__match>
 800ec6e:	b910      	cbnz	r0, 800ec76 <_strtod_l+0x376>
 800ec70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ec72:	3301      	adds	r3, #1
 800ec74:	9319      	str	r3, [sp, #100]	@ 0x64
 800ec76:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ee98 <_strtod_l+0x598>
 800ec7a:	f04f 0a00 	mov.w	sl, #0
 800ec7e:	e678      	b.n	800e972 <_strtod_l+0x72>
 800ec80:	4882      	ldr	r0, [pc, #520]	@ (800ee8c <_strtod_l+0x58c>)
 800ec82:	f000 feb5 	bl	800f9f0 <nan>
 800ec86:	ec5b ab10 	vmov	sl, fp, d0
 800ec8a:	e672      	b.n	800e972 <_strtod_l+0x72>
 800ec8c:	eba8 0309 	sub.w	r3, r8, r9
 800ec90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ec92:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec94:	2f00      	cmp	r7, #0
 800ec96:	bf08      	it	eq
 800ec98:	462f      	moveq	r7, r5
 800ec9a:	2d10      	cmp	r5, #16
 800ec9c:	462c      	mov	r4, r5
 800ec9e:	bfa8      	it	ge
 800eca0:	2410      	movge	r4, #16
 800eca2:	f7f1 fc4f 	bl	8000544 <__aeabi_ui2d>
 800eca6:	2d09      	cmp	r5, #9
 800eca8:	4682      	mov	sl, r0
 800ecaa:	468b      	mov	fp, r1
 800ecac:	dc13      	bgt.n	800ecd6 <_strtod_l+0x3d6>
 800ecae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	f43f ae5e 	beq.w	800e972 <_strtod_l+0x72>
 800ecb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecb8:	dd78      	ble.n	800edac <_strtod_l+0x4ac>
 800ecba:	2b16      	cmp	r3, #22
 800ecbc:	dc5f      	bgt.n	800ed7e <_strtod_l+0x47e>
 800ecbe:	4974      	ldr	r1, [pc, #464]	@ (800ee90 <_strtod_l+0x590>)
 800ecc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ecc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecc8:	4652      	mov	r2, sl
 800ecca:	465b      	mov	r3, fp
 800eccc:	f7f1 fcb4 	bl	8000638 <__aeabi_dmul>
 800ecd0:	4682      	mov	sl, r0
 800ecd2:	468b      	mov	fp, r1
 800ecd4:	e64d      	b.n	800e972 <_strtod_l+0x72>
 800ecd6:	4b6e      	ldr	r3, [pc, #440]	@ (800ee90 <_strtod_l+0x590>)
 800ecd8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ecdc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ece0:	f7f1 fcaa 	bl	8000638 <__aeabi_dmul>
 800ece4:	4682      	mov	sl, r0
 800ece6:	9808      	ldr	r0, [sp, #32]
 800ece8:	468b      	mov	fp, r1
 800ecea:	f7f1 fc2b 	bl	8000544 <__aeabi_ui2d>
 800ecee:	4602      	mov	r2, r0
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	4650      	mov	r0, sl
 800ecf4:	4659      	mov	r1, fp
 800ecf6:	f7f1 fae9 	bl	80002cc <__adddf3>
 800ecfa:	2d0f      	cmp	r5, #15
 800ecfc:	4682      	mov	sl, r0
 800ecfe:	468b      	mov	fp, r1
 800ed00:	ddd5      	ble.n	800ecae <_strtod_l+0x3ae>
 800ed02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed04:	1b2c      	subs	r4, r5, r4
 800ed06:	441c      	add	r4, r3
 800ed08:	2c00      	cmp	r4, #0
 800ed0a:	f340 8096 	ble.w	800ee3a <_strtod_l+0x53a>
 800ed0e:	f014 030f 	ands.w	r3, r4, #15
 800ed12:	d00a      	beq.n	800ed2a <_strtod_l+0x42a>
 800ed14:	495e      	ldr	r1, [pc, #376]	@ (800ee90 <_strtod_l+0x590>)
 800ed16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ed1a:	4652      	mov	r2, sl
 800ed1c:	465b      	mov	r3, fp
 800ed1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed22:	f7f1 fc89 	bl	8000638 <__aeabi_dmul>
 800ed26:	4682      	mov	sl, r0
 800ed28:	468b      	mov	fp, r1
 800ed2a:	f034 040f 	bics.w	r4, r4, #15
 800ed2e:	d073      	beq.n	800ee18 <_strtod_l+0x518>
 800ed30:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ed34:	dd48      	ble.n	800edc8 <_strtod_l+0x4c8>
 800ed36:	2400      	movs	r4, #0
 800ed38:	46a0      	mov	r8, r4
 800ed3a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ed3c:	46a1      	mov	r9, r4
 800ed3e:	9a05      	ldr	r2, [sp, #20]
 800ed40:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ee98 <_strtod_l+0x598>
 800ed44:	2322      	movs	r3, #34	@ 0x22
 800ed46:	6013      	str	r3, [r2, #0]
 800ed48:	f04f 0a00 	mov.w	sl, #0
 800ed4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	f43f ae0f 	beq.w	800e972 <_strtod_l+0x72>
 800ed54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed56:	9805      	ldr	r0, [sp, #20]
 800ed58:	f001 fadc 	bl	8010314 <_Bfree>
 800ed5c:	9805      	ldr	r0, [sp, #20]
 800ed5e:	4649      	mov	r1, r9
 800ed60:	f001 fad8 	bl	8010314 <_Bfree>
 800ed64:	9805      	ldr	r0, [sp, #20]
 800ed66:	4641      	mov	r1, r8
 800ed68:	f001 fad4 	bl	8010314 <_Bfree>
 800ed6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ed6e:	9805      	ldr	r0, [sp, #20]
 800ed70:	f001 fad0 	bl	8010314 <_Bfree>
 800ed74:	9805      	ldr	r0, [sp, #20]
 800ed76:	4621      	mov	r1, r4
 800ed78:	f001 facc 	bl	8010314 <_Bfree>
 800ed7c:	e5f9      	b.n	800e972 <_strtod_l+0x72>
 800ed7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed80:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ed84:	4293      	cmp	r3, r2
 800ed86:	dbbc      	blt.n	800ed02 <_strtod_l+0x402>
 800ed88:	4c41      	ldr	r4, [pc, #260]	@ (800ee90 <_strtod_l+0x590>)
 800ed8a:	f1c5 050f 	rsb	r5, r5, #15
 800ed8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ed92:	4652      	mov	r2, sl
 800ed94:	465b      	mov	r3, fp
 800ed96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed9a:	f7f1 fc4d 	bl	8000638 <__aeabi_dmul>
 800ed9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eda0:	1b5d      	subs	r5, r3, r5
 800eda2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800eda6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800edaa:	e78f      	b.n	800eccc <_strtod_l+0x3cc>
 800edac:	3316      	adds	r3, #22
 800edae:	dba8      	blt.n	800ed02 <_strtod_l+0x402>
 800edb0:	4b37      	ldr	r3, [pc, #220]	@ (800ee90 <_strtod_l+0x590>)
 800edb2:	eba9 0808 	sub.w	r8, r9, r8
 800edb6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800edba:	e9d8 2300 	ldrd	r2, r3, [r8]
 800edbe:	4650      	mov	r0, sl
 800edc0:	4659      	mov	r1, fp
 800edc2:	f7f1 fd63 	bl	800088c <__aeabi_ddiv>
 800edc6:	e783      	b.n	800ecd0 <_strtod_l+0x3d0>
 800edc8:	4b32      	ldr	r3, [pc, #200]	@ (800ee94 <_strtod_l+0x594>)
 800edca:	9308      	str	r3, [sp, #32]
 800edcc:	2300      	movs	r3, #0
 800edce:	1124      	asrs	r4, r4, #4
 800edd0:	4650      	mov	r0, sl
 800edd2:	4659      	mov	r1, fp
 800edd4:	461e      	mov	r6, r3
 800edd6:	2c01      	cmp	r4, #1
 800edd8:	dc21      	bgt.n	800ee1e <_strtod_l+0x51e>
 800edda:	b10b      	cbz	r3, 800ede0 <_strtod_l+0x4e0>
 800eddc:	4682      	mov	sl, r0
 800edde:	468b      	mov	fp, r1
 800ede0:	492c      	ldr	r1, [pc, #176]	@ (800ee94 <_strtod_l+0x594>)
 800ede2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ede6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800edea:	4652      	mov	r2, sl
 800edec:	465b      	mov	r3, fp
 800edee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edf2:	f7f1 fc21 	bl	8000638 <__aeabi_dmul>
 800edf6:	4b28      	ldr	r3, [pc, #160]	@ (800ee98 <_strtod_l+0x598>)
 800edf8:	460a      	mov	r2, r1
 800edfa:	400b      	ands	r3, r1
 800edfc:	4927      	ldr	r1, [pc, #156]	@ (800ee9c <_strtod_l+0x59c>)
 800edfe:	428b      	cmp	r3, r1
 800ee00:	4682      	mov	sl, r0
 800ee02:	d898      	bhi.n	800ed36 <_strtod_l+0x436>
 800ee04:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ee08:	428b      	cmp	r3, r1
 800ee0a:	bf86      	itte	hi
 800ee0c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800eea0 <_strtod_l+0x5a0>
 800ee10:	f04f 3aff 	movhi.w	sl, #4294967295
 800ee14:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ee18:	2300      	movs	r3, #0
 800ee1a:	9308      	str	r3, [sp, #32]
 800ee1c:	e07a      	b.n	800ef14 <_strtod_l+0x614>
 800ee1e:	07e2      	lsls	r2, r4, #31
 800ee20:	d505      	bpl.n	800ee2e <_strtod_l+0x52e>
 800ee22:	9b08      	ldr	r3, [sp, #32]
 800ee24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee28:	f7f1 fc06 	bl	8000638 <__aeabi_dmul>
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	9a08      	ldr	r2, [sp, #32]
 800ee30:	3208      	adds	r2, #8
 800ee32:	3601      	adds	r6, #1
 800ee34:	1064      	asrs	r4, r4, #1
 800ee36:	9208      	str	r2, [sp, #32]
 800ee38:	e7cd      	b.n	800edd6 <_strtod_l+0x4d6>
 800ee3a:	d0ed      	beq.n	800ee18 <_strtod_l+0x518>
 800ee3c:	4264      	negs	r4, r4
 800ee3e:	f014 020f 	ands.w	r2, r4, #15
 800ee42:	d00a      	beq.n	800ee5a <_strtod_l+0x55a>
 800ee44:	4b12      	ldr	r3, [pc, #72]	@ (800ee90 <_strtod_l+0x590>)
 800ee46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee4a:	4650      	mov	r0, sl
 800ee4c:	4659      	mov	r1, fp
 800ee4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee52:	f7f1 fd1b 	bl	800088c <__aeabi_ddiv>
 800ee56:	4682      	mov	sl, r0
 800ee58:	468b      	mov	fp, r1
 800ee5a:	1124      	asrs	r4, r4, #4
 800ee5c:	d0dc      	beq.n	800ee18 <_strtod_l+0x518>
 800ee5e:	2c1f      	cmp	r4, #31
 800ee60:	dd20      	ble.n	800eea4 <_strtod_l+0x5a4>
 800ee62:	2400      	movs	r4, #0
 800ee64:	46a0      	mov	r8, r4
 800ee66:	940a      	str	r4, [sp, #40]	@ 0x28
 800ee68:	46a1      	mov	r9, r4
 800ee6a:	9a05      	ldr	r2, [sp, #20]
 800ee6c:	2322      	movs	r3, #34	@ 0x22
 800ee6e:	f04f 0a00 	mov.w	sl, #0
 800ee72:	f04f 0b00 	mov.w	fp, #0
 800ee76:	6013      	str	r3, [r2, #0]
 800ee78:	e768      	b.n	800ed4c <_strtod_l+0x44c>
 800ee7a:	bf00      	nop
 800ee7c:	08012673 	.word	0x08012673
 800ee80:	08012678 	.word	0x08012678
 800ee84:	0801266a 	.word	0x0801266a
 800ee88:	0801266d 	.word	0x0801266d
 800ee8c:	08012a1e 	.word	0x08012a1e
 800ee90:	080128e8 	.word	0x080128e8
 800ee94:	080128c0 	.word	0x080128c0
 800ee98:	7ff00000 	.word	0x7ff00000
 800ee9c:	7ca00000 	.word	0x7ca00000
 800eea0:	7fefffff 	.word	0x7fefffff
 800eea4:	f014 0310 	ands.w	r3, r4, #16
 800eea8:	bf18      	it	ne
 800eeaa:	236a      	movne	r3, #106	@ 0x6a
 800eeac:	4ea9      	ldr	r6, [pc, #676]	@ (800f154 <_strtod_l+0x854>)
 800eeae:	9308      	str	r3, [sp, #32]
 800eeb0:	4650      	mov	r0, sl
 800eeb2:	4659      	mov	r1, fp
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	07e2      	lsls	r2, r4, #31
 800eeb8:	d504      	bpl.n	800eec4 <_strtod_l+0x5c4>
 800eeba:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eebe:	f7f1 fbbb 	bl	8000638 <__aeabi_dmul>
 800eec2:	2301      	movs	r3, #1
 800eec4:	1064      	asrs	r4, r4, #1
 800eec6:	f106 0608 	add.w	r6, r6, #8
 800eeca:	d1f4      	bne.n	800eeb6 <_strtod_l+0x5b6>
 800eecc:	b10b      	cbz	r3, 800eed2 <_strtod_l+0x5d2>
 800eece:	4682      	mov	sl, r0
 800eed0:	468b      	mov	fp, r1
 800eed2:	9b08      	ldr	r3, [sp, #32]
 800eed4:	b1b3      	cbz	r3, 800ef04 <_strtod_l+0x604>
 800eed6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eeda:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800eede:	2b00      	cmp	r3, #0
 800eee0:	4659      	mov	r1, fp
 800eee2:	dd0f      	ble.n	800ef04 <_strtod_l+0x604>
 800eee4:	2b1f      	cmp	r3, #31
 800eee6:	dd55      	ble.n	800ef94 <_strtod_l+0x694>
 800eee8:	2b34      	cmp	r3, #52	@ 0x34
 800eeea:	bfde      	ittt	le
 800eeec:	f04f 33ff 	movle.w	r3, #4294967295
 800eef0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800eef4:	4093      	lslle	r3, r2
 800eef6:	f04f 0a00 	mov.w	sl, #0
 800eefa:	bfcc      	ite	gt
 800eefc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ef00:	ea03 0b01 	andle.w	fp, r3, r1
 800ef04:	2200      	movs	r2, #0
 800ef06:	2300      	movs	r3, #0
 800ef08:	4650      	mov	r0, sl
 800ef0a:	4659      	mov	r1, fp
 800ef0c:	f7f1 fdfc 	bl	8000b08 <__aeabi_dcmpeq>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d1a6      	bne.n	800ee62 <_strtod_l+0x562>
 800ef14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef16:	9300      	str	r3, [sp, #0]
 800ef18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ef1a:	9805      	ldr	r0, [sp, #20]
 800ef1c:	462b      	mov	r3, r5
 800ef1e:	463a      	mov	r2, r7
 800ef20:	f001 fa60 	bl	80103e4 <__s2b>
 800ef24:	900a      	str	r0, [sp, #40]	@ 0x28
 800ef26:	2800      	cmp	r0, #0
 800ef28:	f43f af05 	beq.w	800ed36 <_strtod_l+0x436>
 800ef2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef2e:	2a00      	cmp	r2, #0
 800ef30:	eba9 0308 	sub.w	r3, r9, r8
 800ef34:	bfa8      	it	ge
 800ef36:	2300      	movge	r3, #0
 800ef38:	9312      	str	r3, [sp, #72]	@ 0x48
 800ef3a:	2400      	movs	r4, #0
 800ef3c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ef40:	9316      	str	r3, [sp, #88]	@ 0x58
 800ef42:	46a0      	mov	r8, r4
 800ef44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef46:	9805      	ldr	r0, [sp, #20]
 800ef48:	6859      	ldr	r1, [r3, #4]
 800ef4a:	f001 f9a3 	bl	8010294 <_Balloc>
 800ef4e:	4681      	mov	r9, r0
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f43f aef4 	beq.w	800ed3e <_strtod_l+0x43e>
 800ef56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef58:	691a      	ldr	r2, [r3, #16]
 800ef5a:	3202      	adds	r2, #2
 800ef5c:	f103 010c 	add.w	r1, r3, #12
 800ef60:	0092      	lsls	r2, r2, #2
 800ef62:	300c      	adds	r0, #12
 800ef64:	f000 fd33 	bl	800f9ce <memcpy>
 800ef68:	ec4b ab10 	vmov	d0, sl, fp
 800ef6c:	9805      	ldr	r0, [sp, #20]
 800ef6e:	aa1c      	add	r2, sp, #112	@ 0x70
 800ef70:	a91b      	add	r1, sp, #108	@ 0x6c
 800ef72:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ef76:	f001 fd71 	bl	8010a5c <__d2b>
 800ef7a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ef7c:	2800      	cmp	r0, #0
 800ef7e:	f43f aede 	beq.w	800ed3e <_strtod_l+0x43e>
 800ef82:	9805      	ldr	r0, [sp, #20]
 800ef84:	2101      	movs	r1, #1
 800ef86:	f001 fac3 	bl	8010510 <__i2b>
 800ef8a:	4680      	mov	r8, r0
 800ef8c:	b948      	cbnz	r0, 800efa2 <_strtod_l+0x6a2>
 800ef8e:	f04f 0800 	mov.w	r8, #0
 800ef92:	e6d4      	b.n	800ed3e <_strtod_l+0x43e>
 800ef94:	f04f 32ff 	mov.w	r2, #4294967295
 800ef98:	fa02 f303 	lsl.w	r3, r2, r3
 800ef9c:	ea03 0a0a 	and.w	sl, r3, sl
 800efa0:	e7b0      	b.n	800ef04 <_strtod_l+0x604>
 800efa2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800efa4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800efa6:	2d00      	cmp	r5, #0
 800efa8:	bfab      	itete	ge
 800efaa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800efac:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800efae:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800efb0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800efb2:	bfac      	ite	ge
 800efb4:	18ef      	addge	r7, r5, r3
 800efb6:	1b5e      	sublt	r6, r3, r5
 800efb8:	9b08      	ldr	r3, [sp, #32]
 800efba:	1aed      	subs	r5, r5, r3
 800efbc:	4415      	add	r5, r2
 800efbe:	4b66      	ldr	r3, [pc, #408]	@ (800f158 <_strtod_l+0x858>)
 800efc0:	3d01      	subs	r5, #1
 800efc2:	429d      	cmp	r5, r3
 800efc4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800efc8:	da50      	bge.n	800f06c <_strtod_l+0x76c>
 800efca:	1b5b      	subs	r3, r3, r5
 800efcc:	2b1f      	cmp	r3, #31
 800efce:	eba2 0203 	sub.w	r2, r2, r3
 800efd2:	f04f 0101 	mov.w	r1, #1
 800efd6:	dc3d      	bgt.n	800f054 <_strtod_l+0x754>
 800efd8:	fa01 f303 	lsl.w	r3, r1, r3
 800efdc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800efde:	2300      	movs	r3, #0
 800efe0:	9310      	str	r3, [sp, #64]	@ 0x40
 800efe2:	18bd      	adds	r5, r7, r2
 800efe4:	9b08      	ldr	r3, [sp, #32]
 800efe6:	42af      	cmp	r7, r5
 800efe8:	4416      	add	r6, r2
 800efea:	441e      	add	r6, r3
 800efec:	463b      	mov	r3, r7
 800efee:	bfa8      	it	ge
 800eff0:	462b      	movge	r3, r5
 800eff2:	42b3      	cmp	r3, r6
 800eff4:	bfa8      	it	ge
 800eff6:	4633      	movge	r3, r6
 800eff8:	2b00      	cmp	r3, #0
 800effa:	bfc2      	ittt	gt
 800effc:	1aed      	subgt	r5, r5, r3
 800effe:	1af6      	subgt	r6, r6, r3
 800f000:	1aff      	subgt	r7, r7, r3
 800f002:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f004:	2b00      	cmp	r3, #0
 800f006:	dd16      	ble.n	800f036 <_strtod_l+0x736>
 800f008:	4641      	mov	r1, r8
 800f00a:	9805      	ldr	r0, [sp, #20]
 800f00c:	461a      	mov	r2, r3
 800f00e:	f001 fb3f 	bl	8010690 <__pow5mult>
 800f012:	4680      	mov	r8, r0
 800f014:	2800      	cmp	r0, #0
 800f016:	d0ba      	beq.n	800ef8e <_strtod_l+0x68e>
 800f018:	4601      	mov	r1, r0
 800f01a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f01c:	9805      	ldr	r0, [sp, #20]
 800f01e:	f001 fa8d 	bl	801053c <__multiply>
 800f022:	900e      	str	r0, [sp, #56]	@ 0x38
 800f024:	2800      	cmp	r0, #0
 800f026:	f43f ae8a 	beq.w	800ed3e <_strtod_l+0x43e>
 800f02a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f02c:	9805      	ldr	r0, [sp, #20]
 800f02e:	f001 f971 	bl	8010314 <_Bfree>
 800f032:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f034:	931a      	str	r3, [sp, #104]	@ 0x68
 800f036:	2d00      	cmp	r5, #0
 800f038:	dc1d      	bgt.n	800f076 <_strtod_l+0x776>
 800f03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	dd23      	ble.n	800f088 <_strtod_l+0x788>
 800f040:	4649      	mov	r1, r9
 800f042:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f044:	9805      	ldr	r0, [sp, #20]
 800f046:	f001 fb23 	bl	8010690 <__pow5mult>
 800f04a:	4681      	mov	r9, r0
 800f04c:	b9e0      	cbnz	r0, 800f088 <_strtod_l+0x788>
 800f04e:	f04f 0900 	mov.w	r9, #0
 800f052:	e674      	b.n	800ed3e <_strtod_l+0x43e>
 800f054:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f058:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f05c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f060:	35e2      	adds	r5, #226	@ 0xe2
 800f062:	fa01 f305 	lsl.w	r3, r1, r5
 800f066:	9310      	str	r3, [sp, #64]	@ 0x40
 800f068:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f06a:	e7ba      	b.n	800efe2 <_strtod_l+0x6e2>
 800f06c:	2300      	movs	r3, #0
 800f06e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f070:	2301      	movs	r3, #1
 800f072:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f074:	e7b5      	b.n	800efe2 <_strtod_l+0x6e2>
 800f076:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f078:	9805      	ldr	r0, [sp, #20]
 800f07a:	462a      	mov	r2, r5
 800f07c:	f001 fb62 	bl	8010744 <__lshift>
 800f080:	901a      	str	r0, [sp, #104]	@ 0x68
 800f082:	2800      	cmp	r0, #0
 800f084:	d1d9      	bne.n	800f03a <_strtod_l+0x73a>
 800f086:	e65a      	b.n	800ed3e <_strtod_l+0x43e>
 800f088:	2e00      	cmp	r6, #0
 800f08a:	dd07      	ble.n	800f09c <_strtod_l+0x79c>
 800f08c:	4649      	mov	r1, r9
 800f08e:	9805      	ldr	r0, [sp, #20]
 800f090:	4632      	mov	r2, r6
 800f092:	f001 fb57 	bl	8010744 <__lshift>
 800f096:	4681      	mov	r9, r0
 800f098:	2800      	cmp	r0, #0
 800f09a:	d0d8      	beq.n	800f04e <_strtod_l+0x74e>
 800f09c:	2f00      	cmp	r7, #0
 800f09e:	dd08      	ble.n	800f0b2 <_strtod_l+0x7b2>
 800f0a0:	4641      	mov	r1, r8
 800f0a2:	9805      	ldr	r0, [sp, #20]
 800f0a4:	463a      	mov	r2, r7
 800f0a6:	f001 fb4d 	bl	8010744 <__lshift>
 800f0aa:	4680      	mov	r8, r0
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	f43f ae46 	beq.w	800ed3e <_strtod_l+0x43e>
 800f0b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f0b4:	9805      	ldr	r0, [sp, #20]
 800f0b6:	464a      	mov	r2, r9
 800f0b8:	f001 fbcc 	bl	8010854 <__mdiff>
 800f0bc:	4604      	mov	r4, r0
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	f43f ae3d 	beq.w	800ed3e <_strtod_l+0x43e>
 800f0c4:	68c3      	ldr	r3, [r0, #12]
 800f0c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	60c3      	str	r3, [r0, #12]
 800f0cc:	4641      	mov	r1, r8
 800f0ce:	f001 fba5 	bl	801081c <__mcmp>
 800f0d2:	2800      	cmp	r0, #0
 800f0d4:	da46      	bge.n	800f164 <_strtod_l+0x864>
 800f0d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0d8:	ea53 030a 	orrs.w	r3, r3, sl
 800f0dc:	d16c      	bne.n	800f1b8 <_strtod_l+0x8b8>
 800f0de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d168      	bne.n	800f1b8 <_strtod_l+0x8b8>
 800f0e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f0ea:	0d1b      	lsrs	r3, r3, #20
 800f0ec:	051b      	lsls	r3, r3, #20
 800f0ee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f0f2:	d961      	bls.n	800f1b8 <_strtod_l+0x8b8>
 800f0f4:	6963      	ldr	r3, [r4, #20]
 800f0f6:	b913      	cbnz	r3, 800f0fe <_strtod_l+0x7fe>
 800f0f8:	6923      	ldr	r3, [r4, #16]
 800f0fa:	2b01      	cmp	r3, #1
 800f0fc:	dd5c      	ble.n	800f1b8 <_strtod_l+0x8b8>
 800f0fe:	4621      	mov	r1, r4
 800f100:	2201      	movs	r2, #1
 800f102:	9805      	ldr	r0, [sp, #20]
 800f104:	f001 fb1e 	bl	8010744 <__lshift>
 800f108:	4641      	mov	r1, r8
 800f10a:	4604      	mov	r4, r0
 800f10c:	f001 fb86 	bl	801081c <__mcmp>
 800f110:	2800      	cmp	r0, #0
 800f112:	dd51      	ble.n	800f1b8 <_strtod_l+0x8b8>
 800f114:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f118:	9a08      	ldr	r2, [sp, #32]
 800f11a:	0d1b      	lsrs	r3, r3, #20
 800f11c:	051b      	lsls	r3, r3, #20
 800f11e:	2a00      	cmp	r2, #0
 800f120:	d06b      	beq.n	800f1fa <_strtod_l+0x8fa>
 800f122:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f126:	d868      	bhi.n	800f1fa <_strtod_l+0x8fa>
 800f128:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f12c:	f67f ae9d 	bls.w	800ee6a <_strtod_l+0x56a>
 800f130:	4b0a      	ldr	r3, [pc, #40]	@ (800f15c <_strtod_l+0x85c>)
 800f132:	4650      	mov	r0, sl
 800f134:	4659      	mov	r1, fp
 800f136:	2200      	movs	r2, #0
 800f138:	f7f1 fa7e 	bl	8000638 <__aeabi_dmul>
 800f13c:	4b08      	ldr	r3, [pc, #32]	@ (800f160 <_strtod_l+0x860>)
 800f13e:	400b      	ands	r3, r1
 800f140:	4682      	mov	sl, r0
 800f142:	468b      	mov	fp, r1
 800f144:	2b00      	cmp	r3, #0
 800f146:	f47f ae05 	bne.w	800ed54 <_strtod_l+0x454>
 800f14a:	9a05      	ldr	r2, [sp, #20]
 800f14c:	2322      	movs	r3, #34	@ 0x22
 800f14e:	6013      	str	r3, [r2, #0]
 800f150:	e600      	b.n	800ed54 <_strtod_l+0x454>
 800f152:	bf00      	nop
 800f154:	080126a0 	.word	0x080126a0
 800f158:	fffffc02 	.word	0xfffffc02
 800f15c:	39500000 	.word	0x39500000
 800f160:	7ff00000 	.word	0x7ff00000
 800f164:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f168:	d165      	bne.n	800f236 <_strtod_l+0x936>
 800f16a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f16c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f170:	b35a      	cbz	r2, 800f1ca <_strtod_l+0x8ca>
 800f172:	4a9f      	ldr	r2, [pc, #636]	@ (800f3f0 <_strtod_l+0xaf0>)
 800f174:	4293      	cmp	r3, r2
 800f176:	d12b      	bne.n	800f1d0 <_strtod_l+0x8d0>
 800f178:	9b08      	ldr	r3, [sp, #32]
 800f17a:	4651      	mov	r1, sl
 800f17c:	b303      	cbz	r3, 800f1c0 <_strtod_l+0x8c0>
 800f17e:	4b9d      	ldr	r3, [pc, #628]	@ (800f3f4 <_strtod_l+0xaf4>)
 800f180:	465a      	mov	r2, fp
 800f182:	4013      	ands	r3, r2
 800f184:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f188:	f04f 32ff 	mov.w	r2, #4294967295
 800f18c:	d81b      	bhi.n	800f1c6 <_strtod_l+0x8c6>
 800f18e:	0d1b      	lsrs	r3, r3, #20
 800f190:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f194:	fa02 f303 	lsl.w	r3, r2, r3
 800f198:	4299      	cmp	r1, r3
 800f19a:	d119      	bne.n	800f1d0 <_strtod_l+0x8d0>
 800f19c:	4b96      	ldr	r3, [pc, #600]	@ (800f3f8 <_strtod_l+0xaf8>)
 800f19e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1a0:	429a      	cmp	r2, r3
 800f1a2:	d102      	bne.n	800f1aa <_strtod_l+0x8aa>
 800f1a4:	3101      	adds	r1, #1
 800f1a6:	f43f adca 	beq.w	800ed3e <_strtod_l+0x43e>
 800f1aa:	4b92      	ldr	r3, [pc, #584]	@ (800f3f4 <_strtod_l+0xaf4>)
 800f1ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1ae:	401a      	ands	r2, r3
 800f1b0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f1b4:	f04f 0a00 	mov.w	sl, #0
 800f1b8:	9b08      	ldr	r3, [sp, #32]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1b8      	bne.n	800f130 <_strtod_l+0x830>
 800f1be:	e5c9      	b.n	800ed54 <_strtod_l+0x454>
 800f1c0:	f04f 33ff 	mov.w	r3, #4294967295
 800f1c4:	e7e8      	b.n	800f198 <_strtod_l+0x898>
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	e7e6      	b.n	800f198 <_strtod_l+0x898>
 800f1ca:	ea53 030a 	orrs.w	r3, r3, sl
 800f1ce:	d0a1      	beq.n	800f114 <_strtod_l+0x814>
 800f1d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f1d2:	b1db      	cbz	r3, 800f20c <_strtod_l+0x90c>
 800f1d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1d6:	4213      	tst	r3, r2
 800f1d8:	d0ee      	beq.n	800f1b8 <_strtod_l+0x8b8>
 800f1da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1dc:	9a08      	ldr	r2, [sp, #32]
 800f1de:	4650      	mov	r0, sl
 800f1e0:	4659      	mov	r1, fp
 800f1e2:	b1bb      	cbz	r3, 800f214 <_strtod_l+0x914>
 800f1e4:	f7ff fb6c 	bl	800e8c0 <sulp>
 800f1e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f1ec:	ec53 2b10 	vmov	r2, r3, d0
 800f1f0:	f7f1 f86c 	bl	80002cc <__adddf3>
 800f1f4:	4682      	mov	sl, r0
 800f1f6:	468b      	mov	fp, r1
 800f1f8:	e7de      	b.n	800f1b8 <_strtod_l+0x8b8>
 800f1fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f1fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f202:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f206:	f04f 3aff 	mov.w	sl, #4294967295
 800f20a:	e7d5      	b.n	800f1b8 <_strtod_l+0x8b8>
 800f20c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f20e:	ea13 0f0a 	tst.w	r3, sl
 800f212:	e7e1      	b.n	800f1d8 <_strtod_l+0x8d8>
 800f214:	f7ff fb54 	bl	800e8c0 <sulp>
 800f218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f21c:	ec53 2b10 	vmov	r2, r3, d0
 800f220:	f7f1 f852 	bl	80002c8 <__aeabi_dsub>
 800f224:	2200      	movs	r2, #0
 800f226:	2300      	movs	r3, #0
 800f228:	4682      	mov	sl, r0
 800f22a:	468b      	mov	fp, r1
 800f22c:	f7f1 fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 800f230:	2800      	cmp	r0, #0
 800f232:	d0c1      	beq.n	800f1b8 <_strtod_l+0x8b8>
 800f234:	e619      	b.n	800ee6a <_strtod_l+0x56a>
 800f236:	4641      	mov	r1, r8
 800f238:	4620      	mov	r0, r4
 800f23a:	f001 fc67 	bl	8010b0c <__ratio>
 800f23e:	ec57 6b10 	vmov	r6, r7, d0
 800f242:	2200      	movs	r2, #0
 800f244:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f248:	4630      	mov	r0, r6
 800f24a:	4639      	mov	r1, r7
 800f24c:	f7f1 fc70 	bl	8000b30 <__aeabi_dcmple>
 800f250:	2800      	cmp	r0, #0
 800f252:	d06f      	beq.n	800f334 <_strtod_l+0xa34>
 800f254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f256:	2b00      	cmp	r3, #0
 800f258:	d17a      	bne.n	800f350 <_strtod_l+0xa50>
 800f25a:	f1ba 0f00 	cmp.w	sl, #0
 800f25e:	d158      	bne.n	800f312 <_strtod_l+0xa12>
 800f260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f262:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f266:	2b00      	cmp	r3, #0
 800f268:	d15a      	bne.n	800f320 <_strtod_l+0xa20>
 800f26a:	4b64      	ldr	r3, [pc, #400]	@ (800f3fc <_strtod_l+0xafc>)
 800f26c:	2200      	movs	r2, #0
 800f26e:	4630      	mov	r0, r6
 800f270:	4639      	mov	r1, r7
 800f272:	f7f1 fc53 	bl	8000b1c <__aeabi_dcmplt>
 800f276:	2800      	cmp	r0, #0
 800f278:	d159      	bne.n	800f32e <_strtod_l+0xa2e>
 800f27a:	4630      	mov	r0, r6
 800f27c:	4639      	mov	r1, r7
 800f27e:	4b60      	ldr	r3, [pc, #384]	@ (800f400 <_strtod_l+0xb00>)
 800f280:	2200      	movs	r2, #0
 800f282:	f7f1 f9d9 	bl	8000638 <__aeabi_dmul>
 800f286:	4606      	mov	r6, r0
 800f288:	460f      	mov	r7, r1
 800f28a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f28e:	9606      	str	r6, [sp, #24]
 800f290:	9307      	str	r3, [sp, #28]
 800f292:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f296:	4d57      	ldr	r5, [pc, #348]	@ (800f3f4 <_strtod_l+0xaf4>)
 800f298:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f29c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f29e:	401d      	ands	r5, r3
 800f2a0:	4b58      	ldr	r3, [pc, #352]	@ (800f404 <_strtod_l+0xb04>)
 800f2a2:	429d      	cmp	r5, r3
 800f2a4:	f040 80b2 	bne.w	800f40c <_strtod_l+0xb0c>
 800f2a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2aa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f2ae:	ec4b ab10 	vmov	d0, sl, fp
 800f2b2:	f001 fb63 	bl	801097c <__ulp>
 800f2b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2ba:	ec51 0b10 	vmov	r0, r1, d0
 800f2be:	f7f1 f9bb 	bl	8000638 <__aeabi_dmul>
 800f2c2:	4652      	mov	r2, sl
 800f2c4:	465b      	mov	r3, fp
 800f2c6:	f7f1 f801 	bl	80002cc <__adddf3>
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	4949      	ldr	r1, [pc, #292]	@ (800f3f4 <_strtod_l+0xaf4>)
 800f2ce:	4a4e      	ldr	r2, [pc, #312]	@ (800f408 <_strtod_l+0xb08>)
 800f2d0:	4019      	ands	r1, r3
 800f2d2:	4291      	cmp	r1, r2
 800f2d4:	4682      	mov	sl, r0
 800f2d6:	d942      	bls.n	800f35e <_strtod_l+0xa5e>
 800f2d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f2da:	4b47      	ldr	r3, [pc, #284]	@ (800f3f8 <_strtod_l+0xaf8>)
 800f2dc:	429a      	cmp	r2, r3
 800f2de:	d103      	bne.n	800f2e8 <_strtod_l+0x9e8>
 800f2e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2e2:	3301      	adds	r3, #1
 800f2e4:	f43f ad2b 	beq.w	800ed3e <_strtod_l+0x43e>
 800f2e8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f3f8 <_strtod_l+0xaf8>
 800f2ec:	f04f 3aff 	mov.w	sl, #4294967295
 800f2f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2f2:	9805      	ldr	r0, [sp, #20]
 800f2f4:	f001 f80e 	bl	8010314 <_Bfree>
 800f2f8:	9805      	ldr	r0, [sp, #20]
 800f2fa:	4649      	mov	r1, r9
 800f2fc:	f001 f80a 	bl	8010314 <_Bfree>
 800f300:	9805      	ldr	r0, [sp, #20]
 800f302:	4641      	mov	r1, r8
 800f304:	f001 f806 	bl	8010314 <_Bfree>
 800f308:	9805      	ldr	r0, [sp, #20]
 800f30a:	4621      	mov	r1, r4
 800f30c:	f001 f802 	bl	8010314 <_Bfree>
 800f310:	e618      	b.n	800ef44 <_strtod_l+0x644>
 800f312:	f1ba 0f01 	cmp.w	sl, #1
 800f316:	d103      	bne.n	800f320 <_strtod_l+0xa20>
 800f318:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	f43f ada5 	beq.w	800ee6a <_strtod_l+0x56a>
 800f320:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f3d0 <_strtod_l+0xad0>
 800f324:	4f35      	ldr	r7, [pc, #212]	@ (800f3fc <_strtod_l+0xafc>)
 800f326:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f32a:	2600      	movs	r6, #0
 800f32c:	e7b1      	b.n	800f292 <_strtod_l+0x992>
 800f32e:	4f34      	ldr	r7, [pc, #208]	@ (800f400 <_strtod_l+0xb00>)
 800f330:	2600      	movs	r6, #0
 800f332:	e7aa      	b.n	800f28a <_strtod_l+0x98a>
 800f334:	4b32      	ldr	r3, [pc, #200]	@ (800f400 <_strtod_l+0xb00>)
 800f336:	4630      	mov	r0, r6
 800f338:	4639      	mov	r1, r7
 800f33a:	2200      	movs	r2, #0
 800f33c:	f7f1 f97c 	bl	8000638 <__aeabi_dmul>
 800f340:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f342:	4606      	mov	r6, r0
 800f344:	460f      	mov	r7, r1
 800f346:	2b00      	cmp	r3, #0
 800f348:	d09f      	beq.n	800f28a <_strtod_l+0x98a>
 800f34a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f34e:	e7a0      	b.n	800f292 <_strtod_l+0x992>
 800f350:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f3d8 <_strtod_l+0xad8>
 800f354:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f358:	ec57 6b17 	vmov	r6, r7, d7
 800f35c:	e799      	b.n	800f292 <_strtod_l+0x992>
 800f35e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f362:	9b08      	ldr	r3, [sp, #32]
 800f364:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d1c1      	bne.n	800f2f0 <_strtod_l+0x9f0>
 800f36c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f370:	0d1b      	lsrs	r3, r3, #20
 800f372:	051b      	lsls	r3, r3, #20
 800f374:	429d      	cmp	r5, r3
 800f376:	d1bb      	bne.n	800f2f0 <_strtod_l+0x9f0>
 800f378:	4630      	mov	r0, r6
 800f37a:	4639      	mov	r1, r7
 800f37c:	f7f1 fc94 	bl	8000ca8 <__aeabi_d2lz>
 800f380:	f7f1 f92c 	bl	80005dc <__aeabi_l2d>
 800f384:	4602      	mov	r2, r0
 800f386:	460b      	mov	r3, r1
 800f388:	4630      	mov	r0, r6
 800f38a:	4639      	mov	r1, r7
 800f38c:	f7f0 ff9c 	bl	80002c8 <__aeabi_dsub>
 800f390:	460b      	mov	r3, r1
 800f392:	4602      	mov	r2, r0
 800f394:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f398:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f39c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f39e:	ea46 060a 	orr.w	r6, r6, sl
 800f3a2:	431e      	orrs	r6, r3
 800f3a4:	d06f      	beq.n	800f486 <_strtod_l+0xb86>
 800f3a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f3e0 <_strtod_l+0xae0>)
 800f3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ac:	f7f1 fbb6 	bl	8000b1c <__aeabi_dcmplt>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	f47f accf 	bne.w	800ed54 <_strtod_l+0x454>
 800f3b6:	a30c      	add	r3, pc, #48	@ (adr r3, 800f3e8 <_strtod_l+0xae8>)
 800f3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f3c0:	f7f1 fbca 	bl	8000b58 <__aeabi_dcmpgt>
 800f3c4:	2800      	cmp	r0, #0
 800f3c6:	d093      	beq.n	800f2f0 <_strtod_l+0x9f0>
 800f3c8:	e4c4      	b.n	800ed54 <_strtod_l+0x454>
 800f3ca:	bf00      	nop
 800f3cc:	f3af 8000 	nop.w
 800f3d0:	00000000 	.word	0x00000000
 800f3d4:	bff00000 	.word	0xbff00000
 800f3d8:	00000000 	.word	0x00000000
 800f3dc:	3ff00000 	.word	0x3ff00000
 800f3e0:	94a03595 	.word	0x94a03595
 800f3e4:	3fdfffff 	.word	0x3fdfffff
 800f3e8:	35afe535 	.word	0x35afe535
 800f3ec:	3fe00000 	.word	0x3fe00000
 800f3f0:	000fffff 	.word	0x000fffff
 800f3f4:	7ff00000 	.word	0x7ff00000
 800f3f8:	7fefffff 	.word	0x7fefffff
 800f3fc:	3ff00000 	.word	0x3ff00000
 800f400:	3fe00000 	.word	0x3fe00000
 800f404:	7fe00000 	.word	0x7fe00000
 800f408:	7c9fffff 	.word	0x7c9fffff
 800f40c:	9b08      	ldr	r3, [sp, #32]
 800f40e:	b323      	cbz	r3, 800f45a <_strtod_l+0xb5a>
 800f410:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f414:	d821      	bhi.n	800f45a <_strtod_l+0xb5a>
 800f416:	a328      	add	r3, pc, #160	@ (adr r3, 800f4b8 <_strtod_l+0xbb8>)
 800f418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f41c:	4630      	mov	r0, r6
 800f41e:	4639      	mov	r1, r7
 800f420:	f7f1 fb86 	bl	8000b30 <__aeabi_dcmple>
 800f424:	b1a0      	cbz	r0, 800f450 <_strtod_l+0xb50>
 800f426:	4639      	mov	r1, r7
 800f428:	4630      	mov	r0, r6
 800f42a:	f7f1 fbb5 	bl	8000b98 <__aeabi_d2uiz>
 800f42e:	2801      	cmp	r0, #1
 800f430:	bf38      	it	cc
 800f432:	2001      	movcc	r0, #1
 800f434:	f7f1 f886 	bl	8000544 <__aeabi_ui2d>
 800f438:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f43a:	4606      	mov	r6, r0
 800f43c:	460f      	mov	r7, r1
 800f43e:	b9fb      	cbnz	r3, 800f480 <_strtod_l+0xb80>
 800f440:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f444:	9014      	str	r0, [sp, #80]	@ 0x50
 800f446:	9315      	str	r3, [sp, #84]	@ 0x54
 800f448:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f44c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f450:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f452:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f456:	1b5b      	subs	r3, r3, r5
 800f458:	9311      	str	r3, [sp, #68]	@ 0x44
 800f45a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f45e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f462:	f001 fa8b 	bl	801097c <__ulp>
 800f466:	4650      	mov	r0, sl
 800f468:	ec53 2b10 	vmov	r2, r3, d0
 800f46c:	4659      	mov	r1, fp
 800f46e:	f7f1 f8e3 	bl	8000638 <__aeabi_dmul>
 800f472:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f476:	f7f0 ff29 	bl	80002cc <__adddf3>
 800f47a:	4682      	mov	sl, r0
 800f47c:	468b      	mov	fp, r1
 800f47e:	e770      	b.n	800f362 <_strtod_l+0xa62>
 800f480:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f484:	e7e0      	b.n	800f448 <_strtod_l+0xb48>
 800f486:	a30e      	add	r3, pc, #56	@ (adr r3, 800f4c0 <_strtod_l+0xbc0>)
 800f488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f48c:	f7f1 fb46 	bl	8000b1c <__aeabi_dcmplt>
 800f490:	e798      	b.n	800f3c4 <_strtod_l+0xac4>
 800f492:	2300      	movs	r3, #0
 800f494:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f496:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f498:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f49a:	6013      	str	r3, [r2, #0]
 800f49c:	f7ff ba6d 	b.w	800e97a <_strtod_l+0x7a>
 800f4a0:	2a65      	cmp	r2, #101	@ 0x65
 800f4a2:	f43f ab66 	beq.w	800eb72 <_strtod_l+0x272>
 800f4a6:	2a45      	cmp	r2, #69	@ 0x45
 800f4a8:	f43f ab63 	beq.w	800eb72 <_strtod_l+0x272>
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	f7ff bb9e 	b.w	800ebee <_strtod_l+0x2ee>
 800f4b2:	bf00      	nop
 800f4b4:	f3af 8000 	nop.w
 800f4b8:	ffc00000 	.word	0xffc00000
 800f4bc:	41dfffff 	.word	0x41dfffff
 800f4c0:	94a03595 	.word	0x94a03595
 800f4c4:	3fcfffff 	.word	0x3fcfffff

0800f4c8 <strtof>:
 800f4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4cc:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800f58c <strtof+0xc4>
 800f4d0:	4b29      	ldr	r3, [pc, #164]	@ (800f578 <strtof+0xb0>)
 800f4d2:	460a      	mov	r2, r1
 800f4d4:	ed2d 8b02 	vpush	{d8}
 800f4d8:	4601      	mov	r1, r0
 800f4da:	f8d8 0000 	ldr.w	r0, [r8]
 800f4de:	f7ff fa0f 	bl	800e900 <_strtod_l>
 800f4e2:	ec55 4b10 	vmov	r4, r5, d0
 800f4e6:	4622      	mov	r2, r4
 800f4e8:	462b      	mov	r3, r5
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	4629      	mov	r1, r5
 800f4ee:	f7f1 fb3d 	bl	8000b6c <__aeabi_dcmpun>
 800f4f2:	b190      	cbz	r0, 800f51a <strtof+0x52>
 800f4f4:	2d00      	cmp	r5, #0
 800f4f6:	4821      	ldr	r0, [pc, #132]	@ (800f57c <strtof+0xb4>)
 800f4f8:	da09      	bge.n	800f50e <strtof+0x46>
 800f4fa:	f000 fa81 	bl	800fa00 <nanf>
 800f4fe:	eeb1 8a40 	vneg.f32	s16, s0
 800f502:	eeb0 0a48 	vmov.f32	s0, s16
 800f506:	ecbd 8b02 	vpop	{d8}
 800f50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f50e:	ecbd 8b02 	vpop	{d8}
 800f512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f516:	f000 ba73 	b.w	800fa00 <nanf>
 800f51a:	4620      	mov	r0, r4
 800f51c:	4629      	mov	r1, r5
 800f51e:	f7f1 fb5b 	bl	8000bd8 <__aeabi_d2f>
 800f522:	ee08 0a10 	vmov	s16, r0
 800f526:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800f580 <strtof+0xb8>
 800f52a:	eeb0 7ac8 	vabs.f32	s14, s16
 800f52e:	eeb4 7a67 	vcmp.f32	s14, s15
 800f532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f536:	dd11      	ble.n	800f55c <strtof+0x94>
 800f538:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800f53c:	4b11      	ldr	r3, [pc, #68]	@ (800f584 <strtof+0xbc>)
 800f53e:	f04f 32ff 	mov.w	r2, #4294967295
 800f542:	4620      	mov	r0, r4
 800f544:	4639      	mov	r1, r7
 800f546:	f7f1 fb11 	bl	8000b6c <__aeabi_dcmpun>
 800f54a:	b980      	cbnz	r0, 800f56e <strtof+0xa6>
 800f54c:	4b0d      	ldr	r3, [pc, #52]	@ (800f584 <strtof+0xbc>)
 800f54e:	f04f 32ff 	mov.w	r2, #4294967295
 800f552:	4620      	mov	r0, r4
 800f554:	4639      	mov	r1, r7
 800f556:	f7f1 faeb 	bl	8000b30 <__aeabi_dcmple>
 800f55a:	b940      	cbnz	r0, 800f56e <strtof+0xa6>
 800f55c:	ee18 3a10 	vmov	r3, s16
 800f560:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f564:	d1cd      	bne.n	800f502 <strtof+0x3a>
 800f566:	4b08      	ldr	r3, [pc, #32]	@ (800f588 <strtof+0xc0>)
 800f568:	402b      	ands	r3, r5
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d0c9      	beq.n	800f502 <strtof+0x3a>
 800f56e:	f8d8 3000 	ldr.w	r3, [r8]
 800f572:	2222      	movs	r2, #34	@ 0x22
 800f574:	601a      	str	r2, [r3, #0]
 800f576:	e7c4      	b.n	800f502 <strtof+0x3a>
 800f578:	2000007c 	.word	0x2000007c
 800f57c:	08012a1e 	.word	0x08012a1e
 800f580:	7f7fffff 	.word	0x7f7fffff
 800f584:	7fefffff 	.word	0x7fefffff
 800f588:	7ff00000 	.word	0x7ff00000
 800f58c:	200001e8 	.word	0x200001e8

0800f590 <std>:
 800f590:	2300      	movs	r3, #0
 800f592:	b510      	push	{r4, lr}
 800f594:	4604      	mov	r4, r0
 800f596:	e9c0 3300 	strd	r3, r3, [r0]
 800f59a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f59e:	6083      	str	r3, [r0, #8]
 800f5a0:	8181      	strh	r1, [r0, #12]
 800f5a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800f5a4:	81c2      	strh	r2, [r0, #14]
 800f5a6:	6183      	str	r3, [r0, #24]
 800f5a8:	4619      	mov	r1, r3
 800f5aa:	2208      	movs	r2, #8
 800f5ac:	305c      	adds	r0, #92	@ 0x5c
 800f5ae:	f000 f981 	bl	800f8b4 <memset>
 800f5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800f5e8 <std+0x58>)
 800f5b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800f5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800f5ec <std+0x5c>)
 800f5b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f5ba:	4b0d      	ldr	r3, [pc, #52]	@ (800f5f0 <std+0x60>)
 800f5bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f5be:	4b0d      	ldr	r3, [pc, #52]	@ (800f5f4 <std+0x64>)
 800f5c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800f5c2:	4b0d      	ldr	r3, [pc, #52]	@ (800f5f8 <std+0x68>)
 800f5c4:	6224      	str	r4, [r4, #32]
 800f5c6:	429c      	cmp	r4, r3
 800f5c8:	d006      	beq.n	800f5d8 <std+0x48>
 800f5ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f5ce:	4294      	cmp	r4, r2
 800f5d0:	d002      	beq.n	800f5d8 <std+0x48>
 800f5d2:	33d0      	adds	r3, #208	@ 0xd0
 800f5d4:	429c      	cmp	r4, r3
 800f5d6:	d105      	bne.n	800f5e4 <std+0x54>
 800f5d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f5dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5e0:	f000 b9f2 	b.w	800f9c8 <__retarget_lock_init_recursive>
 800f5e4:	bd10      	pop	{r4, pc}
 800f5e6:	bf00      	nop
 800f5e8:	0800f7bd 	.word	0x0800f7bd
 800f5ec:	0800f7df 	.word	0x0800f7df
 800f5f0:	0800f817 	.word	0x0800f817
 800f5f4:	0800f83b 	.word	0x0800f83b
 800f5f8:	20002878 	.word	0x20002878

0800f5fc <stdio_exit_handler>:
 800f5fc:	4a02      	ldr	r2, [pc, #8]	@ (800f608 <stdio_exit_handler+0xc>)
 800f5fe:	4903      	ldr	r1, [pc, #12]	@ (800f60c <stdio_exit_handler+0x10>)
 800f600:	4803      	ldr	r0, [pc, #12]	@ (800f610 <stdio_exit_handler+0x14>)
 800f602:	f000 b869 	b.w	800f6d8 <_fwalk_sglue>
 800f606:	bf00      	nop
 800f608:	20000070 	.word	0x20000070
 800f60c:	080112e5 	.word	0x080112e5
 800f610:	200001ec 	.word	0x200001ec

0800f614 <cleanup_stdio>:
 800f614:	6841      	ldr	r1, [r0, #4]
 800f616:	4b0c      	ldr	r3, [pc, #48]	@ (800f648 <cleanup_stdio+0x34>)
 800f618:	4299      	cmp	r1, r3
 800f61a:	b510      	push	{r4, lr}
 800f61c:	4604      	mov	r4, r0
 800f61e:	d001      	beq.n	800f624 <cleanup_stdio+0x10>
 800f620:	f001 fe60 	bl	80112e4 <_fflush_r>
 800f624:	68a1      	ldr	r1, [r4, #8]
 800f626:	4b09      	ldr	r3, [pc, #36]	@ (800f64c <cleanup_stdio+0x38>)
 800f628:	4299      	cmp	r1, r3
 800f62a:	d002      	beq.n	800f632 <cleanup_stdio+0x1e>
 800f62c:	4620      	mov	r0, r4
 800f62e:	f001 fe59 	bl	80112e4 <_fflush_r>
 800f632:	68e1      	ldr	r1, [r4, #12]
 800f634:	4b06      	ldr	r3, [pc, #24]	@ (800f650 <cleanup_stdio+0x3c>)
 800f636:	4299      	cmp	r1, r3
 800f638:	d004      	beq.n	800f644 <cleanup_stdio+0x30>
 800f63a:	4620      	mov	r0, r4
 800f63c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f640:	f001 be50 	b.w	80112e4 <_fflush_r>
 800f644:	bd10      	pop	{r4, pc}
 800f646:	bf00      	nop
 800f648:	20002878 	.word	0x20002878
 800f64c:	200028e0 	.word	0x200028e0
 800f650:	20002948 	.word	0x20002948

0800f654 <global_stdio_init.part.0>:
 800f654:	b510      	push	{r4, lr}
 800f656:	4b0b      	ldr	r3, [pc, #44]	@ (800f684 <global_stdio_init.part.0+0x30>)
 800f658:	4c0b      	ldr	r4, [pc, #44]	@ (800f688 <global_stdio_init.part.0+0x34>)
 800f65a:	4a0c      	ldr	r2, [pc, #48]	@ (800f68c <global_stdio_init.part.0+0x38>)
 800f65c:	601a      	str	r2, [r3, #0]
 800f65e:	4620      	mov	r0, r4
 800f660:	2200      	movs	r2, #0
 800f662:	2104      	movs	r1, #4
 800f664:	f7ff ff94 	bl	800f590 <std>
 800f668:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f66c:	2201      	movs	r2, #1
 800f66e:	2109      	movs	r1, #9
 800f670:	f7ff ff8e 	bl	800f590 <std>
 800f674:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f678:	2202      	movs	r2, #2
 800f67a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f67e:	2112      	movs	r1, #18
 800f680:	f7ff bf86 	b.w	800f590 <std>
 800f684:	200029b0 	.word	0x200029b0
 800f688:	20002878 	.word	0x20002878
 800f68c:	0800f5fd 	.word	0x0800f5fd

0800f690 <__sfp_lock_acquire>:
 800f690:	4801      	ldr	r0, [pc, #4]	@ (800f698 <__sfp_lock_acquire+0x8>)
 800f692:	f000 b99a 	b.w	800f9ca <__retarget_lock_acquire_recursive>
 800f696:	bf00      	nop
 800f698:	200029b9 	.word	0x200029b9

0800f69c <__sfp_lock_release>:
 800f69c:	4801      	ldr	r0, [pc, #4]	@ (800f6a4 <__sfp_lock_release+0x8>)
 800f69e:	f000 b995 	b.w	800f9cc <__retarget_lock_release_recursive>
 800f6a2:	bf00      	nop
 800f6a4:	200029b9 	.word	0x200029b9

0800f6a8 <__sinit>:
 800f6a8:	b510      	push	{r4, lr}
 800f6aa:	4604      	mov	r4, r0
 800f6ac:	f7ff fff0 	bl	800f690 <__sfp_lock_acquire>
 800f6b0:	6a23      	ldr	r3, [r4, #32]
 800f6b2:	b11b      	cbz	r3, 800f6bc <__sinit+0x14>
 800f6b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6b8:	f7ff bff0 	b.w	800f69c <__sfp_lock_release>
 800f6bc:	4b04      	ldr	r3, [pc, #16]	@ (800f6d0 <__sinit+0x28>)
 800f6be:	6223      	str	r3, [r4, #32]
 800f6c0:	4b04      	ldr	r3, [pc, #16]	@ (800f6d4 <__sinit+0x2c>)
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d1f5      	bne.n	800f6b4 <__sinit+0xc>
 800f6c8:	f7ff ffc4 	bl	800f654 <global_stdio_init.part.0>
 800f6cc:	e7f2      	b.n	800f6b4 <__sinit+0xc>
 800f6ce:	bf00      	nop
 800f6d0:	0800f615 	.word	0x0800f615
 800f6d4:	200029b0 	.word	0x200029b0

0800f6d8 <_fwalk_sglue>:
 800f6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6dc:	4607      	mov	r7, r0
 800f6de:	4688      	mov	r8, r1
 800f6e0:	4614      	mov	r4, r2
 800f6e2:	2600      	movs	r6, #0
 800f6e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f6e8:	f1b9 0901 	subs.w	r9, r9, #1
 800f6ec:	d505      	bpl.n	800f6fa <_fwalk_sglue+0x22>
 800f6ee:	6824      	ldr	r4, [r4, #0]
 800f6f0:	2c00      	cmp	r4, #0
 800f6f2:	d1f7      	bne.n	800f6e4 <_fwalk_sglue+0xc>
 800f6f4:	4630      	mov	r0, r6
 800f6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6fa:	89ab      	ldrh	r3, [r5, #12]
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d907      	bls.n	800f710 <_fwalk_sglue+0x38>
 800f700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f704:	3301      	adds	r3, #1
 800f706:	d003      	beq.n	800f710 <_fwalk_sglue+0x38>
 800f708:	4629      	mov	r1, r5
 800f70a:	4638      	mov	r0, r7
 800f70c:	47c0      	blx	r8
 800f70e:	4306      	orrs	r6, r0
 800f710:	3568      	adds	r5, #104	@ 0x68
 800f712:	e7e9      	b.n	800f6e8 <_fwalk_sglue+0x10>

0800f714 <sniprintf>:
 800f714:	b40c      	push	{r2, r3}
 800f716:	b530      	push	{r4, r5, lr}
 800f718:	4b17      	ldr	r3, [pc, #92]	@ (800f778 <sniprintf+0x64>)
 800f71a:	1e0c      	subs	r4, r1, #0
 800f71c:	681d      	ldr	r5, [r3, #0]
 800f71e:	b09d      	sub	sp, #116	@ 0x74
 800f720:	da08      	bge.n	800f734 <sniprintf+0x20>
 800f722:	238b      	movs	r3, #139	@ 0x8b
 800f724:	602b      	str	r3, [r5, #0]
 800f726:	f04f 30ff 	mov.w	r0, #4294967295
 800f72a:	b01d      	add	sp, #116	@ 0x74
 800f72c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f730:	b002      	add	sp, #8
 800f732:	4770      	bx	lr
 800f734:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f738:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f73c:	bf14      	ite	ne
 800f73e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f742:	4623      	moveq	r3, r4
 800f744:	9304      	str	r3, [sp, #16]
 800f746:	9307      	str	r3, [sp, #28]
 800f748:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f74c:	9002      	str	r0, [sp, #8]
 800f74e:	9006      	str	r0, [sp, #24]
 800f750:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f754:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f756:	ab21      	add	r3, sp, #132	@ 0x84
 800f758:	a902      	add	r1, sp, #8
 800f75a:	4628      	mov	r0, r5
 800f75c:	9301      	str	r3, [sp, #4]
 800f75e:	f001 fab3 	bl	8010cc8 <_svfiprintf_r>
 800f762:	1c43      	adds	r3, r0, #1
 800f764:	bfbc      	itt	lt
 800f766:	238b      	movlt	r3, #139	@ 0x8b
 800f768:	602b      	strlt	r3, [r5, #0]
 800f76a:	2c00      	cmp	r4, #0
 800f76c:	d0dd      	beq.n	800f72a <sniprintf+0x16>
 800f76e:	9b02      	ldr	r3, [sp, #8]
 800f770:	2200      	movs	r2, #0
 800f772:	701a      	strb	r2, [r3, #0]
 800f774:	e7d9      	b.n	800f72a <sniprintf+0x16>
 800f776:	bf00      	nop
 800f778:	200001e8 	.word	0x200001e8

0800f77c <siprintf>:
 800f77c:	b40e      	push	{r1, r2, r3}
 800f77e:	b500      	push	{lr}
 800f780:	b09c      	sub	sp, #112	@ 0x70
 800f782:	ab1d      	add	r3, sp, #116	@ 0x74
 800f784:	9002      	str	r0, [sp, #8]
 800f786:	9006      	str	r0, [sp, #24]
 800f788:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f78c:	4809      	ldr	r0, [pc, #36]	@ (800f7b4 <siprintf+0x38>)
 800f78e:	9107      	str	r1, [sp, #28]
 800f790:	9104      	str	r1, [sp, #16]
 800f792:	4909      	ldr	r1, [pc, #36]	@ (800f7b8 <siprintf+0x3c>)
 800f794:	f853 2b04 	ldr.w	r2, [r3], #4
 800f798:	9105      	str	r1, [sp, #20]
 800f79a:	6800      	ldr	r0, [r0, #0]
 800f79c:	9301      	str	r3, [sp, #4]
 800f79e:	a902      	add	r1, sp, #8
 800f7a0:	f001 fa92 	bl	8010cc8 <_svfiprintf_r>
 800f7a4:	9b02      	ldr	r3, [sp, #8]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	701a      	strb	r2, [r3, #0]
 800f7aa:	b01c      	add	sp, #112	@ 0x70
 800f7ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7b0:	b003      	add	sp, #12
 800f7b2:	4770      	bx	lr
 800f7b4:	200001e8 	.word	0x200001e8
 800f7b8:	ffff0208 	.word	0xffff0208

0800f7bc <__sread>:
 800f7bc:	b510      	push	{r4, lr}
 800f7be:	460c      	mov	r4, r1
 800f7c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7c4:	f000 f8b2 	bl	800f92c <_read_r>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	bfab      	itete	ge
 800f7cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f7ce:	89a3      	ldrhlt	r3, [r4, #12]
 800f7d0:	181b      	addge	r3, r3, r0
 800f7d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f7d6:	bfac      	ite	ge
 800f7d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f7da:	81a3      	strhlt	r3, [r4, #12]
 800f7dc:	bd10      	pop	{r4, pc}

0800f7de <__swrite>:
 800f7de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e2:	461f      	mov	r7, r3
 800f7e4:	898b      	ldrh	r3, [r1, #12]
 800f7e6:	05db      	lsls	r3, r3, #23
 800f7e8:	4605      	mov	r5, r0
 800f7ea:	460c      	mov	r4, r1
 800f7ec:	4616      	mov	r6, r2
 800f7ee:	d505      	bpl.n	800f7fc <__swrite+0x1e>
 800f7f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7f4:	2302      	movs	r3, #2
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	f000 f886 	bl	800f908 <_lseek_r>
 800f7fc:	89a3      	ldrh	r3, [r4, #12]
 800f7fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f802:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f806:	81a3      	strh	r3, [r4, #12]
 800f808:	4632      	mov	r2, r6
 800f80a:	463b      	mov	r3, r7
 800f80c:	4628      	mov	r0, r5
 800f80e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f812:	f000 b89d 	b.w	800f950 <_write_r>

0800f816 <__sseek>:
 800f816:	b510      	push	{r4, lr}
 800f818:	460c      	mov	r4, r1
 800f81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f81e:	f000 f873 	bl	800f908 <_lseek_r>
 800f822:	1c43      	adds	r3, r0, #1
 800f824:	89a3      	ldrh	r3, [r4, #12]
 800f826:	bf15      	itete	ne
 800f828:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f82a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f82e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f832:	81a3      	strheq	r3, [r4, #12]
 800f834:	bf18      	it	ne
 800f836:	81a3      	strhne	r3, [r4, #12]
 800f838:	bd10      	pop	{r4, pc}

0800f83a <__sclose>:
 800f83a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f83e:	f000 b853 	b.w	800f8e8 <_close_r>

0800f842 <_vsniprintf_r>:
 800f842:	b530      	push	{r4, r5, lr}
 800f844:	4614      	mov	r4, r2
 800f846:	2c00      	cmp	r4, #0
 800f848:	b09b      	sub	sp, #108	@ 0x6c
 800f84a:	4605      	mov	r5, r0
 800f84c:	461a      	mov	r2, r3
 800f84e:	da05      	bge.n	800f85c <_vsniprintf_r+0x1a>
 800f850:	238b      	movs	r3, #139	@ 0x8b
 800f852:	6003      	str	r3, [r0, #0]
 800f854:	f04f 30ff 	mov.w	r0, #4294967295
 800f858:	b01b      	add	sp, #108	@ 0x6c
 800f85a:	bd30      	pop	{r4, r5, pc}
 800f85c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f860:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f864:	bf14      	ite	ne
 800f866:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f86a:	4623      	moveq	r3, r4
 800f86c:	9302      	str	r3, [sp, #8]
 800f86e:	9305      	str	r3, [sp, #20]
 800f870:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f874:	9100      	str	r1, [sp, #0]
 800f876:	9104      	str	r1, [sp, #16]
 800f878:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f87c:	4669      	mov	r1, sp
 800f87e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f880:	f001 fa22 	bl	8010cc8 <_svfiprintf_r>
 800f884:	1c43      	adds	r3, r0, #1
 800f886:	bfbc      	itt	lt
 800f888:	238b      	movlt	r3, #139	@ 0x8b
 800f88a:	602b      	strlt	r3, [r5, #0]
 800f88c:	2c00      	cmp	r4, #0
 800f88e:	d0e3      	beq.n	800f858 <_vsniprintf_r+0x16>
 800f890:	9b00      	ldr	r3, [sp, #0]
 800f892:	2200      	movs	r2, #0
 800f894:	701a      	strb	r2, [r3, #0]
 800f896:	e7df      	b.n	800f858 <_vsniprintf_r+0x16>

0800f898 <vsniprintf>:
 800f898:	b507      	push	{r0, r1, r2, lr}
 800f89a:	9300      	str	r3, [sp, #0]
 800f89c:	4613      	mov	r3, r2
 800f89e:	460a      	mov	r2, r1
 800f8a0:	4601      	mov	r1, r0
 800f8a2:	4803      	ldr	r0, [pc, #12]	@ (800f8b0 <vsniprintf+0x18>)
 800f8a4:	6800      	ldr	r0, [r0, #0]
 800f8a6:	f7ff ffcc 	bl	800f842 <_vsniprintf_r>
 800f8aa:	b003      	add	sp, #12
 800f8ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800f8b0:	200001e8 	.word	0x200001e8

0800f8b4 <memset>:
 800f8b4:	4402      	add	r2, r0
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d100      	bne.n	800f8be <memset+0xa>
 800f8bc:	4770      	bx	lr
 800f8be:	f803 1b01 	strb.w	r1, [r3], #1
 800f8c2:	e7f9      	b.n	800f8b8 <memset+0x4>

0800f8c4 <strncmp>:
 800f8c4:	b510      	push	{r4, lr}
 800f8c6:	b16a      	cbz	r2, 800f8e4 <strncmp+0x20>
 800f8c8:	3901      	subs	r1, #1
 800f8ca:	1884      	adds	r4, r0, r2
 800f8cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f8d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f8d4:	429a      	cmp	r2, r3
 800f8d6:	d103      	bne.n	800f8e0 <strncmp+0x1c>
 800f8d8:	42a0      	cmp	r0, r4
 800f8da:	d001      	beq.n	800f8e0 <strncmp+0x1c>
 800f8dc:	2a00      	cmp	r2, #0
 800f8de:	d1f5      	bne.n	800f8cc <strncmp+0x8>
 800f8e0:	1ad0      	subs	r0, r2, r3
 800f8e2:	bd10      	pop	{r4, pc}
 800f8e4:	4610      	mov	r0, r2
 800f8e6:	e7fc      	b.n	800f8e2 <strncmp+0x1e>

0800f8e8 <_close_r>:
 800f8e8:	b538      	push	{r3, r4, r5, lr}
 800f8ea:	4d06      	ldr	r5, [pc, #24]	@ (800f904 <_close_r+0x1c>)
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	4604      	mov	r4, r0
 800f8f0:	4608      	mov	r0, r1
 800f8f2:	602b      	str	r3, [r5, #0]
 800f8f4:	f7f4 fd70 	bl	80043d8 <_close>
 800f8f8:	1c43      	adds	r3, r0, #1
 800f8fa:	d102      	bne.n	800f902 <_close_r+0x1a>
 800f8fc:	682b      	ldr	r3, [r5, #0]
 800f8fe:	b103      	cbz	r3, 800f902 <_close_r+0x1a>
 800f900:	6023      	str	r3, [r4, #0]
 800f902:	bd38      	pop	{r3, r4, r5, pc}
 800f904:	200029b4 	.word	0x200029b4

0800f908 <_lseek_r>:
 800f908:	b538      	push	{r3, r4, r5, lr}
 800f90a:	4d07      	ldr	r5, [pc, #28]	@ (800f928 <_lseek_r+0x20>)
 800f90c:	4604      	mov	r4, r0
 800f90e:	4608      	mov	r0, r1
 800f910:	4611      	mov	r1, r2
 800f912:	2200      	movs	r2, #0
 800f914:	602a      	str	r2, [r5, #0]
 800f916:	461a      	mov	r2, r3
 800f918:	f7f4 fd85 	bl	8004426 <_lseek>
 800f91c:	1c43      	adds	r3, r0, #1
 800f91e:	d102      	bne.n	800f926 <_lseek_r+0x1e>
 800f920:	682b      	ldr	r3, [r5, #0]
 800f922:	b103      	cbz	r3, 800f926 <_lseek_r+0x1e>
 800f924:	6023      	str	r3, [r4, #0]
 800f926:	bd38      	pop	{r3, r4, r5, pc}
 800f928:	200029b4 	.word	0x200029b4

0800f92c <_read_r>:
 800f92c:	b538      	push	{r3, r4, r5, lr}
 800f92e:	4d07      	ldr	r5, [pc, #28]	@ (800f94c <_read_r+0x20>)
 800f930:	4604      	mov	r4, r0
 800f932:	4608      	mov	r0, r1
 800f934:	4611      	mov	r1, r2
 800f936:	2200      	movs	r2, #0
 800f938:	602a      	str	r2, [r5, #0]
 800f93a:	461a      	mov	r2, r3
 800f93c:	f7f4 fd13 	bl	8004366 <_read>
 800f940:	1c43      	adds	r3, r0, #1
 800f942:	d102      	bne.n	800f94a <_read_r+0x1e>
 800f944:	682b      	ldr	r3, [r5, #0]
 800f946:	b103      	cbz	r3, 800f94a <_read_r+0x1e>
 800f948:	6023      	str	r3, [r4, #0]
 800f94a:	bd38      	pop	{r3, r4, r5, pc}
 800f94c:	200029b4 	.word	0x200029b4

0800f950 <_write_r>:
 800f950:	b538      	push	{r3, r4, r5, lr}
 800f952:	4d07      	ldr	r5, [pc, #28]	@ (800f970 <_write_r+0x20>)
 800f954:	4604      	mov	r4, r0
 800f956:	4608      	mov	r0, r1
 800f958:	4611      	mov	r1, r2
 800f95a:	2200      	movs	r2, #0
 800f95c:	602a      	str	r2, [r5, #0]
 800f95e:	461a      	mov	r2, r3
 800f960:	f7f4 fd1e 	bl	80043a0 <_write>
 800f964:	1c43      	adds	r3, r0, #1
 800f966:	d102      	bne.n	800f96e <_write_r+0x1e>
 800f968:	682b      	ldr	r3, [r5, #0]
 800f96a:	b103      	cbz	r3, 800f96e <_write_r+0x1e>
 800f96c:	6023      	str	r3, [r4, #0]
 800f96e:	bd38      	pop	{r3, r4, r5, pc}
 800f970:	200029b4 	.word	0x200029b4

0800f974 <__errno>:
 800f974:	4b01      	ldr	r3, [pc, #4]	@ (800f97c <__errno+0x8>)
 800f976:	6818      	ldr	r0, [r3, #0]
 800f978:	4770      	bx	lr
 800f97a:	bf00      	nop
 800f97c:	200001e8 	.word	0x200001e8

0800f980 <__libc_init_array>:
 800f980:	b570      	push	{r4, r5, r6, lr}
 800f982:	4d0d      	ldr	r5, [pc, #52]	@ (800f9b8 <__libc_init_array+0x38>)
 800f984:	4c0d      	ldr	r4, [pc, #52]	@ (800f9bc <__libc_init_array+0x3c>)
 800f986:	1b64      	subs	r4, r4, r5
 800f988:	10a4      	asrs	r4, r4, #2
 800f98a:	2600      	movs	r6, #0
 800f98c:	42a6      	cmp	r6, r4
 800f98e:	d109      	bne.n	800f9a4 <__libc_init_array+0x24>
 800f990:	4d0b      	ldr	r5, [pc, #44]	@ (800f9c0 <__libc_init_array+0x40>)
 800f992:	4c0c      	ldr	r4, [pc, #48]	@ (800f9c4 <__libc_init_array+0x44>)
 800f994:	f002 f874 	bl	8011a80 <_init>
 800f998:	1b64      	subs	r4, r4, r5
 800f99a:	10a4      	asrs	r4, r4, #2
 800f99c:	2600      	movs	r6, #0
 800f99e:	42a6      	cmp	r6, r4
 800f9a0:	d105      	bne.n	800f9ae <__libc_init_array+0x2e>
 800f9a2:	bd70      	pop	{r4, r5, r6, pc}
 800f9a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9a8:	4798      	blx	r3
 800f9aa:	3601      	adds	r6, #1
 800f9ac:	e7ee      	b.n	800f98c <__libc_init_array+0xc>
 800f9ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800f9b2:	4798      	blx	r3
 800f9b4:	3601      	adds	r6, #1
 800f9b6:	e7f2      	b.n	800f99e <__libc_init_array+0x1e>
 800f9b8:	08012a28 	.word	0x08012a28
 800f9bc:	08012a28 	.word	0x08012a28
 800f9c0:	08012a28 	.word	0x08012a28
 800f9c4:	08012a2c 	.word	0x08012a2c

0800f9c8 <__retarget_lock_init_recursive>:
 800f9c8:	4770      	bx	lr

0800f9ca <__retarget_lock_acquire_recursive>:
 800f9ca:	4770      	bx	lr

0800f9cc <__retarget_lock_release_recursive>:
 800f9cc:	4770      	bx	lr

0800f9ce <memcpy>:
 800f9ce:	440a      	add	r2, r1
 800f9d0:	4291      	cmp	r1, r2
 800f9d2:	f100 33ff 	add.w	r3, r0, #4294967295
 800f9d6:	d100      	bne.n	800f9da <memcpy+0xc>
 800f9d8:	4770      	bx	lr
 800f9da:	b510      	push	{r4, lr}
 800f9dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9e4:	4291      	cmp	r1, r2
 800f9e6:	d1f9      	bne.n	800f9dc <memcpy+0xe>
 800f9e8:	bd10      	pop	{r4, pc}
 800f9ea:	0000      	movs	r0, r0
 800f9ec:	0000      	movs	r0, r0
	...

0800f9f0 <nan>:
 800f9f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f9f8 <nan+0x8>
 800f9f4:	4770      	bx	lr
 800f9f6:	bf00      	nop
 800f9f8:	00000000 	.word	0x00000000
 800f9fc:	7ff80000 	.word	0x7ff80000

0800fa00 <nanf>:
 800fa00:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fa08 <nanf+0x8>
 800fa04:	4770      	bx	lr
 800fa06:	bf00      	nop
 800fa08:	7fc00000 	.word	0x7fc00000

0800fa0c <_free_r>:
 800fa0c:	b538      	push	{r3, r4, r5, lr}
 800fa0e:	4605      	mov	r5, r0
 800fa10:	2900      	cmp	r1, #0
 800fa12:	d041      	beq.n	800fa98 <_free_r+0x8c>
 800fa14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fa18:	1f0c      	subs	r4, r1, #4
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	bfb8      	it	lt
 800fa1e:	18e4      	addlt	r4, r4, r3
 800fa20:	f000 fc2c 	bl	801027c <__malloc_lock>
 800fa24:	4a1d      	ldr	r2, [pc, #116]	@ (800fa9c <_free_r+0x90>)
 800fa26:	6813      	ldr	r3, [r2, #0]
 800fa28:	b933      	cbnz	r3, 800fa38 <_free_r+0x2c>
 800fa2a:	6063      	str	r3, [r4, #4]
 800fa2c:	6014      	str	r4, [r2, #0]
 800fa2e:	4628      	mov	r0, r5
 800fa30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa34:	f000 bc28 	b.w	8010288 <__malloc_unlock>
 800fa38:	42a3      	cmp	r3, r4
 800fa3a:	d908      	bls.n	800fa4e <_free_r+0x42>
 800fa3c:	6820      	ldr	r0, [r4, #0]
 800fa3e:	1821      	adds	r1, r4, r0
 800fa40:	428b      	cmp	r3, r1
 800fa42:	bf01      	itttt	eq
 800fa44:	6819      	ldreq	r1, [r3, #0]
 800fa46:	685b      	ldreq	r3, [r3, #4]
 800fa48:	1809      	addeq	r1, r1, r0
 800fa4a:	6021      	streq	r1, [r4, #0]
 800fa4c:	e7ed      	b.n	800fa2a <_free_r+0x1e>
 800fa4e:	461a      	mov	r2, r3
 800fa50:	685b      	ldr	r3, [r3, #4]
 800fa52:	b10b      	cbz	r3, 800fa58 <_free_r+0x4c>
 800fa54:	42a3      	cmp	r3, r4
 800fa56:	d9fa      	bls.n	800fa4e <_free_r+0x42>
 800fa58:	6811      	ldr	r1, [r2, #0]
 800fa5a:	1850      	adds	r0, r2, r1
 800fa5c:	42a0      	cmp	r0, r4
 800fa5e:	d10b      	bne.n	800fa78 <_free_r+0x6c>
 800fa60:	6820      	ldr	r0, [r4, #0]
 800fa62:	4401      	add	r1, r0
 800fa64:	1850      	adds	r0, r2, r1
 800fa66:	4283      	cmp	r3, r0
 800fa68:	6011      	str	r1, [r2, #0]
 800fa6a:	d1e0      	bne.n	800fa2e <_free_r+0x22>
 800fa6c:	6818      	ldr	r0, [r3, #0]
 800fa6e:	685b      	ldr	r3, [r3, #4]
 800fa70:	6053      	str	r3, [r2, #4]
 800fa72:	4408      	add	r0, r1
 800fa74:	6010      	str	r0, [r2, #0]
 800fa76:	e7da      	b.n	800fa2e <_free_r+0x22>
 800fa78:	d902      	bls.n	800fa80 <_free_r+0x74>
 800fa7a:	230c      	movs	r3, #12
 800fa7c:	602b      	str	r3, [r5, #0]
 800fa7e:	e7d6      	b.n	800fa2e <_free_r+0x22>
 800fa80:	6820      	ldr	r0, [r4, #0]
 800fa82:	1821      	adds	r1, r4, r0
 800fa84:	428b      	cmp	r3, r1
 800fa86:	bf04      	itt	eq
 800fa88:	6819      	ldreq	r1, [r3, #0]
 800fa8a:	685b      	ldreq	r3, [r3, #4]
 800fa8c:	6063      	str	r3, [r4, #4]
 800fa8e:	bf04      	itt	eq
 800fa90:	1809      	addeq	r1, r1, r0
 800fa92:	6021      	streq	r1, [r4, #0]
 800fa94:	6054      	str	r4, [r2, #4]
 800fa96:	e7ca      	b.n	800fa2e <_free_r+0x22>
 800fa98:	bd38      	pop	{r3, r4, r5, pc}
 800fa9a:	bf00      	nop
 800fa9c:	200029c0 	.word	0x200029c0

0800faa0 <rshift>:
 800faa0:	6903      	ldr	r3, [r0, #16]
 800faa2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800faa6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800faaa:	ea4f 1261 	mov.w	r2, r1, asr #5
 800faae:	f100 0414 	add.w	r4, r0, #20
 800fab2:	dd45      	ble.n	800fb40 <rshift+0xa0>
 800fab4:	f011 011f 	ands.w	r1, r1, #31
 800fab8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fabc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fac0:	d10c      	bne.n	800fadc <rshift+0x3c>
 800fac2:	f100 0710 	add.w	r7, r0, #16
 800fac6:	4629      	mov	r1, r5
 800fac8:	42b1      	cmp	r1, r6
 800faca:	d334      	bcc.n	800fb36 <rshift+0x96>
 800facc:	1a9b      	subs	r3, r3, r2
 800face:	009b      	lsls	r3, r3, #2
 800fad0:	1eea      	subs	r2, r5, #3
 800fad2:	4296      	cmp	r6, r2
 800fad4:	bf38      	it	cc
 800fad6:	2300      	movcc	r3, #0
 800fad8:	4423      	add	r3, r4
 800fada:	e015      	b.n	800fb08 <rshift+0x68>
 800fadc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fae0:	f1c1 0820 	rsb	r8, r1, #32
 800fae4:	40cf      	lsrs	r7, r1
 800fae6:	f105 0e04 	add.w	lr, r5, #4
 800faea:	46a1      	mov	r9, r4
 800faec:	4576      	cmp	r6, lr
 800faee:	46f4      	mov	ip, lr
 800faf0:	d815      	bhi.n	800fb1e <rshift+0x7e>
 800faf2:	1a9a      	subs	r2, r3, r2
 800faf4:	0092      	lsls	r2, r2, #2
 800faf6:	3a04      	subs	r2, #4
 800faf8:	3501      	adds	r5, #1
 800fafa:	42ae      	cmp	r6, r5
 800fafc:	bf38      	it	cc
 800fafe:	2200      	movcc	r2, #0
 800fb00:	18a3      	adds	r3, r4, r2
 800fb02:	50a7      	str	r7, [r4, r2]
 800fb04:	b107      	cbz	r7, 800fb08 <rshift+0x68>
 800fb06:	3304      	adds	r3, #4
 800fb08:	1b1a      	subs	r2, r3, r4
 800fb0a:	42a3      	cmp	r3, r4
 800fb0c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fb10:	bf08      	it	eq
 800fb12:	2300      	moveq	r3, #0
 800fb14:	6102      	str	r2, [r0, #16]
 800fb16:	bf08      	it	eq
 800fb18:	6143      	streq	r3, [r0, #20]
 800fb1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb1e:	f8dc c000 	ldr.w	ip, [ip]
 800fb22:	fa0c fc08 	lsl.w	ip, ip, r8
 800fb26:	ea4c 0707 	orr.w	r7, ip, r7
 800fb2a:	f849 7b04 	str.w	r7, [r9], #4
 800fb2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fb32:	40cf      	lsrs	r7, r1
 800fb34:	e7da      	b.n	800faec <rshift+0x4c>
 800fb36:	f851 cb04 	ldr.w	ip, [r1], #4
 800fb3a:	f847 cf04 	str.w	ip, [r7, #4]!
 800fb3e:	e7c3      	b.n	800fac8 <rshift+0x28>
 800fb40:	4623      	mov	r3, r4
 800fb42:	e7e1      	b.n	800fb08 <rshift+0x68>

0800fb44 <__hexdig_fun>:
 800fb44:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fb48:	2b09      	cmp	r3, #9
 800fb4a:	d802      	bhi.n	800fb52 <__hexdig_fun+0xe>
 800fb4c:	3820      	subs	r0, #32
 800fb4e:	b2c0      	uxtb	r0, r0
 800fb50:	4770      	bx	lr
 800fb52:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fb56:	2b05      	cmp	r3, #5
 800fb58:	d801      	bhi.n	800fb5e <__hexdig_fun+0x1a>
 800fb5a:	3847      	subs	r0, #71	@ 0x47
 800fb5c:	e7f7      	b.n	800fb4e <__hexdig_fun+0xa>
 800fb5e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fb62:	2b05      	cmp	r3, #5
 800fb64:	d801      	bhi.n	800fb6a <__hexdig_fun+0x26>
 800fb66:	3827      	subs	r0, #39	@ 0x27
 800fb68:	e7f1      	b.n	800fb4e <__hexdig_fun+0xa>
 800fb6a:	2000      	movs	r0, #0
 800fb6c:	4770      	bx	lr
	...

0800fb70 <__gethex>:
 800fb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb74:	b085      	sub	sp, #20
 800fb76:	468a      	mov	sl, r1
 800fb78:	9302      	str	r3, [sp, #8]
 800fb7a:	680b      	ldr	r3, [r1, #0]
 800fb7c:	9001      	str	r0, [sp, #4]
 800fb7e:	4690      	mov	r8, r2
 800fb80:	1c9c      	adds	r4, r3, #2
 800fb82:	46a1      	mov	r9, r4
 800fb84:	f814 0b01 	ldrb.w	r0, [r4], #1
 800fb88:	2830      	cmp	r0, #48	@ 0x30
 800fb8a:	d0fa      	beq.n	800fb82 <__gethex+0x12>
 800fb8c:	eba9 0303 	sub.w	r3, r9, r3
 800fb90:	f1a3 0b02 	sub.w	fp, r3, #2
 800fb94:	f7ff ffd6 	bl	800fb44 <__hexdig_fun>
 800fb98:	4605      	mov	r5, r0
 800fb9a:	2800      	cmp	r0, #0
 800fb9c:	d168      	bne.n	800fc70 <__gethex+0x100>
 800fb9e:	49a0      	ldr	r1, [pc, #640]	@ (800fe20 <__gethex+0x2b0>)
 800fba0:	2201      	movs	r2, #1
 800fba2:	4648      	mov	r0, r9
 800fba4:	f7ff fe8e 	bl	800f8c4 <strncmp>
 800fba8:	4607      	mov	r7, r0
 800fbaa:	2800      	cmp	r0, #0
 800fbac:	d167      	bne.n	800fc7e <__gethex+0x10e>
 800fbae:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fbb2:	4626      	mov	r6, r4
 800fbb4:	f7ff ffc6 	bl	800fb44 <__hexdig_fun>
 800fbb8:	2800      	cmp	r0, #0
 800fbba:	d062      	beq.n	800fc82 <__gethex+0x112>
 800fbbc:	4623      	mov	r3, r4
 800fbbe:	7818      	ldrb	r0, [r3, #0]
 800fbc0:	2830      	cmp	r0, #48	@ 0x30
 800fbc2:	4699      	mov	r9, r3
 800fbc4:	f103 0301 	add.w	r3, r3, #1
 800fbc8:	d0f9      	beq.n	800fbbe <__gethex+0x4e>
 800fbca:	f7ff ffbb 	bl	800fb44 <__hexdig_fun>
 800fbce:	fab0 f580 	clz	r5, r0
 800fbd2:	096d      	lsrs	r5, r5, #5
 800fbd4:	f04f 0b01 	mov.w	fp, #1
 800fbd8:	464a      	mov	r2, r9
 800fbda:	4616      	mov	r6, r2
 800fbdc:	3201      	adds	r2, #1
 800fbde:	7830      	ldrb	r0, [r6, #0]
 800fbe0:	f7ff ffb0 	bl	800fb44 <__hexdig_fun>
 800fbe4:	2800      	cmp	r0, #0
 800fbe6:	d1f8      	bne.n	800fbda <__gethex+0x6a>
 800fbe8:	498d      	ldr	r1, [pc, #564]	@ (800fe20 <__gethex+0x2b0>)
 800fbea:	2201      	movs	r2, #1
 800fbec:	4630      	mov	r0, r6
 800fbee:	f7ff fe69 	bl	800f8c4 <strncmp>
 800fbf2:	2800      	cmp	r0, #0
 800fbf4:	d13f      	bne.n	800fc76 <__gethex+0x106>
 800fbf6:	b944      	cbnz	r4, 800fc0a <__gethex+0x9a>
 800fbf8:	1c74      	adds	r4, r6, #1
 800fbfa:	4622      	mov	r2, r4
 800fbfc:	4616      	mov	r6, r2
 800fbfe:	3201      	adds	r2, #1
 800fc00:	7830      	ldrb	r0, [r6, #0]
 800fc02:	f7ff ff9f 	bl	800fb44 <__hexdig_fun>
 800fc06:	2800      	cmp	r0, #0
 800fc08:	d1f8      	bne.n	800fbfc <__gethex+0x8c>
 800fc0a:	1ba4      	subs	r4, r4, r6
 800fc0c:	00a7      	lsls	r7, r4, #2
 800fc0e:	7833      	ldrb	r3, [r6, #0]
 800fc10:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fc14:	2b50      	cmp	r3, #80	@ 0x50
 800fc16:	d13e      	bne.n	800fc96 <__gethex+0x126>
 800fc18:	7873      	ldrb	r3, [r6, #1]
 800fc1a:	2b2b      	cmp	r3, #43	@ 0x2b
 800fc1c:	d033      	beq.n	800fc86 <__gethex+0x116>
 800fc1e:	2b2d      	cmp	r3, #45	@ 0x2d
 800fc20:	d034      	beq.n	800fc8c <__gethex+0x11c>
 800fc22:	1c71      	adds	r1, r6, #1
 800fc24:	2400      	movs	r4, #0
 800fc26:	7808      	ldrb	r0, [r1, #0]
 800fc28:	f7ff ff8c 	bl	800fb44 <__hexdig_fun>
 800fc2c:	1e43      	subs	r3, r0, #1
 800fc2e:	b2db      	uxtb	r3, r3
 800fc30:	2b18      	cmp	r3, #24
 800fc32:	d830      	bhi.n	800fc96 <__gethex+0x126>
 800fc34:	f1a0 0210 	sub.w	r2, r0, #16
 800fc38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fc3c:	f7ff ff82 	bl	800fb44 <__hexdig_fun>
 800fc40:	f100 3cff 	add.w	ip, r0, #4294967295
 800fc44:	fa5f fc8c 	uxtb.w	ip, ip
 800fc48:	f1bc 0f18 	cmp.w	ip, #24
 800fc4c:	f04f 030a 	mov.w	r3, #10
 800fc50:	d91e      	bls.n	800fc90 <__gethex+0x120>
 800fc52:	b104      	cbz	r4, 800fc56 <__gethex+0xe6>
 800fc54:	4252      	negs	r2, r2
 800fc56:	4417      	add	r7, r2
 800fc58:	f8ca 1000 	str.w	r1, [sl]
 800fc5c:	b1ed      	cbz	r5, 800fc9a <__gethex+0x12a>
 800fc5e:	f1bb 0f00 	cmp.w	fp, #0
 800fc62:	bf0c      	ite	eq
 800fc64:	2506      	moveq	r5, #6
 800fc66:	2500      	movne	r5, #0
 800fc68:	4628      	mov	r0, r5
 800fc6a:	b005      	add	sp, #20
 800fc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc70:	2500      	movs	r5, #0
 800fc72:	462c      	mov	r4, r5
 800fc74:	e7b0      	b.n	800fbd8 <__gethex+0x68>
 800fc76:	2c00      	cmp	r4, #0
 800fc78:	d1c7      	bne.n	800fc0a <__gethex+0x9a>
 800fc7a:	4627      	mov	r7, r4
 800fc7c:	e7c7      	b.n	800fc0e <__gethex+0x9e>
 800fc7e:	464e      	mov	r6, r9
 800fc80:	462f      	mov	r7, r5
 800fc82:	2501      	movs	r5, #1
 800fc84:	e7c3      	b.n	800fc0e <__gethex+0x9e>
 800fc86:	2400      	movs	r4, #0
 800fc88:	1cb1      	adds	r1, r6, #2
 800fc8a:	e7cc      	b.n	800fc26 <__gethex+0xb6>
 800fc8c:	2401      	movs	r4, #1
 800fc8e:	e7fb      	b.n	800fc88 <__gethex+0x118>
 800fc90:	fb03 0002 	mla	r0, r3, r2, r0
 800fc94:	e7ce      	b.n	800fc34 <__gethex+0xc4>
 800fc96:	4631      	mov	r1, r6
 800fc98:	e7de      	b.n	800fc58 <__gethex+0xe8>
 800fc9a:	eba6 0309 	sub.w	r3, r6, r9
 800fc9e:	3b01      	subs	r3, #1
 800fca0:	4629      	mov	r1, r5
 800fca2:	2b07      	cmp	r3, #7
 800fca4:	dc0a      	bgt.n	800fcbc <__gethex+0x14c>
 800fca6:	9801      	ldr	r0, [sp, #4]
 800fca8:	f000 faf4 	bl	8010294 <_Balloc>
 800fcac:	4604      	mov	r4, r0
 800fcae:	b940      	cbnz	r0, 800fcc2 <__gethex+0x152>
 800fcb0:	4b5c      	ldr	r3, [pc, #368]	@ (800fe24 <__gethex+0x2b4>)
 800fcb2:	4602      	mov	r2, r0
 800fcb4:	21e4      	movs	r1, #228	@ 0xe4
 800fcb6:	485c      	ldr	r0, [pc, #368]	@ (800fe28 <__gethex+0x2b8>)
 800fcb8:	f001 fb66 	bl	8011388 <__assert_func>
 800fcbc:	3101      	adds	r1, #1
 800fcbe:	105b      	asrs	r3, r3, #1
 800fcc0:	e7ef      	b.n	800fca2 <__gethex+0x132>
 800fcc2:	f100 0a14 	add.w	sl, r0, #20
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	4655      	mov	r5, sl
 800fcca:	469b      	mov	fp, r3
 800fccc:	45b1      	cmp	r9, r6
 800fcce:	d337      	bcc.n	800fd40 <__gethex+0x1d0>
 800fcd0:	f845 bb04 	str.w	fp, [r5], #4
 800fcd4:	eba5 050a 	sub.w	r5, r5, sl
 800fcd8:	10ad      	asrs	r5, r5, #2
 800fcda:	6125      	str	r5, [r4, #16]
 800fcdc:	4658      	mov	r0, fp
 800fcde:	f000 fbcb 	bl	8010478 <__hi0bits>
 800fce2:	016d      	lsls	r5, r5, #5
 800fce4:	f8d8 6000 	ldr.w	r6, [r8]
 800fce8:	1a2d      	subs	r5, r5, r0
 800fcea:	42b5      	cmp	r5, r6
 800fcec:	dd54      	ble.n	800fd98 <__gethex+0x228>
 800fcee:	1bad      	subs	r5, r5, r6
 800fcf0:	4629      	mov	r1, r5
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	f000 ff5f 	bl	8010bb6 <__any_on>
 800fcf8:	4681      	mov	r9, r0
 800fcfa:	b178      	cbz	r0, 800fd1c <__gethex+0x1ac>
 800fcfc:	1e6b      	subs	r3, r5, #1
 800fcfe:	1159      	asrs	r1, r3, #5
 800fd00:	f003 021f 	and.w	r2, r3, #31
 800fd04:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fd08:	f04f 0901 	mov.w	r9, #1
 800fd0c:	fa09 f202 	lsl.w	r2, r9, r2
 800fd10:	420a      	tst	r2, r1
 800fd12:	d003      	beq.n	800fd1c <__gethex+0x1ac>
 800fd14:	454b      	cmp	r3, r9
 800fd16:	dc36      	bgt.n	800fd86 <__gethex+0x216>
 800fd18:	f04f 0902 	mov.w	r9, #2
 800fd1c:	4629      	mov	r1, r5
 800fd1e:	4620      	mov	r0, r4
 800fd20:	f7ff febe 	bl	800faa0 <rshift>
 800fd24:	442f      	add	r7, r5
 800fd26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd2a:	42bb      	cmp	r3, r7
 800fd2c:	da42      	bge.n	800fdb4 <__gethex+0x244>
 800fd2e:	9801      	ldr	r0, [sp, #4]
 800fd30:	4621      	mov	r1, r4
 800fd32:	f000 faef 	bl	8010314 <_Bfree>
 800fd36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd38:	2300      	movs	r3, #0
 800fd3a:	6013      	str	r3, [r2, #0]
 800fd3c:	25a3      	movs	r5, #163	@ 0xa3
 800fd3e:	e793      	b.n	800fc68 <__gethex+0xf8>
 800fd40:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fd44:	2a2e      	cmp	r2, #46	@ 0x2e
 800fd46:	d012      	beq.n	800fd6e <__gethex+0x1fe>
 800fd48:	2b20      	cmp	r3, #32
 800fd4a:	d104      	bne.n	800fd56 <__gethex+0x1e6>
 800fd4c:	f845 bb04 	str.w	fp, [r5], #4
 800fd50:	f04f 0b00 	mov.w	fp, #0
 800fd54:	465b      	mov	r3, fp
 800fd56:	7830      	ldrb	r0, [r6, #0]
 800fd58:	9303      	str	r3, [sp, #12]
 800fd5a:	f7ff fef3 	bl	800fb44 <__hexdig_fun>
 800fd5e:	9b03      	ldr	r3, [sp, #12]
 800fd60:	f000 000f 	and.w	r0, r0, #15
 800fd64:	4098      	lsls	r0, r3
 800fd66:	ea4b 0b00 	orr.w	fp, fp, r0
 800fd6a:	3304      	adds	r3, #4
 800fd6c:	e7ae      	b.n	800fccc <__gethex+0x15c>
 800fd6e:	45b1      	cmp	r9, r6
 800fd70:	d8ea      	bhi.n	800fd48 <__gethex+0x1d8>
 800fd72:	492b      	ldr	r1, [pc, #172]	@ (800fe20 <__gethex+0x2b0>)
 800fd74:	9303      	str	r3, [sp, #12]
 800fd76:	2201      	movs	r2, #1
 800fd78:	4630      	mov	r0, r6
 800fd7a:	f7ff fda3 	bl	800f8c4 <strncmp>
 800fd7e:	9b03      	ldr	r3, [sp, #12]
 800fd80:	2800      	cmp	r0, #0
 800fd82:	d1e1      	bne.n	800fd48 <__gethex+0x1d8>
 800fd84:	e7a2      	b.n	800fccc <__gethex+0x15c>
 800fd86:	1ea9      	subs	r1, r5, #2
 800fd88:	4620      	mov	r0, r4
 800fd8a:	f000 ff14 	bl	8010bb6 <__any_on>
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	d0c2      	beq.n	800fd18 <__gethex+0x1a8>
 800fd92:	f04f 0903 	mov.w	r9, #3
 800fd96:	e7c1      	b.n	800fd1c <__gethex+0x1ac>
 800fd98:	da09      	bge.n	800fdae <__gethex+0x23e>
 800fd9a:	1b75      	subs	r5, r6, r5
 800fd9c:	4621      	mov	r1, r4
 800fd9e:	9801      	ldr	r0, [sp, #4]
 800fda0:	462a      	mov	r2, r5
 800fda2:	f000 fccf 	bl	8010744 <__lshift>
 800fda6:	1b7f      	subs	r7, r7, r5
 800fda8:	4604      	mov	r4, r0
 800fdaa:	f100 0a14 	add.w	sl, r0, #20
 800fdae:	f04f 0900 	mov.w	r9, #0
 800fdb2:	e7b8      	b.n	800fd26 <__gethex+0x1b6>
 800fdb4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fdb8:	42bd      	cmp	r5, r7
 800fdba:	dd6f      	ble.n	800fe9c <__gethex+0x32c>
 800fdbc:	1bed      	subs	r5, r5, r7
 800fdbe:	42ae      	cmp	r6, r5
 800fdc0:	dc34      	bgt.n	800fe2c <__gethex+0x2bc>
 800fdc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fdc6:	2b02      	cmp	r3, #2
 800fdc8:	d022      	beq.n	800fe10 <__gethex+0x2a0>
 800fdca:	2b03      	cmp	r3, #3
 800fdcc:	d024      	beq.n	800fe18 <__gethex+0x2a8>
 800fdce:	2b01      	cmp	r3, #1
 800fdd0:	d115      	bne.n	800fdfe <__gethex+0x28e>
 800fdd2:	42ae      	cmp	r6, r5
 800fdd4:	d113      	bne.n	800fdfe <__gethex+0x28e>
 800fdd6:	2e01      	cmp	r6, #1
 800fdd8:	d10b      	bne.n	800fdf2 <__gethex+0x282>
 800fdda:	9a02      	ldr	r2, [sp, #8]
 800fddc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fde0:	6013      	str	r3, [r2, #0]
 800fde2:	2301      	movs	r3, #1
 800fde4:	6123      	str	r3, [r4, #16]
 800fde6:	f8ca 3000 	str.w	r3, [sl]
 800fdea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdec:	2562      	movs	r5, #98	@ 0x62
 800fdee:	601c      	str	r4, [r3, #0]
 800fdf0:	e73a      	b.n	800fc68 <__gethex+0xf8>
 800fdf2:	1e71      	subs	r1, r6, #1
 800fdf4:	4620      	mov	r0, r4
 800fdf6:	f000 fede 	bl	8010bb6 <__any_on>
 800fdfa:	2800      	cmp	r0, #0
 800fdfc:	d1ed      	bne.n	800fdda <__gethex+0x26a>
 800fdfe:	9801      	ldr	r0, [sp, #4]
 800fe00:	4621      	mov	r1, r4
 800fe02:	f000 fa87 	bl	8010314 <_Bfree>
 800fe06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fe08:	2300      	movs	r3, #0
 800fe0a:	6013      	str	r3, [r2, #0]
 800fe0c:	2550      	movs	r5, #80	@ 0x50
 800fe0e:	e72b      	b.n	800fc68 <__gethex+0xf8>
 800fe10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d1f3      	bne.n	800fdfe <__gethex+0x28e>
 800fe16:	e7e0      	b.n	800fdda <__gethex+0x26a>
 800fe18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d1dd      	bne.n	800fdda <__gethex+0x26a>
 800fe1e:	e7ee      	b.n	800fdfe <__gethex+0x28e>
 800fe20:	08012668 	.word	0x08012668
 800fe24:	080127d1 	.word	0x080127d1
 800fe28:	080127e2 	.word	0x080127e2
 800fe2c:	1e6f      	subs	r7, r5, #1
 800fe2e:	f1b9 0f00 	cmp.w	r9, #0
 800fe32:	d130      	bne.n	800fe96 <__gethex+0x326>
 800fe34:	b127      	cbz	r7, 800fe40 <__gethex+0x2d0>
 800fe36:	4639      	mov	r1, r7
 800fe38:	4620      	mov	r0, r4
 800fe3a:	f000 febc 	bl	8010bb6 <__any_on>
 800fe3e:	4681      	mov	r9, r0
 800fe40:	117a      	asrs	r2, r7, #5
 800fe42:	2301      	movs	r3, #1
 800fe44:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fe48:	f007 071f 	and.w	r7, r7, #31
 800fe4c:	40bb      	lsls	r3, r7
 800fe4e:	4213      	tst	r3, r2
 800fe50:	4629      	mov	r1, r5
 800fe52:	4620      	mov	r0, r4
 800fe54:	bf18      	it	ne
 800fe56:	f049 0902 	orrne.w	r9, r9, #2
 800fe5a:	f7ff fe21 	bl	800faa0 <rshift>
 800fe5e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fe62:	1b76      	subs	r6, r6, r5
 800fe64:	2502      	movs	r5, #2
 800fe66:	f1b9 0f00 	cmp.w	r9, #0
 800fe6a:	d047      	beq.n	800fefc <__gethex+0x38c>
 800fe6c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fe70:	2b02      	cmp	r3, #2
 800fe72:	d015      	beq.n	800fea0 <__gethex+0x330>
 800fe74:	2b03      	cmp	r3, #3
 800fe76:	d017      	beq.n	800fea8 <__gethex+0x338>
 800fe78:	2b01      	cmp	r3, #1
 800fe7a:	d109      	bne.n	800fe90 <__gethex+0x320>
 800fe7c:	f019 0f02 	tst.w	r9, #2
 800fe80:	d006      	beq.n	800fe90 <__gethex+0x320>
 800fe82:	f8da 3000 	ldr.w	r3, [sl]
 800fe86:	ea49 0903 	orr.w	r9, r9, r3
 800fe8a:	f019 0f01 	tst.w	r9, #1
 800fe8e:	d10e      	bne.n	800feae <__gethex+0x33e>
 800fe90:	f045 0510 	orr.w	r5, r5, #16
 800fe94:	e032      	b.n	800fefc <__gethex+0x38c>
 800fe96:	f04f 0901 	mov.w	r9, #1
 800fe9a:	e7d1      	b.n	800fe40 <__gethex+0x2d0>
 800fe9c:	2501      	movs	r5, #1
 800fe9e:	e7e2      	b.n	800fe66 <__gethex+0x2f6>
 800fea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fea2:	f1c3 0301 	rsb	r3, r3, #1
 800fea6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d0f0      	beq.n	800fe90 <__gethex+0x320>
 800feae:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800feb2:	f104 0314 	add.w	r3, r4, #20
 800feb6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800feba:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800febe:	f04f 0c00 	mov.w	ip, #0
 800fec2:	4618      	mov	r0, r3
 800fec4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fec8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fecc:	d01b      	beq.n	800ff06 <__gethex+0x396>
 800fece:	3201      	adds	r2, #1
 800fed0:	6002      	str	r2, [r0, #0]
 800fed2:	2d02      	cmp	r5, #2
 800fed4:	f104 0314 	add.w	r3, r4, #20
 800fed8:	d13c      	bne.n	800ff54 <__gethex+0x3e4>
 800feda:	f8d8 2000 	ldr.w	r2, [r8]
 800fede:	3a01      	subs	r2, #1
 800fee0:	42b2      	cmp	r2, r6
 800fee2:	d109      	bne.n	800fef8 <__gethex+0x388>
 800fee4:	1171      	asrs	r1, r6, #5
 800fee6:	2201      	movs	r2, #1
 800fee8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800feec:	f006 061f 	and.w	r6, r6, #31
 800fef0:	fa02 f606 	lsl.w	r6, r2, r6
 800fef4:	421e      	tst	r6, r3
 800fef6:	d13a      	bne.n	800ff6e <__gethex+0x3fe>
 800fef8:	f045 0520 	orr.w	r5, r5, #32
 800fefc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fefe:	601c      	str	r4, [r3, #0]
 800ff00:	9b02      	ldr	r3, [sp, #8]
 800ff02:	601f      	str	r7, [r3, #0]
 800ff04:	e6b0      	b.n	800fc68 <__gethex+0xf8>
 800ff06:	4299      	cmp	r1, r3
 800ff08:	f843 cc04 	str.w	ip, [r3, #-4]
 800ff0c:	d8d9      	bhi.n	800fec2 <__gethex+0x352>
 800ff0e:	68a3      	ldr	r3, [r4, #8]
 800ff10:	459b      	cmp	fp, r3
 800ff12:	db17      	blt.n	800ff44 <__gethex+0x3d4>
 800ff14:	6861      	ldr	r1, [r4, #4]
 800ff16:	9801      	ldr	r0, [sp, #4]
 800ff18:	3101      	adds	r1, #1
 800ff1a:	f000 f9bb 	bl	8010294 <_Balloc>
 800ff1e:	4681      	mov	r9, r0
 800ff20:	b918      	cbnz	r0, 800ff2a <__gethex+0x3ba>
 800ff22:	4b1a      	ldr	r3, [pc, #104]	@ (800ff8c <__gethex+0x41c>)
 800ff24:	4602      	mov	r2, r0
 800ff26:	2184      	movs	r1, #132	@ 0x84
 800ff28:	e6c5      	b.n	800fcb6 <__gethex+0x146>
 800ff2a:	6922      	ldr	r2, [r4, #16]
 800ff2c:	3202      	adds	r2, #2
 800ff2e:	f104 010c 	add.w	r1, r4, #12
 800ff32:	0092      	lsls	r2, r2, #2
 800ff34:	300c      	adds	r0, #12
 800ff36:	f7ff fd4a 	bl	800f9ce <memcpy>
 800ff3a:	4621      	mov	r1, r4
 800ff3c:	9801      	ldr	r0, [sp, #4]
 800ff3e:	f000 f9e9 	bl	8010314 <_Bfree>
 800ff42:	464c      	mov	r4, r9
 800ff44:	6923      	ldr	r3, [r4, #16]
 800ff46:	1c5a      	adds	r2, r3, #1
 800ff48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ff4c:	6122      	str	r2, [r4, #16]
 800ff4e:	2201      	movs	r2, #1
 800ff50:	615a      	str	r2, [r3, #20]
 800ff52:	e7be      	b.n	800fed2 <__gethex+0x362>
 800ff54:	6922      	ldr	r2, [r4, #16]
 800ff56:	455a      	cmp	r2, fp
 800ff58:	dd0b      	ble.n	800ff72 <__gethex+0x402>
 800ff5a:	2101      	movs	r1, #1
 800ff5c:	4620      	mov	r0, r4
 800ff5e:	f7ff fd9f 	bl	800faa0 <rshift>
 800ff62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ff66:	3701      	adds	r7, #1
 800ff68:	42bb      	cmp	r3, r7
 800ff6a:	f6ff aee0 	blt.w	800fd2e <__gethex+0x1be>
 800ff6e:	2501      	movs	r5, #1
 800ff70:	e7c2      	b.n	800fef8 <__gethex+0x388>
 800ff72:	f016 061f 	ands.w	r6, r6, #31
 800ff76:	d0fa      	beq.n	800ff6e <__gethex+0x3fe>
 800ff78:	4453      	add	r3, sl
 800ff7a:	f1c6 0620 	rsb	r6, r6, #32
 800ff7e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ff82:	f000 fa79 	bl	8010478 <__hi0bits>
 800ff86:	42b0      	cmp	r0, r6
 800ff88:	dbe7      	blt.n	800ff5a <__gethex+0x3ea>
 800ff8a:	e7f0      	b.n	800ff6e <__gethex+0x3fe>
 800ff8c:	080127d1 	.word	0x080127d1

0800ff90 <L_shift>:
 800ff90:	f1c2 0208 	rsb	r2, r2, #8
 800ff94:	0092      	lsls	r2, r2, #2
 800ff96:	b570      	push	{r4, r5, r6, lr}
 800ff98:	f1c2 0620 	rsb	r6, r2, #32
 800ff9c:	6843      	ldr	r3, [r0, #4]
 800ff9e:	6804      	ldr	r4, [r0, #0]
 800ffa0:	fa03 f506 	lsl.w	r5, r3, r6
 800ffa4:	432c      	orrs	r4, r5
 800ffa6:	40d3      	lsrs	r3, r2
 800ffa8:	6004      	str	r4, [r0, #0]
 800ffaa:	f840 3f04 	str.w	r3, [r0, #4]!
 800ffae:	4288      	cmp	r0, r1
 800ffb0:	d3f4      	bcc.n	800ff9c <L_shift+0xc>
 800ffb2:	bd70      	pop	{r4, r5, r6, pc}

0800ffb4 <__match>:
 800ffb4:	b530      	push	{r4, r5, lr}
 800ffb6:	6803      	ldr	r3, [r0, #0]
 800ffb8:	3301      	adds	r3, #1
 800ffba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffbe:	b914      	cbnz	r4, 800ffc6 <__match+0x12>
 800ffc0:	6003      	str	r3, [r0, #0]
 800ffc2:	2001      	movs	r0, #1
 800ffc4:	bd30      	pop	{r4, r5, pc}
 800ffc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffca:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ffce:	2d19      	cmp	r5, #25
 800ffd0:	bf98      	it	ls
 800ffd2:	3220      	addls	r2, #32
 800ffd4:	42a2      	cmp	r2, r4
 800ffd6:	d0f0      	beq.n	800ffba <__match+0x6>
 800ffd8:	2000      	movs	r0, #0
 800ffda:	e7f3      	b.n	800ffc4 <__match+0x10>

0800ffdc <__hexnan>:
 800ffdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffe0:	680b      	ldr	r3, [r1, #0]
 800ffe2:	6801      	ldr	r1, [r0, #0]
 800ffe4:	115e      	asrs	r6, r3, #5
 800ffe6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ffea:	f013 031f 	ands.w	r3, r3, #31
 800ffee:	b087      	sub	sp, #28
 800fff0:	bf18      	it	ne
 800fff2:	3604      	addne	r6, #4
 800fff4:	2500      	movs	r5, #0
 800fff6:	1f37      	subs	r7, r6, #4
 800fff8:	4682      	mov	sl, r0
 800fffa:	4690      	mov	r8, r2
 800fffc:	9301      	str	r3, [sp, #4]
 800fffe:	f846 5c04 	str.w	r5, [r6, #-4]
 8010002:	46b9      	mov	r9, r7
 8010004:	463c      	mov	r4, r7
 8010006:	9502      	str	r5, [sp, #8]
 8010008:	46ab      	mov	fp, r5
 801000a:	784a      	ldrb	r2, [r1, #1]
 801000c:	1c4b      	adds	r3, r1, #1
 801000e:	9303      	str	r3, [sp, #12]
 8010010:	b342      	cbz	r2, 8010064 <__hexnan+0x88>
 8010012:	4610      	mov	r0, r2
 8010014:	9105      	str	r1, [sp, #20]
 8010016:	9204      	str	r2, [sp, #16]
 8010018:	f7ff fd94 	bl	800fb44 <__hexdig_fun>
 801001c:	2800      	cmp	r0, #0
 801001e:	d151      	bne.n	80100c4 <__hexnan+0xe8>
 8010020:	9a04      	ldr	r2, [sp, #16]
 8010022:	9905      	ldr	r1, [sp, #20]
 8010024:	2a20      	cmp	r2, #32
 8010026:	d818      	bhi.n	801005a <__hexnan+0x7e>
 8010028:	9b02      	ldr	r3, [sp, #8]
 801002a:	459b      	cmp	fp, r3
 801002c:	dd13      	ble.n	8010056 <__hexnan+0x7a>
 801002e:	454c      	cmp	r4, r9
 8010030:	d206      	bcs.n	8010040 <__hexnan+0x64>
 8010032:	2d07      	cmp	r5, #7
 8010034:	dc04      	bgt.n	8010040 <__hexnan+0x64>
 8010036:	462a      	mov	r2, r5
 8010038:	4649      	mov	r1, r9
 801003a:	4620      	mov	r0, r4
 801003c:	f7ff ffa8 	bl	800ff90 <L_shift>
 8010040:	4544      	cmp	r4, r8
 8010042:	d952      	bls.n	80100ea <__hexnan+0x10e>
 8010044:	2300      	movs	r3, #0
 8010046:	f1a4 0904 	sub.w	r9, r4, #4
 801004a:	f844 3c04 	str.w	r3, [r4, #-4]
 801004e:	f8cd b008 	str.w	fp, [sp, #8]
 8010052:	464c      	mov	r4, r9
 8010054:	461d      	mov	r5, r3
 8010056:	9903      	ldr	r1, [sp, #12]
 8010058:	e7d7      	b.n	801000a <__hexnan+0x2e>
 801005a:	2a29      	cmp	r2, #41	@ 0x29
 801005c:	d157      	bne.n	801010e <__hexnan+0x132>
 801005e:	3102      	adds	r1, #2
 8010060:	f8ca 1000 	str.w	r1, [sl]
 8010064:	f1bb 0f00 	cmp.w	fp, #0
 8010068:	d051      	beq.n	801010e <__hexnan+0x132>
 801006a:	454c      	cmp	r4, r9
 801006c:	d206      	bcs.n	801007c <__hexnan+0xa0>
 801006e:	2d07      	cmp	r5, #7
 8010070:	dc04      	bgt.n	801007c <__hexnan+0xa0>
 8010072:	462a      	mov	r2, r5
 8010074:	4649      	mov	r1, r9
 8010076:	4620      	mov	r0, r4
 8010078:	f7ff ff8a 	bl	800ff90 <L_shift>
 801007c:	4544      	cmp	r4, r8
 801007e:	d936      	bls.n	80100ee <__hexnan+0x112>
 8010080:	f1a8 0204 	sub.w	r2, r8, #4
 8010084:	4623      	mov	r3, r4
 8010086:	f853 1b04 	ldr.w	r1, [r3], #4
 801008a:	f842 1f04 	str.w	r1, [r2, #4]!
 801008e:	429f      	cmp	r7, r3
 8010090:	d2f9      	bcs.n	8010086 <__hexnan+0xaa>
 8010092:	1b3b      	subs	r3, r7, r4
 8010094:	f023 0303 	bic.w	r3, r3, #3
 8010098:	3304      	adds	r3, #4
 801009a:	3401      	adds	r4, #1
 801009c:	3e03      	subs	r6, #3
 801009e:	42b4      	cmp	r4, r6
 80100a0:	bf88      	it	hi
 80100a2:	2304      	movhi	r3, #4
 80100a4:	4443      	add	r3, r8
 80100a6:	2200      	movs	r2, #0
 80100a8:	f843 2b04 	str.w	r2, [r3], #4
 80100ac:	429f      	cmp	r7, r3
 80100ae:	d2fb      	bcs.n	80100a8 <__hexnan+0xcc>
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	b91b      	cbnz	r3, 80100bc <__hexnan+0xe0>
 80100b4:	4547      	cmp	r7, r8
 80100b6:	d128      	bne.n	801010a <__hexnan+0x12e>
 80100b8:	2301      	movs	r3, #1
 80100ba:	603b      	str	r3, [r7, #0]
 80100bc:	2005      	movs	r0, #5
 80100be:	b007      	add	sp, #28
 80100c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100c4:	3501      	adds	r5, #1
 80100c6:	2d08      	cmp	r5, #8
 80100c8:	f10b 0b01 	add.w	fp, fp, #1
 80100cc:	dd06      	ble.n	80100dc <__hexnan+0x100>
 80100ce:	4544      	cmp	r4, r8
 80100d0:	d9c1      	bls.n	8010056 <__hexnan+0x7a>
 80100d2:	2300      	movs	r3, #0
 80100d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80100d8:	2501      	movs	r5, #1
 80100da:	3c04      	subs	r4, #4
 80100dc:	6822      	ldr	r2, [r4, #0]
 80100de:	f000 000f 	and.w	r0, r0, #15
 80100e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80100e6:	6020      	str	r0, [r4, #0]
 80100e8:	e7b5      	b.n	8010056 <__hexnan+0x7a>
 80100ea:	2508      	movs	r5, #8
 80100ec:	e7b3      	b.n	8010056 <__hexnan+0x7a>
 80100ee:	9b01      	ldr	r3, [sp, #4]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d0dd      	beq.n	80100b0 <__hexnan+0xd4>
 80100f4:	f1c3 0320 	rsb	r3, r3, #32
 80100f8:	f04f 32ff 	mov.w	r2, #4294967295
 80100fc:	40da      	lsrs	r2, r3
 80100fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010102:	4013      	ands	r3, r2
 8010104:	f846 3c04 	str.w	r3, [r6, #-4]
 8010108:	e7d2      	b.n	80100b0 <__hexnan+0xd4>
 801010a:	3f04      	subs	r7, #4
 801010c:	e7d0      	b.n	80100b0 <__hexnan+0xd4>
 801010e:	2004      	movs	r0, #4
 8010110:	e7d5      	b.n	80100be <__hexnan+0xe2>
	...

08010114 <sbrk_aligned>:
 8010114:	b570      	push	{r4, r5, r6, lr}
 8010116:	4e0f      	ldr	r6, [pc, #60]	@ (8010154 <sbrk_aligned+0x40>)
 8010118:	460c      	mov	r4, r1
 801011a:	6831      	ldr	r1, [r6, #0]
 801011c:	4605      	mov	r5, r0
 801011e:	b911      	cbnz	r1, 8010126 <sbrk_aligned+0x12>
 8010120:	f001 f922 	bl	8011368 <_sbrk_r>
 8010124:	6030      	str	r0, [r6, #0]
 8010126:	4621      	mov	r1, r4
 8010128:	4628      	mov	r0, r5
 801012a:	f001 f91d 	bl	8011368 <_sbrk_r>
 801012e:	1c43      	adds	r3, r0, #1
 8010130:	d103      	bne.n	801013a <sbrk_aligned+0x26>
 8010132:	f04f 34ff 	mov.w	r4, #4294967295
 8010136:	4620      	mov	r0, r4
 8010138:	bd70      	pop	{r4, r5, r6, pc}
 801013a:	1cc4      	adds	r4, r0, #3
 801013c:	f024 0403 	bic.w	r4, r4, #3
 8010140:	42a0      	cmp	r0, r4
 8010142:	d0f8      	beq.n	8010136 <sbrk_aligned+0x22>
 8010144:	1a21      	subs	r1, r4, r0
 8010146:	4628      	mov	r0, r5
 8010148:	f001 f90e 	bl	8011368 <_sbrk_r>
 801014c:	3001      	adds	r0, #1
 801014e:	d1f2      	bne.n	8010136 <sbrk_aligned+0x22>
 8010150:	e7ef      	b.n	8010132 <sbrk_aligned+0x1e>
 8010152:	bf00      	nop
 8010154:	200029bc 	.word	0x200029bc

08010158 <_malloc_r>:
 8010158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801015c:	1ccd      	adds	r5, r1, #3
 801015e:	f025 0503 	bic.w	r5, r5, #3
 8010162:	3508      	adds	r5, #8
 8010164:	2d0c      	cmp	r5, #12
 8010166:	bf38      	it	cc
 8010168:	250c      	movcc	r5, #12
 801016a:	2d00      	cmp	r5, #0
 801016c:	4606      	mov	r6, r0
 801016e:	db01      	blt.n	8010174 <_malloc_r+0x1c>
 8010170:	42a9      	cmp	r1, r5
 8010172:	d904      	bls.n	801017e <_malloc_r+0x26>
 8010174:	230c      	movs	r3, #12
 8010176:	6033      	str	r3, [r6, #0]
 8010178:	2000      	movs	r0, #0
 801017a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801017e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010254 <_malloc_r+0xfc>
 8010182:	f000 f87b 	bl	801027c <__malloc_lock>
 8010186:	f8d8 3000 	ldr.w	r3, [r8]
 801018a:	461c      	mov	r4, r3
 801018c:	bb44      	cbnz	r4, 80101e0 <_malloc_r+0x88>
 801018e:	4629      	mov	r1, r5
 8010190:	4630      	mov	r0, r6
 8010192:	f7ff ffbf 	bl	8010114 <sbrk_aligned>
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	4604      	mov	r4, r0
 801019a:	d158      	bne.n	801024e <_malloc_r+0xf6>
 801019c:	f8d8 4000 	ldr.w	r4, [r8]
 80101a0:	4627      	mov	r7, r4
 80101a2:	2f00      	cmp	r7, #0
 80101a4:	d143      	bne.n	801022e <_malloc_r+0xd6>
 80101a6:	2c00      	cmp	r4, #0
 80101a8:	d04b      	beq.n	8010242 <_malloc_r+0xea>
 80101aa:	6823      	ldr	r3, [r4, #0]
 80101ac:	4639      	mov	r1, r7
 80101ae:	4630      	mov	r0, r6
 80101b0:	eb04 0903 	add.w	r9, r4, r3
 80101b4:	f001 f8d8 	bl	8011368 <_sbrk_r>
 80101b8:	4581      	cmp	r9, r0
 80101ba:	d142      	bne.n	8010242 <_malloc_r+0xea>
 80101bc:	6821      	ldr	r1, [r4, #0]
 80101be:	1a6d      	subs	r5, r5, r1
 80101c0:	4629      	mov	r1, r5
 80101c2:	4630      	mov	r0, r6
 80101c4:	f7ff ffa6 	bl	8010114 <sbrk_aligned>
 80101c8:	3001      	adds	r0, #1
 80101ca:	d03a      	beq.n	8010242 <_malloc_r+0xea>
 80101cc:	6823      	ldr	r3, [r4, #0]
 80101ce:	442b      	add	r3, r5
 80101d0:	6023      	str	r3, [r4, #0]
 80101d2:	f8d8 3000 	ldr.w	r3, [r8]
 80101d6:	685a      	ldr	r2, [r3, #4]
 80101d8:	bb62      	cbnz	r2, 8010234 <_malloc_r+0xdc>
 80101da:	f8c8 7000 	str.w	r7, [r8]
 80101de:	e00f      	b.n	8010200 <_malloc_r+0xa8>
 80101e0:	6822      	ldr	r2, [r4, #0]
 80101e2:	1b52      	subs	r2, r2, r5
 80101e4:	d420      	bmi.n	8010228 <_malloc_r+0xd0>
 80101e6:	2a0b      	cmp	r2, #11
 80101e8:	d917      	bls.n	801021a <_malloc_r+0xc2>
 80101ea:	1961      	adds	r1, r4, r5
 80101ec:	42a3      	cmp	r3, r4
 80101ee:	6025      	str	r5, [r4, #0]
 80101f0:	bf18      	it	ne
 80101f2:	6059      	strne	r1, [r3, #4]
 80101f4:	6863      	ldr	r3, [r4, #4]
 80101f6:	bf08      	it	eq
 80101f8:	f8c8 1000 	streq.w	r1, [r8]
 80101fc:	5162      	str	r2, [r4, r5]
 80101fe:	604b      	str	r3, [r1, #4]
 8010200:	4630      	mov	r0, r6
 8010202:	f000 f841 	bl	8010288 <__malloc_unlock>
 8010206:	f104 000b 	add.w	r0, r4, #11
 801020a:	1d23      	adds	r3, r4, #4
 801020c:	f020 0007 	bic.w	r0, r0, #7
 8010210:	1ac2      	subs	r2, r0, r3
 8010212:	bf1c      	itt	ne
 8010214:	1a1b      	subne	r3, r3, r0
 8010216:	50a3      	strne	r3, [r4, r2]
 8010218:	e7af      	b.n	801017a <_malloc_r+0x22>
 801021a:	6862      	ldr	r2, [r4, #4]
 801021c:	42a3      	cmp	r3, r4
 801021e:	bf0c      	ite	eq
 8010220:	f8c8 2000 	streq.w	r2, [r8]
 8010224:	605a      	strne	r2, [r3, #4]
 8010226:	e7eb      	b.n	8010200 <_malloc_r+0xa8>
 8010228:	4623      	mov	r3, r4
 801022a:	6864      	ldr	r4, [r4, #4]
 801022c:	e7ae      	b.n	801018c <_malloc_r+0x34>
 801022e:	463c      	mov	r4, r7
 8010230:	687f      	ldr	r7, [r7, #4]
 8010232:	e7b6      	b.n	80101a2 <_malloc_r+0x4a>
 8010234:	461a      	mov	r2, r3
 8010236:	685b      	ldr	r3, [r3, #4]
 8010238:	42a3      	cmp	r3, r4
 801023a:	d1fb      	bne.n	8010234 <_malloc_r+0xdc>
 801023c:	2300      	movs	r3, #0
 801023e:	6053      	str	r3, [r2, #4]
 8010240:	e7de      	b.n	8010200 <_malloc_r+0xa8>
 8010242:	230c      	movs	r3, #12
 8010244:	6033      	str	r3, [r6, #0]
 8010246:	4630      	mov	r0, r6
 8010248:	f000 f81e 	bl	8010288 <__malloc_unlock>
 801024c:	e794      	b.n	8010178 <_malloc_r+0x20>
 801024e:	6005      	str	r5, [r0, #0]
 8010250:	e7d6      	b.n	8010200 <_malloc_r+0xa8>
 8010252:	bf00      	nop
 8010254:	200029c0 	.word	0x200029c0

08010258 <__ascii_mbtowc>:
 8010258:	b082      	sub	sp, #8
 801025a:	b901      	cbnz	r1, 801025e <__ascii_mbtowc+0x6>
 801025c:	a901      	add	r1, sp, #4
 801025e:	b142      	cbz	r2, 8010272 <__ascii_mbtowc+0x1a>
 8010260:	b14b      	cbz	r3, 8010276 <__ascii_mbtowc+0x1e>
 8010262:	7813      	ldrb	r3, [r2, #0]
 8010264:	600b      	str	r3, [r1, #0]
 8010266:	7812      	ldrb	r2, [r2, #0]
 8010268:	1e10      	subs	r0, r2, #0
 801026a:	bf18      	it	ne
 801026c:	2001      	movne	r0, #1
 801026e:	b002      	add	sp, #8
 8010270:	4770      	bx	lr
 8010272:	4610      	mov	r0, r2
 8010274:	e7fb      	b.n	801026e <__ascii_mbtowc+0x16>
 8010276:	f06f 0001 	mvn.w	r0, #1
 801027a:	e7f8      	b.n	801026e <__ascii_mbtowc+0x16>

0801027c <__malloc_lock>:
 801027c:	4801      	ldr	r0, [pc, #4]	@ (8010284 <__malloc_lock+0x8>)
 801027e:	f7ff bba4 	b.w	800f9ca <__retarget_lock_acquire_recursive>
 8010282:	bf00      	nop
 8010284:	200029b8 	.word	0x200029b8

08010288 <__malloc_unlock>:
 8010288:	4801      	ldr	r0, [pc, #4]	@ (8010290 <__malloc_unlock+0x8>)
 801028a:	f7ff bb9f 	b.w	800f9cc <__retarget_lock_release_recursive>
 801028e:	bf00      	nop
 8010290:	200029b8 	.word	0x200029b8

08010294 <_Balloc>:
 8010294:	b570      	push	{r4, r5, r6, lr}
 8010296:	69c6      	ldr	r6, [r0, #28]
 8010298:	4604      	mov	r4, r0
 801029a:	460d      	mov	r5, r1
 801029c:	b976      	cbnz	r6, 80102bc <_Balloc+0x28>
 801029e:	2010      	movs	r0, #16
 80102a0:	f001 f8a4 	bl	80113ec <malloc>
 80102a4:	4602      	mov	r2, r0
 80102a6:	61e0      	str	r0, [r4, #28]
 80102a8:	b920      	cbnz	r0, 80102b4 <_Balloc+0x20>
 80102aa:	4b18      	ldr	r3, [pc, #96]	@ (801030c <_Balloc+0x78>)
 80102ac:	4818      	ldr	r0, [pc, #96]	@ (8010310 <_Balloc+0x7c>)
 80102ae:	216b      	movs	r1, #107	@ 0x6b
 80102b0:	f001 f86a 	bl	8011388 <__assert_func>
 80102b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102b8:	6006      	str	r6, [r0, #0]
 80102ba:	60c6      	str	r6, [r0, #12]
 80102bc:	69e6      	ldr	r6, [r4, #28]
 80102be:	68f3      	ldr	r3, [r6, #12]
 80102c0:	b183      	cbz	r3, 80102e4 <_Balloc+0x50>
 80102c2:	69e3      	ldr	r3, [r4, #28]
 80102c4:	68db      	ldr	r3, [r3, #12]
 80102c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80102ca:	b9b8      	cbnz	r0, 80102fc <_Balloc+0x68>
 80102cc:	2101      	movs	r1, #1
 80102ce:	fa01 f605 	lsl.w	r6, r1, r5
 80102d2:	1d72      	adds	r2, r6, #5
 80102d4:	0092      	lsls	r2, r2, #2
 80102d6:	4620      	mov	r0, r4
 80102d8:	f001 f874 	bl	80113c4 <_calloc_r>
 80102dc:	b160      	cbz	r0, 80102f8 <_Balloc+0x64>
 80102de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80102e2:	e00e      	b.n	8010302 <_Balloc+0x6e>
 80102e4:	2221      	movs	r2, #33	@ 0x21
 80102e6:	2104      	movs	r1, #4
 80102e8:	4620      	mov	r0, r4
 80102ea:	f001 f86b 	bl	80113c4 <_calloc_r>
 80102ee:	69e3      	ldr	r3, [r4, #28]
 80102f0:	60f0      	str	r0, [r6, #12]
 80102f2:	68db      	ldr	r3, [r3, #12]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d1e4      	bne.n	80102c2 <_Balloc+0x2e>
 80102f8:	2000      	movs	r0, #0
 80102fa:	bd70      	pop	{r4, r5, r6, pc}
 80102fc:	6802      	ldr	r2, [r0, #0]
 80102fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010302:	2300      	movs	r3, #0
 8010304:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010308:	e7f7      	b.n	80102fa <_Balloc+0x66>
 801030a:	bf00      	nop
 801030c:	08012842 	.word	0x08012842
 8010310:	08012859 	.word	0x08012859

08010314 <_Bfree>:
 8010314:	b570      	push	{r4, r5, r6, lr}
 8010316:	69c6      	ldr	r6, [r0, #28]
 8010318:	4605      	mov	r5, r0
 801031a:	460c      	mov	r4, r1
 801031c:	b976      	cbnz	r6, 801033c <_Bfree+0x28>
 801031e:	2010      	movs	r0, #16
 8010320:	f001 f864 	bl	80113ec <malloc>
 8010324:	4602      	mov	r2, r0
 8010326:	61e8      	str	r0, [r5, #28]
 8010328:	b920      	cbnz	r0, 8010334 <_Bfree+0x20>
 801032a:	4b09      	ldr	r3, [pc, #36]	@ (8010350 <_Bfree+0x3c>)
 801032c:	4809      	ldr	r0, [pc, #36]	@ (8010354 <_Bfree+0x40>)
 801032e:	218f      	movs	r1, #143	@ 0x8f
 8010330:	f001 f82a 	bl	8011388 <__assert_func>
 8010334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010338:	6006      	str	r6, [r0, #0]
 801033a:	60c6      	str	r6, [r0, #12]
 801033c:	b13c      	cbz	r4, 801034e <_Bfree+0x3a>
 801033e:	69eb      	ldr	r3, [r5, #28]
 8010340:	6862      	ldr	r2, [r4, #4]
 8010342:	68db      	ldr	r3, [r3, #12]
 8010344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010348:	6021      	str	r1, [r4, #0]
 801034a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801034e:	bd70      	pop	{r4, r5, r6, pc}
 8010350:	08012842 	.word	0x08012842
 8010354:	08012859 	.word	0x08012859

08010358 <__multadd>:
 8010358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801035c:	690d      	ldr	r5, [r1, #16]
 801035e:	4607      	mov	r7, r0
 8010360:	460c      	mov	r4, r1
 8010362:	461e      	mov	r6, r3
 8010364:	f101 0c14 	add.w	ip, r1, #20
 8010368:	2000      	movs	r0, #0
 801036a:	f8dc 3000 	ldr.w	r3, [ip]
 801036e:	b299      	uxth	r1, r3
 8010370:	fb02 6101 	mla	r1, r2, r1, r6
 8010374:	0c1e      	lsrs	r6, r3, #16
 8010376:	0c0b      	lsrs	r3, r1, #16
 8010378:	fb02 3306 	mla	r3, r2, r6, r3
 801037c:	b289      	uxth	r1, r1
 801037e:	3001      	adds	r0, #1
 8010380:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010384:	4285      	cmp	r5, r0
 8010386:	f84c 1b04 	str.w	r1, [ip], #4
 801038a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801038e:	dcec      	bgt.n	801036a <__multadd+0x12>
 8010390:	b30e      	cbz	r6, 80103d6 <__multadd+0x7e>
 8010392:	68a3      	ldr	r3, [r4, #8]
 8010394:	42ab      	cmp	r3, r5
 8010396:	dc19      	bgt.n	80103cc <__multadd+0x74>
 8010398:	6861      	ldr	r1, [r4, #4]
 801039a:	4638      	mov	r0, r7
 801039c:	3101      	adds	r1, #1
 801039e:	f7ff ff79 	bl	8010294 <_Balloc>
 80103a2:	4680      	mov	r8, r0
 80103a4:	b928      	cbnz	r0, 80103b2 <__multadd+0x5a>
 80103a6:	4602      	mov	r2, r0
 80103a8:	4b0c      	ldr	r3, [pc, #48]	@ (80103dc <__multadd+0x84>)
 80103aa:	480d      	ldr	r0, [pc, #52]	@ (80103e0 <__multadd+0x88>)
 80103ac:	21ba      	movs	r1, #186	@ 0xba
 80103ae:	f000 ffeb 	bl	8011388 <__assert_func>
 80103b2:	6922      	ldr	r2, [r4, #16]
 80103b4:	3202      	adds	r2, #2
 80103b6:	f104 010c 	add.w	r1, r4, #12
 80103ba:	0092      	lsls	r2, r2, #2
 80103bc:	300c      	adds	r0, #12
 80103be:	f7ff fb06 	bl	800f9ce <memcpy>
 80103c2:	4621      	mov	r1, r4
 80103c4:	4638      	mov	r0, r7
 80103c6:	f7ff ffa5 	bl	8010314 <_Bfree>
 80103ca:	4644      	mov	r4, r8
 80103cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80103d0:	3501      	adds	r5, #1
 80103d2:	615e      	str	r6, [r3, #20]
 80103d4:	6125      	str	r5, [r4, #16]
 80103d6:	4620      	mov	r0, r4
 80103d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103dc:	080127d1 	.word	0x080127d1
 80103e0:	08012859 	.word	0x08012859

080103e4 <__s2b>:
 80103e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103e8:	460c      	mov	r4, r1
 80103ea:	4615      	mov	r5, r2
 80103ec:	461f      	mov	r7, r3
 80103ee:	2209      	movs	r2, #9
 80103f0:	3308      	adds	r3, #8
 80103f2:	4606      	mov	r6, r0
 80103f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80103f8:	2100      	movs	r1, #0
 80103fa:	2201      	movs	r2, #1
 80103fc:	429a      	cmp	r2, r3
 80103fe:	db09      	blt.n	8010414 <__s2b+0x30>
 8010400:	4630      	mov	r0, r6
 8010402:	f7ff ff47 	bl	8010294 <_Balloc>
 8010406:	b940      	cbnz	r0, 801041a <__s2b+0x36>
 8010408:	4602      	mov	r2, r0
 801040a:	4b19      	ldr	r3, [pc, #100]	@ (8010470 <__s2b+0x8c>)
 801040c:	4819      	ldr	r0, [pc, #100]	@ (8010474 <__s2b+0x90>)
 801040e:	21d3      	movs	r1, #211	@ 0xd3
 8010410:	f000 ffba 	bl	8011388 <__assert_func>
 8010414:	0052      	lsls	r2, r2, #1
 8010416:	3101      	adds	r1, #1
 8010418:	e7f0      	b.n	80103fc <__s2b+0x18>
 801041a:	9b08      	ldr	r3, [sp, #32]
 801041c:	6143      	str	r3, [r0, #20]
 801041e:	2d09      	cmp	r5, #9
 8010420:	f04f 0301 	mov.w	r3, #1
 8010424:	6103      	str	r3, [r0, #16]
 8010426:	dd16      	ble.n	8010456 <__s2b+0x72>
 8010428:	f104 0909 	add.w	r9, r4, #9
 801042c:	46c8      	mov	r8, r9
 801042e:	442c      	add	r4, r5
 8010430:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010434:	4601      	mov	r1, r0
 8010436:	3b30      	subs	r3, #48	@ 0x30
 8010438:	220a      	movs	r2, #10
 801043a:	4630      	mov	r0, r6
 801043c:	f7ff ff8c 	bl	8010358 <__multadd>
 8010440:	45a0      	cmp	r8, r4
 8010442:	d1f5      	bne.n	8010430 <__s2b+0x4c>
 8010444:	f1a5 0408 	sub.w	r4, r5, #8
 8010448:	444c      	add	r4, r9
 801044a:	1b2d      	subs	r5, r5, r4
 801044c:	1963      	adds	r3, r4, r5
 801044e:	42bb      	cmp	r3, r7
 8010450:	db04      	blt.n	801045c <__s2b+0x78>
 8010452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010456:	340a      	adds	r4, #10
 8010458:	2509      	movs	r5, #9
 801045a:	e7f6      	b.n	801044a <__s2b+0x66>
 801045c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010460:	4601      	mov	r1, r0
 8010462:	3b30      	subs	r3, #48	@ 0x30
 8010464:	220a      	movs	r2, #10
 8010466:	4630      	mov	r0, r6
 8010468:	f7ff ff76 	bl	8010358 <__multadd>
 801046c:	e7ee      	b.n	801044c <__s2b+0x68>
 801046e:	bf00      	nop
 8010470:	080127d1 	.word	0x080127d1
 8010474:	08012859 	.word	0x08012859

08010478 <__hi0bits>:
 8010478:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801047c:	4603      	mov	r3, r0
 801047e:	bf36      	itet	cc
 8010480:	0403      	lslcc	r3, r0, #16
 8010482:	2000      	movcs	r0, #0
 8010484:	2010      	movcc	r0, #16
 8010486:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801048a:	bf3c      	itt	cc
 801048c:	021b      	lslcc	r3, r3, #8
 801048e:	3008      	addcc	r0, #8
 8010490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010494:	bf3c      	itt	cc
 8010496:	011b      	lslcc	r3, r3, #4
 8010498:	3004      	addcc	r0, #4
 801049a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801049e:	bf3c      	itt	cc
 80104a0:	009b      	lslcc	r3, r3, #2
 80104a2:	3002      	addcc	r0, #2
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	db05      	blt.n	80104b4 <__hi0bits+0x3c>
 80104a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80104ac:	f100 0001 	add.w	r0, r0, #1
 80104b0:	bf08      	it	eq
 80104b2:	2020      	moveq	r0, #32
 80104b4:	4770      	bx	lr

080104b6 <__lo0bits>:
 80104b6:	6803      	ldr	r3, [r0, #0]
 80104b8:	4602      	mov	r2, r0
 80104ba:	f013 0007 	ands.w	r0, r3, #7
 80104be:	d00b      	beq.n	80104d8 <__lo0bits+0x22>
 80104c0:	07d9      	lsls	r1, r3, #31
 80104c2:	d421      	bmi.n	8010508 <__lo0bits+0x52>
 80104c4:	0798      	lsls	r0, r3, #30
 80104c6:	bf49      	itett	mi
 80104c8:	085b      	lsrmi	r3, r3, #1
 80104ca:	089b      	lsrpl	r3, r3, #2
 80104cc:	2001      	movmi	r0, #1
 80104ce:	6013      	strmi	r3, [r2, #0]
 80104d0:	bf5c      	itt	pl
 80104d2:	6013      	strpl	r3, [r2, #0]
 80104d4:	2002      	movpl	r0, #2
 80104d6:	4770      	bx	lr
 80104d8:	b299      	uxth	r1, r3
 80104da:	b909      	cbnz	r1, 80104e0 <__lo0bits+0x2a>
 80104dc:	0c1b      	lsrs	r3, r3, #16
 80104de:	2010      	movs	r0, #16
 80104e0:	b2d9      	uxtb	r1, r3
 80104e2:	b909      	cbnz	r1, 80104e8 <__lo0bits+0x32>
 80104e4:	3008      	adds	r0, #8
 80104e6:	0a1b      	lsrs	r3, r3, #8
 80104e8:	0719      	lsls	r1, r3, #28
 80104ea:	bf04      	itt	eq
 80104ec:	091b      	lsreq	r3, r3, #4
 80104ee:	3004      	addeq	r0, #4
 80104f0:	0799      	lsls	r1, r3, #30
 80104f2:	bf04      	itt	eq
 80104f4:	089b      	lsreq	r3, r3, #2
 80104f6:	3002      	addeq	r0, #2
 80104f8:	07d9      	lsls	r1, r3, #31
 80104fa:	d403      	bmi.n	8010504 <__lo0bits+0x4e>
 80104fc:	085b      	lsrs	r3, r3, #1
 80104fe:	f100 0001 	add.w	r0, r0, #1
 8010502:	d003      	beq.n	801050c <__lo0bits+0x56>
 8010504:	6013      	str	r3, [r2, #0]
 8010506:	4770      	bx	lr
 8010508:	2000      	movs	r0, #0
 801050a:	4770      	bx	lr
 801050c:	2020      	movs	r0, #32
 801050e:	4770      	bx	lr

08010510 <__i2b>:
 8010510:	b510      	push	{r4, lr}
 8010512:	460c      	mov	r4, r1
 8010514:	2101      	movs	r1, #1
 8010516:	f7ff febd 	bl	8010294 <_Balloc>
 801051a:	4602      	mov	r2, r0
 801051c:	b928      	cbnz	r0, 801052a <__i2b+0x1a>
 801051e:	4b05      	ldr	r3, [pc, #20]	@ (8010534 <__i2b+0x24>)
 8010520:	4805      	ldr	r0, [pc, #20]	@ (8010538 <__i2b+0x28>)
 8010522:	f240 1145 	movw	r1, #325	@ 0x145
 8010526:	f000 ff2f 	bl	8011388 <__assert_func>
 801052a:	2301      	movs	r3, #1
 801052c:	6144      	str	r4, [r0, #20]
 801052e:	6103      	str	r3, [r0, #16]
 8010530:	bd10      	pop	{r4, pc}
 8010532:	bf00      	nop
 8010534:	080127d1 	.word	0x080127d1
 8010538:	08012859 	.word	0x08012859

0801053c <__multiply>:
 801053c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010540:	4614      	mov	r4, r2
 8010542:	690a      	ldr	r2, [r1, #16]
 8010544:	6923      	ldr	r3, [r4, #16]
 8010546:	429a      	cmp	r2, r3
 8010548:	bfa8      	it	ge
 801054a:	4623      	movge	r3, r4
 801054c:	460f      	mov	r7, r1
 801054e:	bfa4      	itt	ge
 8010550:	460c      	movge	r4, r1
 8010552:	461f      	movge	r7, r3
 8010554:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8010558:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801055c:	68a3      	ldr	r3, [r4, #8]
 801055e:	6861      	ldr	r1, [r4, #4]
 8010560:	eb0a 0609 	add.w	r6, sl, r9
 8010564:	42b3      	cmp	r3, r6
 8010566:	b085      	sub	sp, #20
 8010568:	bfb8      	it	lt
 801056a:	3101      	addlt	r1, #1
 801056c:	f7ff fe92 	bl	8010294 <_Balloc>
 8010570:	b930      	cbnz	r0, 8010580 <__multiply+0x44>
 8010572:	4602      	mov	r2, r0
 8010574:	4b44      	ldr	r3, [pc, #272]	@ (8010688 <__multiply+0x14c>)
 8010576:	4845      	ldr	r0, [pc, #276]	@ (801068c <__multiply+0x150>)
 8010578:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801057c:	f000 ff04 	bl	8011388 <__assert_func>
 8010580:	f100 0514 	add.w	r5, r0, #20
 8010584:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010588:	462b      	mov	r3, r5
 801058a:	2200      	movs	r2, #0
 801058c:	4543      	cmp	r3, r8
 801058e:	d321      	bcc.n	80105d4 <__multiply+0x98>
 8010590:	f107 0114 	add.w	r1, r7, #20
 8010594:	f104 0214 	add.w	r2, r4, #20
 8010598:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801059c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80105a0:	9302      	str	r3, [sp, #8]
 80105a2:	1b13      	subs	r3, r2, r4
 80105a4:	3b15      	subs	r3, #21
 80105a6:	f023 0303 	bic.w	r3, r3, #3
 80105aa:	3304      	adds	r3, #4
 80105ac:	f104 0715 	add.w	r7, r4, #21
 80105b0:	42ba      	cmp	r2, r7
 80105b2:	bf38      	it	cc
 80105b4:	2304      	movcc	r3, #4
 80105b6:	9301      	str	r3, [sp, #4]
 80105b8:	9b02      	ldr	r3, [sp, #8]
 80105ba:	9103      	str	r1, [sp, #12]
 80105bc:	428b      	cmp	r3, r1
 80105be:	d80c      	bhi.n	80105da <__multiply+0x9e>
 80105c0:	2e00      	cmp	r6, #0
 80105c2:	dd03      	ble.n	80105cc <__multiply+0x90>
 80105c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d05b      	beq.n	8010684 <__multiply+0x148>
 80105cc:	6106      	str	r6, [r0, #16]
 80105ce:	b005      	add	sp, #20
 80105d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105d4:	f843 2b04 	str.w	r2, [r3], #4
 80105d8:	e7d8      	b.n	801058c <__multiply+0x50>
 80105da:	f8b1 a000 	ldrh.w	sl, [r1]
 80105de:	f1ba 0f00 	cmp.w	sl, #0
 80105e2:	d024      	beq.n	801062e <__multiply+0xf2>
 80105e4:	f104 0e14 	add.w	lr, r4, #20
 80105e8:	46a9      	mov	r9, r5
 80105ea:	f04f 0c00 	mov.w	ip, #0
 80105ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 80105f2:	f8d9 3000 	ldr.w	r3, [r9]
 80105f6:	fa1f fb87 	uxth.w	fp, r7
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8010600:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8010604:	f8d9 7000 	ldr.w	r7, [r9]
 8010608:	4463      	add	r3, ip
 801060a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801060e:	fb0a c70b 	mla	r7, sl, fp, ip
 8010612:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8010616:	b29b      	uxth	r3, r3
 8010618:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801061c:	4572      	cmp	r2, lr
 801061e:	f849 3b04 	str.w	r3, [r9], #4
 8010622:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8010626:	d8e2      	bhi.n	80105ee <__multiply+0xb2>
 8010628:	9b01      	ldr	r3, [sp, #4]
 801062a:	f845 c003 	str.w	ip, [r5, r3]
 801062e:	9b03      	ldr	r3, [sp, #12]
 8010630:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010634:	3104      	adds	r1, #4
 8010636:	f1b9 0f00 	cmp.w	r9, #0
 801063a:	d021      	beq.n	8010680 <__multiply+0x144>
 801063c:	682b      	ldr	r3, [r5, #0]
 801063e:	f104 0c14 	add.w	ip, r4, #20
 8010642:	46ae      	mov	lr, r5
 8010644:	f04f 0a00 	mov.w	sl, #0
 8010648:	f8bc b000 	ldrh.w	fp, [ip]
 801064c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8010650:	fb09 770b 	mla	r7, r9, fp, r7
 8010654:	4457      	add	r7, sl
 8010656:	b29b      	uxth	r3, r3
 8010658:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801065c:	f84e 3b04 	str.w	r3, [lr], #4
 8010660:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010664:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010668:	f8be 3000 	ldrh.w	r3, [lr]
 801066c:	fb09 330a 	mla	r3, r9, sl, r3
 8010670:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8010674:	4562      	cmp	r2, ip
 8010676:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801067a:	d8e5      	bhi.n	8010648 <__multiply+0x10c>
 801067c:	9f01      	ldr	r7, [sp, #4]
 801067e:	51eb      	str	r3, [r5, r7]
 8010680:	3504      	adds	r5, #4
 8010682:	e799      	b.n	80105b8 <__multiply+0x7c>
 8010684:	3e01      	subs	r6, #1
 8010686:	e79b      	b.n	80105c0 <__multiply+0x84>
 8010688:	080127d1 	.word	0x080127d1
 801068c:	08012859 	.word	0x08012859

08010690 <__pow5mult>:
 8010690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010694:	4615      	mov	r5, r2
 8010696:	f012 0203 	ands.w	r2, r2, #3
 801069a:	4607      	mov	r7, r0
 801069c:	460e      	mov	r6, r1
 801069e:	d007      	beq.n	80106b0 <__pow5mult+0x20>
 80106a0:	4c25      	ldr	r4, [pc, #148]	@ (8010738 <__pow5mult+0xa8>)
 80106a2:	3a01      	subs	r2, #1
 80106a4:	2300      	movs	r3, #0
 80106a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80106aa:	f7ff fe55 	bl	8010358 <__multadd>
 80106ae:	4606      	mov	r6, r0
 80106b0:	10ad      	asrs	r5, r5, #2
 80106b2:	d03d      	beq.n	8010730 <__pow5mult+0xa0>
 80106b4:	69fc      	ldr	r4, [r7, #28]
 80106b6:	b97c      	cbnz	r4, 80106d8 <__pow5mult+0x48>
 80106b8:	2010      	movs	r0, #16
 80106ba:	f000 fe97 	bl	80113ec <malloc>
 80106be:	4602      	mov	r2, r0
 80106c0:	61f8      	str	r0, [r7, #28]
 80106c2:	b928      	cbnz	r0, 80106d0 <__pow5mult+0x40>
 80106c4:	4b1d      	ldr	r3, [pc, #116]	@ (801073c <__pow5mult+0xac>)
 80106c6:	481e      	ldr	r0, [pc, #120]	@ (8010740 <__pow5mult+0xb0>)
 80106c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80106cc:	f000 fe5c 	bl	8011388 <__assert_func>
 80106d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80106d4:	6004      	str	r4, [r0, #0]
 80106d6:	60c4      	str	r4, [r0, #12]
 80106d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80106dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80106e0:	b94c      	cbnz	r4, 80106f6 <__pow5mult+0x66>
 80106e2:	f240 2171 	movw	r1, #625	@ 0x271
 80106e6:	4638      	mov	r0, r7
 80106e8:	f7ff ff12 	bl	8010510 <__i2b>
 80106ec:	2300      	movs	r3, #0
 80106ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80106f2:	4604      	mov	r4, r0
 80106f4:	6003      	str	r3, [r0, #0]
 80106f6:	f04f 0900 	mov.w	r9, #0
 80106fa:	07eb      	lsls	r3, r5, #31
 80106fc:	d50a      	bpl.n	8010714 <__pow5mult+0x84>
 80106fe:	4631      	mov	r1, r6
 8010700:	4622      	mov	r2, r4
 8010702:	4638      	mov	r0, r7
 8010704:	f7ff ff1a 	bl	801053c <__multiply>
 8010708:	4631      	mov	r1, r6
 801070a:	4680      	mov	r8, r0
 801070c:	4638      	mov	r0, r7
 801070e:	f7ff fe01 	bl	8010314 <_Bfree>
 8010712:	4646      	mov	r6, r8
 8010714:	106d      	asrs	r5, r5, #1
 8010716:	d00b      	beq.n	8010730 <__pow5mult+0xa0>
 8010718:	6820      	ldr	r0, [r4, #0]
 801071a:	b938      	cbnz	r0, 801072c <__pow5mult+0x9c>
 801071c:	4622      	mov	r2, r4
 801071e:	4621      	mov	r1, r4
 8010720:	4638      	mov	r0, r7
 8010722:	f7ff ff0b 	bl	801053c <__multiply>
 8010726:	6020      	str	r0, [r4, #0]
 8010728:	f8c0 9000 	str.w	r9, [r0]
 801072c:	4604      	mov	r4, r0
 801072e:	e7e4      	b.n	80106fa <__pow5mult+0x6a>
 8010730:	4630      	mov	r0, r6
 8010732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010736:	bf00      	nop
 8010738:	080128b4 	.word	0x080128b4
 801073c:	08012842 	.word	0x08012842
 8010740:	08012859 	.word	0x08012859

08010744 <__lshift>:
 8010744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010748:	460c      	mov	r4, r1
 801074a:	6849      	ldr	r1, [r1, #4]
 801074c:	6923      	ldr	r3, [r4, #16]
 801074e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010752:	68a3      	ldr	r3, [r4, #8]
 8010754:	4607      	mov	r7, r0
 8010756:	4691      	mov	r9, r2
 8010758:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801075c:	f108 0601 	add.w	r6, r8, #1
 8010760:	42b3      	cmp	r3, r6
 8010762:	db0b      	blt.n	801077c <__lshift+0x38>
 8010764:	4638      	mov	r0, r7
 8010766:	f7ff fd95 	bl	8010294 <_Balloc>
 801076a:	4605      	mov	r5, r0
 801076c:	b948      	cbnz	r0, 8010782 <__lshift+0x3e>
 801076e:	4602      	mov	r2, r0
 8010770:	4b28      	ldr	r3, [pc, #160]	@ (8010814 <__lshift+0xd0>)
 8010772:	4829      	ldr	r0, [pc, #164]	@ (8010818 <__lshift+0xd4>)
 8010774:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010778:	f000 fe06 	bl	8011388 <__assert_func>
 801077c:	3101      	adds	r1, #1
 801077e:	005b      	lsls	r3, r3, #1
 8010780:	e7ee      	b.n	8010760 <__lshift+0x1c>
 8010782:	2300      	movs	r3, #0
 8010784:	f100 0114 	add.w	r1, r0, #20
 8010788:	f100 0210 	add.w	r2, r0, #16
 801078c:	4618      	mov	r0, r3
 801078e:	4553      	cmp	r3, sl
 8010790:	db33      	blt.n	80107fa <__lshift+0xb6>
 8010792:	6920      	ldr	r0, [r4, #16]
 8010794:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010798:	f104 0314 	add.w	r3, r4, #20
 801079c:	f019 091f 	ands.w	r9, r9, #31
 80107a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80107a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80107a8:	d02b      	beq.n	8010802 <__lshift+0xbe>
 80107aa:	f1c9 0e20 	rsb	lr, r9, #32
 80107ae:	468a      	mov	sl, r1
 80107b0:	2200      	movs	r2, #0
 80107b2:	6818      	ldr	r0, [r3, #0]
 80107b4:	fa00 f009 	lsl.w	r0, r0, r9
 80107b8:	4310      	orrs	r0, r2
 80107ba:	f84a 0b04 	str.w	r0, [sl], #4
 80107be:	f853 2b04 	ldr.w	r2, [r3], #4
 80107c2:	459c      	cmp	ip, r3
 80107c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80107c8:	d8f3      	bhi.n	80107b2 <__lshift+0x6e>
 80107ca:	ebac 0304 	sub.w	r3, ip, r4
 80107ce:	3b15      	subs	r3, #21
 80107d0:	f023 0303 	bic.w	r3, r3, #3
 80107d4:	3304      	adds	r3, #4
 80107d6:	f104 0015 	add.w	r0, r4, #21
 80107da:	4584      	cmp	ip, r0
 80107dc:	bf38      	it	cc
 80107de:	2304      	movcc	r3, #4
 80107e0:	50ca      	str	r2, [r1, r3]
 80107e2:	b10a      	cbz	r2, 80107e8 <__lshift+0xa4>
 80107e4:	f108 0602 	add.w	r6, r8, #2
 80107e8:	3e01      	subs	r6, #1
 80107ea:	4638      	mov	r0, r7
 80107ec:	612e      	str	r6, [r5, #16]
 80107ee:	4621      	mov	r1, r4
 80107f0:	f7ff fd90 	bl	8010314 <_Bfree>
 80107f4:	4628      	mov	r0, r5
 80107f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80107fe:	3301      	adds	r3, #1
 8010800:	e7c5      	b.n	801078e <__lshift+0x4a>
 8010802:	3904      	subs	r1, #4
 8010804:	f853 2b04 	ldr.w	r2, [r3], #4
 8010808:	f841 2f04 	str.w	r2, [r1, #4]!
 801080c:	459c      	cmp	ip, r3
 801080e:	d8f9      	bhi.n	8010804 <__lshift+0xc0>
 8010810:	e7ea      	b.n	80107e8 <__lshift+0xa4>
 8010812:	bf00      	nop
 8010814:	080127d1 	.word	0x080127d1
 8010818:	08012859 	.word	0x08012859

0801081c <__mcmp>:
 801081c:	690a      	ldr	r2, [r1, #16]
 801081e:	4603      	mov	r3, r0
 8010820:	6900      	ldr	r0, [r0, #16]
 8010822:	1a80      	subs	r0, r0, r2
 8010824:	b530      	push	{r4, r5, lr}
 8010826:	d10e      	bne.n	8010846 <__mcmp+0x2a>
 8010828:	3314      	adds	r3, #20
 801082a:	3114      	adds	r1, #20
 801082c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010830:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010834:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010838:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801083c:	4295      	cmp	r5, r2
 801083e:	d003      	beq.n	8010848 <__mcmp+0x2c>
 8010840:	d205      	bcs.n	801084e <__mcmp+0x32>
 8010842:	f04f 30ff 	mov.w	r0, #4294967295
 8010846:	bd30      	pop	{r4, r5, pc}
 8010848:	42a3      	cmp	r3, r4
 801084a:	d3f3      	bcc.n	8010834 <__mcmp+0x18>
 801084c:	e7fb      	b.n	8010846 <__mcmp+0x2a>
 801084e:	2001      	movs	r0, #1
 8010850:	e7f9      	b.n	8010846 <__mcmp+0x2a>
	...

08010854 <__mdiff>:
 8010854:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010858:	4689      	mov	r9, r1
 801085a:	4606      	mov	r6, r0
 801085c:	4611      	mov	r1, r2
 801085e:	4648      	mov	r0, r9
 8010860:	4614      	mov	r4, r2
 8010862:	f7ff ffdb 	bl	801081c <__mcmp>
 8010866:	1e05      	subs	r5, r0, #0
 8010868:	d112      	bne.n	8010890 <__mdiff+0x3c>
 801086a:	4629      	mov	r1, r5
 801086c:	4630      	mov	r0, r6
 801086e:	f7ff fd11 	bl	8010294 <_Balloc>
 8010872:	4602      	mov	r2, r0
 8010874:	b928      	cbnz	r0, 8010882 <__mdiff+0x2e>
 8010876:	4b3f      	ldr	r3, [pc, #252]	@ (8010974 <__mdiff+0x120>)
 8010878:	f240 2137 	movw	r1, #567	@ 0x237
 801087c:	483e      	ldr	r0, [pc, #248]	@ (8010978 <__mdiff+0x124>)
 801087e:	f000 fd83 	bl	8011388 <__assert_func>
 8010882:	2301      	movs	r3, #1
 8010884:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010888:	4610      	mov	r0, r2
 801088a:	b003      	add	sp, #12
 801088c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010890:	bfbc      	itt	lt
 8010892:	464b      	movlt	r3, r9
 8010894:	46a1      	movlt	r9, r4
 8010896:	4630      	mov	r0, r6
 8010898:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801089c:	bfba      	itte	lt
 801089e:	461c      	movlt	r4, r3
 80108a0:	2501      	movlt	r5, #1
 80108a2:	2500      	movge	r5, #0
 80108a4:	f7ff fcf6 	bl	8010294 <_Balloc>
 80108a8:	4602      	mov	r2, r0
 80108aa:	b918      	cbnz	r0, 80108b4 <__mdiff+0x60>
 80108ac:	4b31      	ldr	r3, [pc, #196]	@ (8010974 <__mdiff+0x120>)
 80108ae:	f240 2145 	movw	r1, #581	@ 0x245
 80108b2:	e7e3      	b.n	801087c <__mdiff+0x28>
 80108b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80108b8:	6926      	ldr	r6, [r4, #16]
 80108ba:	60c5      	str	r5, [r0, #12]
 80108bc:	f109 0310 	add.w	r3, r9, #16
 80108c0:	f109 0514 	add.w	r5, r9, #20
 80108c4:	f104 0e14 	add.w	lr, r4, #20
 80108c8:	f100 0b14 	add.w	fp, r0, #20
 80108cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80108d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80108d4:	9301      	str	r3, [sp, #4]
 80108d6:	46d9      	mov	r9, fp
 80108d8:	f04f 0c00 	mov.w	ip, #0
 80108dc:	9b01      	ldr	r3, [sp, #4]
 80108de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80108e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80108e6:	9301      	str	r3, [sp, #4]
 80108e8:	fa1f f38a 	uxth.w	r3, sl
 80108ec:	4619      	mov	r1, r3
 80108ee:	b283      	uxth	r3, r0
 80108f0:	1acb      	subs	r3, r1, r3
 80108f2:	0c00      	lsrs	r0, r0, #16
 80108f4:	4463      	add	r3, ip
 80108f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80108fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80108fe:	b29b      	uxth	r3, r3
 8010900:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010904:	4576      	cmp	r6, lr
 8010906:	f849 3b04 	str.w	r3, [r9], #4
 801090a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801090e:	d8e5      	bhi.n	80108dc <__mdiff+0x88>
 8010910:	1b33      	subs	r3, r6, r4
 8010912:	3b15      	subs	r3, #21
 8010914:	f023 0303 	bic.w	r3, r3, #3
 8010918:	3415      	adds	r4, #21
 801091a:	3304      	adds	r3, #4
 801091c:	42a6      	cmp	r6, r4
 801091e:	bf38      	it	cc
 8010920:	2304      	movcc	r3, #4
 8010922:	441d      	add	r5, r3
 8010924:	445b      	add	r3, fp
 8010926:	461e      	mov	r6, r3
 8010928:	462c      	mov	r4, r5
 801092a:	4544      	cmp	r4, r8
 801092c:	d30e      	bcc.n	801094c <__mdiff+0xf8>
 801092e:	f108 0103 	add.w	r1, r8, #3
 8010932:	1b49      	subs	r1, r1, r5
 8010934:	f021 0103 	bic.w	r1, r1, #3
 8010938:	3d03      	subs	r5, #3
 801093a:	45a8      	cmp	r8, r5
 801093c:	bf38      	it	cc
 801093e:	2100      	movcc	r1, #0
 8010940:	440b      	add	r3, r1
 8010942:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010946:	b191      	cbz	r1, 801096e <__mdiff+0x11a>
 8010948:	6117      	str	r7, [r2, #16]
 801094a:	e79d      	b.n	8010888 <__mdiff+0x34>
 801094c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010950:	46e6      	mov	lr, ip
 8010952:	0c08      	lsrs	r0, r1, #16
 8010954:	fa1c fc81 	uxtah	ip, ip, r1
 8010958:	4471      	add	r1, lr
 801095a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801095e:	b289      	uxth	r1, r1
 8010960:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010964:	f846 1b04 	str.w	r1, [r6], #4
 8010968:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801096c:	e7dd      	b.n	801092a <__mdiff+0xd6>
 801096e:	3f01      	subs	r7, #1
 8010970:	e7e7      	b.n	8010942 <__mdiff+0xee>
 8010972:	bf00      	nop
 8010974:	080127d1 	.word	0x080127d1
 8010978:	08012859 	.word	0x08012859

0801097c <__ulp>:
 801097c:	b082      	sub	sp, #8
 801097e:	ed8d 0b00 	vstr	d0, [sp]
 8010982:	9a01      	ldr	r2, [sp, #4]
 8010984:	4b0f      	ldr	r3, [pc, #60]	@ (80109c4 <__ulp+0x48>)
 8010986:	4013      	ands	r3, r2
 8010988:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801098c:	2b00      	cmp	r3, #0
 801098e:	dc08      	bgt.n	80109a2 <__ulp+0x26>
 8010990:	425b      	negs	r3, r3
 8010992:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010996:	ea4f 5223 	mov.w	r2, r3, asr #20
 801099a:	da04      	bge.n	80109a6 <__ulp+0x2a>
 801099c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80109a0:	4113      	asrs	r3, r2
 80109a2:	2200      	movs	r2, #0
 80109a4:	e008      	b.n	80109b8 <__ulp+0x3c>
 80109a6:	f1a2 0314 	sub.w	r3, r2, #20
 80109aa:	2b1e      	cmp	r3, #30
 80109ac:	bfda      	itte	le
 80109ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80109b2:	40da      	lsrle	r2, r3
 80109b4:	2201      	movgt	r2, #1
 80109b6:	2300      	movs	r3, #0
 80109b8:	4619      	mov	r1, r3
 80109ba:	4610      	mov	r0, r2
 80109bc:	ec41 0b10 	vmov	d0, r0, r1
 80109c0:	b002      	add	sp, #8
 80109c2:	4770      	bx	lr
 80109c4:	7ff00000 	.word	0x7ff00000

080109c8 <__b2d>:
 80109c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80109cc:	6906      	ldr	r6, [r0, #16]
 80109ce:	f100 0814 	add.w	r8, r0, #20
 80109d2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80109d6:	1f37      	subs	r7, r6, #4
 80109d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80109dc:	4610      	mov	r0, r2
 80109de:	f7ff fd4b 	bl	8010478 <__hi0bits>
 80109e2:	f1c0 0320 	rsb	r3, r0, #32
 80109e6:	280a      	cmp	r0, #10
 80109e8:	600b      	str	r3, [r1, #0]
 80109ea:	491b      	ldr	r1, [pc, #108]	@ (8010a58 <__b2d+0x90>)
 80109ec:	dc15      	bgt.n	8010a1a <__b2d+0x52>
 80109ee:	f1c0 0c0b 	rsb	ip, r0, #11
 80109f2:	fa22 f30c 	lsr.w	r3, r2, ip
 80109f6:	45b8      	cmp	r8, r7
 80109f8:	ea43 0501 	orr.w	r5, r3, r1
 80109fc:	bf34      	ite	cc
 80109fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010a02:	2300      	movcs	r3, #0
 8010a04:	3015      	adds	r0, #21
 8010a06:	fa02 f000 	lsl.w	r0, r2, r0
 8010a0a:	fa23 f30c 	lsr.w	r3, r3, ip
 8010a0e:	4303      	orrs	r3, r0
 8010a10:	461c      	mov	r4, r3
 8010a12:	ec45 4b10 	vmov	d0, r4, r5
 8010a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a1a:	45b8      	cmp	r8, r7
 8010a1c:	bf3a      	itte	cc
 8010a1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010a22:	f1a6 0708 	subcc.w	r7, r6, #8
 8010a26:	2300      	movcs	r3, #0
 8010a28:	380b      	subs	r0, #11
 8010a2a:	d012      	beq.n	8010a52 <__b2d+0x8a>
 8010a2c:	f1c0 0120 	rsb	r1, r0, #32
 8010a30:	fa23 f401 	lsr.w	r4, r3, r1
 8010a34:	4082      	lsls	r2, r0
 8010a36:	4322      	orrs	r2, r4
 8010a38:	4547      	cmp	r7, r8
 8010a3a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010a3e:	bf8c      	ite	hi
 8010a40:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010a44:	2200      	movls	r2, #0
 8010a46:	4083      	lsls	r3, r0
 8010a48:	40ca      	lsrs	r2, r1
 8010a4a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010a4e:	4313      	orrs	r3, r2
 8010a50:	e7de      	b.n	8010a10 <__b2d+0x48>
 8010a52:	ea42 0501 	orr.w	r5, r2, r1
 8010a56:	e7db      	b.n	8010a10 <__b2d+0x48>
 8010a58:	3ff00000 	.word	0x3ff00000

08010a5c <__d2b>:
 8010a5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010a60:	460f      	mov	r7, r1
 8010a62:	2101      	movs	r1, #1
 8010a64:	ec59 8b10 	vmov	r8, r9, d0
 8010a68:	4616      	mov	r6, r2
 8010a6a:	f7ff fc13 	bl	8010294 <_Balloc>
 8010a6e:	4604      	mov	r4, r0
 8010a70:	b930      	cbnz	r0, 8010a80 <__d2b+0x24>
 8010a72:	4602      	mov	r2, r0
 8010a74:	4b23      	ldr	r3, [pc, #140]	@ (8010b04 <__d2b+0xa8>)
 8010a76:	4824      	ldr	r0, [pc, #144]	@ (8010b08 <__d2b+0xac>)
 8010a78:	f240 310f 	movw	r1, #783	@ 0x30f
 8010a7c:	f000 fc84 	bl	8011388 <__assert_func>
 8010a80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010a84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010a88:	b10d      	cbz	r5, 8010a8e <__d2b+0x32>
 8010a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010a8e:	9301      	str	r3, [sp, #4]
 8010a90:	f1b8 0300 	subs.w	r3, r8, #0
 8010a94:	d023      	beq.n	8010ade <__d2b+0x82>
 8010a96:	4668      	mov	r0, sp
 8010a98:	9300      	str	r3, [sp, #0]
 8010a9a:	f7ff fd0c 	bl	80104b6 <__lo0bits>
 8010a9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010aa2:	b1d0      	cbz	r0, 8010ada <__d2b+0x7e>
 8010aa4:	f1c0 0320 	rsb	r3, r0, #32
 8010aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8010aac:	430b      	orrs	r3, r1
 8010aae:	40c2      	lsrs	r2, r0
 8010ab0:	6163      	str	r3, [r4, #20]
 8010ab2:	9201      	str	r2, [sp, #4]
 8010ab4:	9b01      	ldr	r3, [sp, #4]
 8010ab6:	61a3      	str	r3, [r4, #24]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	bf0c      	ite	eq
 8010abc:	2201      	moveq	r2, #1
 8010abe:	2202      	movne	r2, #2
 8010ac0:	6122      	str	r2, [r4, #16]
 8010ac2:	b1a5      	cbz	r5, 8010aee <__d2b+0x92>
 8010ac4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010ac8:	4405      	add	r5, r0
 8010aca:	603d      	str	r5, [r7, #0]
 8010acc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010ad0:	6030      	str	r0, [r6, #0]
 8010ad2:	4620      	mov	r0, r4
 8010ad4:	b003      	add	sp, #12
 8010ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ada:	6161      	str	r1, [r4, #20]
 8010adc:	e7ea      	b.n	8010ab4 <__d2b+0x58>
 8010ade:	a801      	add	r0, sp, #4
 8010ae0:	f7ff fce9 	bl	80104b6 <__lo0bits>
 8010ae4:	9b01      	ldr	r3, [sp, #4]
 8010ae6:	6163      	str	r3, [r4, #20]
 8010ae8:	3020      	adds	r0, #32
 8010aea:	2201      	movs	r2, #1
 8010aec:	e7e8      	b.n	8010ac0 <__d2b+0x64>
 8010aee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010af2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010af6:	6038      	str	r0, [r7, #0]
 8010af8:	6918      	ldr	r0, [r3, #16]
 8010afa:	f7ff fcbd 	bl	8010478 <__hi0bits>
 8010afe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010b02:	e7e5      	b.n	8010ad0 <__d2b+0x74>
 8010b04:	080127d1 	.word	0x080127d1
 8010b08:	08012859 	.word	0x08012859

08010b0c <__ratio>:
 8010b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b10:	b085      	sub	sp, #20
 8010b12:	e9cd 1000 	strd	r1, r0, [sp]
 8010b16:	a902      	add	r1, sp, #8
 8010b18:	f7ff ff56 	bl	80109c8 <__b2d>
 8010b1c:	9800      	ldr	r0, [sp, #0]
 8010b1e:	a903      	add	r1, sp, #12
 8010b20:	ec55 4b10 	vmov	r4, r5, d0
 8010b24:	f7ff ff50 	bl	80109c8 <__b2d>
 8010b28:	9b01      	ldr	r3, [sp, #4]
 8010b2a:	6919      	ldr	r1, [r3, #16]
 8010b2c:	9b00      	ldr	r3, [sp, #0]
 8010b2e:	691b      	ldr	r3, [r3, #16]
 8010b30:	1ac9      	subs	r1, r1, r3
 8010b32:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010b36:	1a9b      	subs	r3, r3, r2
 8010b38:	ec5b ab10 	vmov	sl, fp, d0
 8010b3c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	bfce      	itee	gt
 8010b44:	462a      	movgt	r2, r5
 8010b46:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010b4a:	465a      	movle	r2, fp
 8010b4c:	462f      	mov	r7, r5
 8010b4e:	46d9      	mov	r9, fp
 8010b50:	bfcc      	ite	gt
 8010b52:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010b56:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010b5a:	464b      	mov	r3, r9
 8010b5c:	4652      	mov	r2, sl
 8010b5e:	4620      	mov	r0, r4
 8010b60:	4639      	mov	r1, r7
 8010b62:	f7ef fe93 	bl	800088c <__aeabi_ddiv>
 8010b66:	ec41 0b10 	vmov	d0, r0, r1
 8010b6a:	b005      	add	sp, #20
 8010b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010b70 <__copybits>:
 8010b70:	3901      	subs	r1, #1
 8010b72:	b570      	push	{r4, r5, r6, lr}
 8010b74:	1149      	asrs	r1, r1, #5
 8010b76:	6914      	ldr	r4, [r2, #16]
 8010b78:	3101      	adds	r1, #1
 8010b7a:	f102 0314 	add.w	r3, r2, #20
 8010b7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010b82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010b86:	1f05      	subs	r5, r0, #4
 8010b88:	42a3      	cmp	r3, r4
 8010b8a:	d30c      	bcc.n	8010ba6 <__copybits+0x36>
 8010b8c:	1aa3      	subs	r3, r4, r2
 8010b8e:	3b11      	subs	r3, #17
 8010b90:	f023 0303 	bic.w	r3, r3, #3
 8010b94:	3211      	adds	r2, #17
 8010b96:	42a2      	cmp	r2, r4
 8010b98:	bf88      	it	hi
 8010b9a:	2300      	movhi	r3, #0
 8010b9c:	4418      	add	r0, r3
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	4288      	cmp	r0, r1
 8010ba2:	d305      	bcc.n	8010bb0 <__copybits+0x40>
 8010ba4:	bd70      	pop	{r4, r5, r6, pc}
 8010ba6:	f853 6b04 	ldr.w	r6, [r3], #4
 8010baa:	f845 6f04 	str.w	r6, [r5, #4]!
 8010bae:	e7eb      	b.n	8010b88 <__copybits+0x18>
 8010bb0:	f840 3b04 	str.w	r3, [r0], #4
 8010bb4:	e7f4      	b.n	8010ba0 <__copybits+0x30>

08010bb6 <__any_on>:
 8010bb6:	f100 0214 	add.w	r2, r0, #20
 8010bba:	6900      	ldr	r0, [r0, #16]
 8010bbc:	114b      	asrs	r3, r1, #5
 8010bbe:	4298      	cmp	r0, r3
 8010bc0:	b510      	push	{r4, lr}
 8010bc2:	db11      	blt.n	8010be8 <__any_on+0x32>
 8010bc4:	dd0a      	ble.n	8010bdc <__any_on+0x26>
 8010bc6:	f011 011f 	ands.w	r1, r1, #31
 8010bca:	d007      	beq.n	8010bdc <__any_on+0x26>
 8010bcc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010bd0:	fa24 f001 	lsr.w	r0, r4, r1
 8010bd4:	fa00 f101 	lsl.w	r1, r0, r1
 8010bd8:	428c      	cmp	r4, r1
 8010bda:	d10b      	bne.n	8010bf4 <__any_on+0x3e>
 8010bdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010be0:	4293      	cmp	r3, r2
 8010be2:	d803      	bhi.n	8010bec <__any_on+0x36>
 8010be4:	2000      	movs	r0, #0
 8010be6:	bd10      	pop	{r4, pc}
 8010be8:	4603      	mov	r3, r0
 8010bea:	e7f7      	b.n	8010bdc <__any_on+0x26>
 8010bec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010bf0:	2900      	cmp	r1, #0
 8010bf2:	d0f5      	beq.n	8010be0 <__any_on+0x2a>
 8010bf4:	2001      	movs	r0, #1
 8010bf6:	e7f6      	b.n	8010be6 <__any_on+0x30>

08010bf8 <__ascii_wctomb>:
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	4608      	mov	r0, r1
 8010bfc:	b141      	cbz	r1, 8010c10 <__ascii_wctomb+0x18>
 8010bfe:	2aff      	cmp	r2, #255	@ 0xff
 8010c00:	d904      	bls.n	8010c0c <__ascii_wctomb+0x14>
 8010c02:	228a      	movs	r2, #138	@ 0x8a
 8010c04:	601a      	str	r2, [r3, #0]
 8010c06:	f04f 30ff 	mov.w	r0, #4294967295
 8010c0a:	4770      	bx	lr
 8010c0c:	700a      	strb	r2, [r1, #0]
 8010c0e:	2001      	movs	r0, #1
 8010c10:	4770      	bx	lr

08010c12 <__ssputs_r>:
 8010c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c16:	688e      	ldr	r6, [r1, #8]
 8010c18:	461f      	mov	r7, r3
 8010c1a:	42be      	cmp	r6, r7
 8010c1c:	680b      	ldr	r3, [r1, #0]
 8010c1e:	4682      	mov	sl, r0
 8010c20:	460c      	mov	r4, r1
 8010c22:	4690      	mov	r8, r2
 8010c24:	d82d      	bhi.n	8010c82 <__ssputs_r+0x70>
 8010c26:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010c2a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010c2e:	d026      	beq.n	8010c7e <__ssputs_r+0x6c>
 8010c30:	6965      	ldr	r5, [r4, #20]
 8010c32:	6909      	ldr	r1, [r1, #16]
 8010c34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010c38:	eba3 0901 	sub.w	r9, r3, r1
 8010c3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010c40:	1c7b      	adds	r3, r7, #1
 8010c42:	444b      	add	r3, r9
 8010c44:	106d      	asrs	r5, r5, #1
 8010c46:	429d      	cmp	r5, r3
 8010c48:	bf38      	it	cc
 8010c4a:	461d      	movcc	r5, r3
 8010c4c:	0553      	lsls	r3, r2, #21
 8010c4e:	d527      	bpl.n	8010ca0 <__ssputs_r+0x8e>
 8010c50:	4629      	mov	r1, r5
 8010c52:	f7ff fa81 	bl	8010158 <_malloc_r>
 8010c56:	4606      	mov	r6, r0
 8010c58:	b360      	cbz	r0, 8010cb4 <__ssputs_r+0xa2>
 8010c5a:	6921      	ldr	r1, [r4, #16]
 8010c5c:	464a      	mov	r2, r9
 8010c5e:	f7fe feb6 	bl	800f9ce <memcpy>
 8010c62:	89a3      	ldrh	r3, [r4, #12]
 8010c64:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010c68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c6c:	81a3      	strh	r3, [r4, #12]
 8010c6e:	6126      	str	r6, [r4, #16]
 8010c70:	6165      	str	r5, [r4, #20]
 8010c72:	444e      	add	r6, r9
 8010c74:	eba5 0509 	sub.w	r5, r5, r9
 8010c78:	6026      	str	r6, [r4, #0]
 8010c7a:	60a5      	str	r5, [r4, #8]
 8010c7c:	463e      	mov	r6, r7
 8010c7e:	42be      	cmp	r6, r7
 8010c80:	d900      	bls.n	8010c84 <__ssputs_r+0x72>
 8010c82:	463e      	mov	r6, r7
 8010c84:	6820      	ldr	r0, [r4, #0]
 8010c86:	4632      	mov	r2, r6
 8010c88:	4641      	mov	r1, r8
 8010c8a:	f000 fb53 	bl	8011334 <memmove>
 8010c8e:	68a3      	ldr	r3, [r4, #8]
 8010c90:	1b9b      	subs	r3, r3, r6
 8010c92:	60a3      	str	r3, [r4, #8]
 8010c94:	6823      	ldr	r3, [r4, #0]
 8010c96:	4433      	add	r3, r6
 8010c98:	6023      	str	r3, [r4, #0]
 8010c9a:	2000      	movs	r0, #0
 8010c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ca0:	462a      	mov	r2, r5
 8010ca2:	f000 fbab 	bl	80113fc <_realloc_r>
 8010ca6:	4606      	mov	r6, r0
 8010ca8:	2800      	cmp	r0, #0
 8010caa:	d1e0      	bne.n	8010c6e <__ssputs_r+0x5c>
 8010cac:	6921      	ldr	r1, [r4, #16]
 8010cae:	4650      	mov	r0, sl
 8010cb0:	f7fe feac 	bl	800fa0c <_free_r>
 8010cb4:	230c      	movs	r3, #12
 8010cb6:	f8ca 3000 	str.w	r3, [sl]
 8010cba:	89a3      	ldrh	r3, [r4, #12]
 8010cbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010cc0:	81a3      	strh	r3, [r4, #12]
 8010cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc6:	e7e9      	b.n	8010c9c <__ssputs_r+0x8a>

08010cc8 <_svfiprintf_r>:
 8010cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ccc:	4698      	mov	r8, r3
 8010cce:	898b      	ldrh	r3, [r1, #12]
 8010cd0:	061b      	lsls	r3, r3, #24
 8010cd2:	b09d      	sub	sp, #116	@ 0x74
 8010cd4:	4607      	mov	r7, r0
 8010cd6:	460d      	mov	r5, r1
 8010cd8:	4614      	mov	r4, r2
 8010cda:	d510      	bpl.n	8010cfe <_svfiprintf_r+0x36>
 8010cdc:	690b      	ldr	r3, [r1, #16]
 8010cde:	b973      	cbnz	r3, 8010cfe <_svfiprintf_r+0x36>
 8010ce0:	2140      	movs	r1, #64	@ 0x40
 8010ce2:	f7ff fa39 	bl	8010158 <_malloc_r>
 8010ce6:	6028      	str	r0, [r5, #0]
 8010ce8:	6128      	str	r0, [r5, #16]
 8010cea:	b930      	cbnz	r0, 8010cfa <_svfiprintf_r+0x32>
 8010cec:	230c      	movs	r3, #12
 8010cee:	603b      	str	r3, [r7, #0]
 8010cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8010cf4:	b01d      	add	sp, #116	@ 0x74
 8010cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cfa:	2340      	movs	r3, #64	@ 0x40
 8010cfc:	616b      	str	r3, [r5, #20]
 8010cfe:	2300      	movs	r3, #0
 8010d00:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d02:	2320      	movs	r3, #32
 8010d04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010d08:	f8cd 800c 	str.w	r8, [sp, #12]
 8010d0c:	2330      	movs	r3, #48	@ 0x30
 8010d0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010eac <_svfiprintf_r+0x1e4>
 8010d12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010d16:	f04f 0901 	mov.w	r9, #1
 8010d1a:	4623      	mov	r3, r4
 8010d1c:	469a      	mov	sl, r3
 8010d1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010d22:	b10a      	cbz	r2, 8010d28 <_svfiprintf_r+0x60>
 8010d24:	2a25      	cmp	r2, #37	@ 0x25
 8010d26:	d1f9      	bne.n	8010d1c <_svfiprintf_r+0x54>
 8010d28:	ebba 0b04 	subs.w	fp, sl, r4
 8010d2c:	d00b      	beq.n	8010d46 <_svfiprintf_r+0x7e>
 8010d2e:	465b      	mov	r3, fp
 8010d30:	4622      	mov	r2, r4
 8010d32:	4629      	mov	r1, r5
 8010d34:	4638      	mov	r0, r7
 8010d36:	f7ff ff6c 	bl	8010c12 <__ssputs_r>
 8010d3a:	3001      	adds	r0, #1
 8010d3c:	f000 80a7 	beq.w	8010e8e <_svfiprintf_r+0x1c6>
 8010d40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010d42:	445a      	add	r2, fp
 8010d44:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d46:	f89a 3000 	ldrb.w	r3, [sl]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	f000 809f 	beq.w	8010e8e <_svfiprintf_r+0x1c6>
 8010d50:	2300      	movs	r3, #0
 8010d52:	f04f 32ff 	mov.w	r2, #4294967295
 8010d56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010d5a:	f10a 0a01 	add.w	sl, sl, #1
 8010d5e:	9304      	str	r3, [sp, #16]
 8010d60:	9307      	str	r3, [sp, #28]
 8010d62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010d66:	931a      	str	r3, [sp, #104]	@ 0x68
 8010d68:	4654      	mov	r4, sl
 8010d6a:	2205      	movs	r2, #5
 8010d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d70:	484e      	ldr	r0, [pc, #312]	@ (8010eac <_svfiprintf_r+0x1e4>)
 8010d72:	f7ef fa55 	bl	8000220 <memchr>
 8010d76:	9a04      	ldr	r2, [sp, #16]
 8010d78:	b9d8      	cbnz	r0, 8010db2 <_svfiprintf_r+0xea>
 8010d7a:	06d0      	lsls	r0, r2, #27
 8010d7c:	bf44      	itt	mi
 8010d7e:	2320      	movmi	r3, #32
 8010d80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d84:	0711      	lsls	r1, r2, #28
 8010d86:	bf44      	itt	mi
 8010d88:	232b      	movmi	r3, #43	@ 0x2b
 8010d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8010d92:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d94:	d015      	beq.n	8010dc2 <_svfiprintf_r+0xfa>
 8010d96:	9a07      	ldr	r2, [sp, #28]
 8010d98:	4654      	mov	r4, sl
 8010d9a:	2000      	movs	r0, #0
 8010d9c:	f04f 0c0a 	mov.w	ip, #10
 8010da0:	4621      	mov	r1, r4
 8010da2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010da6:	3b30      	subs	r3, #48	@ 0x30
 8010da8:	2b09      	cmp	r3, #9
 8010daa:	d94b      	bls.n	8010e44 <_svfiprintf_r+0x17c>
 8010dac:	b1b0      	cbz	r0, 8010ddc <_svfiprintf_r+0x114>
 8010dae:	9207      	str	r2, [sp, #28]
 8010db0:	e014      	b.n	8010ddc <_svfiprintf_r+0x114>
 8010db2:	eba0 0308 	sub.w	r3, r0, r8
 8010db6:	fa09 f303 	lsl.w	r3, r9, r3
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	9304      	str	r3, [sp, #16]
 8010dbe:	46a2      	mov	sl, r4
 8010dc0:	e7d2      	b.n	8010d68 <_svfiprintf_r+0xa0>
 8010dc2:	9b03      	ldr	r3, [sp, #12]
 8010dc4:	1d19      	adds	r1, r3, #4
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	9103      	str	r1, [sp, #12]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	bfbb      	ittet	lt
 8010dce:	425b      	neglt	r3, r3
 8010dd0:	f042 0202 	orrlt.w	r2, r2, #2
 8010dd4:	9307      	strge	r3, [sp, #28]
 8010dd6:	9307      	strlt	r3, [sp, #28]
 8010dd8:	bfb8      	it	lt
 8010dda:	9204      	strlt	r2, [sp, #16]
 8010ddc:	7823      	ldrb	r3, [r4, #0]
 8010dde:	2b2e      	cmp	r3, #46	@ 0x2e
 8010de0:	d10a      	bne.n	8010df8 <_svfiprintf_r+0x130>
 8010de2:	7863      	ldrb	r3, [r4, #1]
 8010de4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010de6:	d132      	bne.n	8010e4e <_svfiprintf_r+0x186>
 8010de8:	9b03      	ldr	r3, [sp, #12]
 8010dea:	1d1a      	adds	r2, r3, #4
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	9203      	str	r2, [sp, #12]
 8010df0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010df4:	3402      	adds	r4, #2
 8010df6:	9305      	str	r3, [sp, #20]
 8010df8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010ebc <_svfiprintf_r+0x1f4>
 8010dfc:	7821      	ldrb	r1, [r4, #0]
 8010dfe:	2203      	movs	r2, #3
 8010e00:	4650      	mov	r0, sl
 8010e02:	f7ef fa0d 	bl	8000220 <memchr>
 8010e06:	b138      	cbz	r0, 8010e18 <_svfiprintf_r+0x150>
 8010e08:	9b04      	ldr	r3, [sp, #16]
 8010e0a:	eba0 000a 	sub.w	r0, r0, sl
 8010e0e:	2240      	movs	r2, #64	@ 0x40
 8010e10:	4082      	lsls	r2, r0
 8010e12:	4313      	orrs	r3, r2
 8010e14:	3401      	adds	r4, #1
 8010e16:	9304      	str	r3, [sp, #16]
 8010e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e1c:	4824      	ldr	r0, [pc, #144]	@ (8010eb0 <_svfiprintf_r+0x1e8>)
 8010e1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010e22:	2206      	movs	r2, #6
 8010e24:	f7ef f9fc 	bl	8000220 <memchr>
 8010e28:	2800      	cmp	r0, #0
 8010e2a:	d036      	beq.n	8010e9a <_svfiprintf_r+0x1d2>
 8010e2c:	4b21      	ldr	r3, [pc, #132]	@ (8010eb4 <_svfiprintf_r+0x1ec>)
 8010e2e:	bb1b      	cbnz	r3, 8010e78 <_svfiprintf_r+0x1b0>
 8010e30:	9b03      	ldr	r3, [sp, #12]
 8010e32:	3307      	adds	r3, #7
 8010e34:	f023 0307 	bic.w	r3, r3, #7
 8010e38:	3308      	adds	r3, #8
 8010e3a:	9303      	str	r3, [sp, #12]
 8010e3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010e3e:	4433      	add	r3, r6
 8010e40:	9309      	str	r3, [sp, #36]	@ 0x24
 8010e42:	e76a      	b.n	8010d1a <_svfiprintf_r+0x52>
 8010e44:	fb0c 3202 	mla	r2, ip, r2, r3
 8010e48:	460c      	mov	r4, r1
 8010e4a:	2001      	movs	r0, #1
 8010e4c:	e7a8      	b.n	8010da0 <_svfiprintf_r+0xd8>
 8010e4e:	2300      	movs	r3, #0
 8010e50:	3401      	adds	r4, #1
 8010e52:	9305      	str	r3, [sp, #20]
 8010e54:	4619      	mov	r1, r3
 8010e56:	f04f 0c0a 	mov.w	ip, #10
 8010e5a:	4620      	mov	r0, r4
 8010e5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e60:	3a30      	subs	r2, #48	@ 0x30
 8010e62:	2a09      	cmp	r2, #9
 8010e64:	d903      	bls.n	8010e6e <_svfiprintf_r+0x1a6>
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d0c6      	beq.n	8010df8 <_svfiprintf_r+0x130>
 8010e6a:	9105      	str	r1, [sp, #20]
 8010e6c:	e7c4      	b.n	8010df8 <_svfiprintf_r+0x130>
 8010e6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010e72:	4604      	mov	r4, r0
 8010e74:	2301      	movs	r3, #1
 8010e76:	e7f0      	b.n	8010e5a <_svfiprintf_r+0x192>
 8010e78:	ab03      	add	r3, sp, #12
 8010e7a:	9300      	str	r3, [sp, #0]
 8010e7c:	462a      	mov	r2, r5
 8010e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8010eb8 <_svfiprintf_r+0x1f0>)
 8010e80:	a904      	add	r1, sp, #16
 8010e82:	4638      	mov	r0, r7
 8010e84:	f3af 8000 	nop.w
 8010e88:	1c42      	adds	r2, r0, #1
 8010e8a:	4606      	mov	r6, r0
 8010e8c:	d1d6      	bne.n	8010e3c <_svfiprintf_r+0x174>
 8010e8e:	89ab      	ldrh	r3, [r5, #12]
 8010e90:	065b      	lsls	r3, r3, #25
 8010e92:	f53f af2d 	bmi.w	8010cf0 <_svfiprintf_r+0x28>
 8010e96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010e98:	e72c      	b.n	8010cf4 <_svfiprintf_r+0x2c>
 8010e9a:	ab03      	add	r3, sp, #12
 8010e9c:	9300      	str	r3, [sp, #0]
 8010e9e:	462a      	mov	r2, r5
 8010ea0:	4b05      	ldr	r3, [pc, #20]	@ (8010eb8 <_svfiprintf_r+0x1f0>)
 8010ea2:	a904      	add	r1, sp, #16
 8010ea4:	4638      	mov	r0, r7
 8010ea6:	f000 f879 	bl	8010f9c <_printf_i>
 8010eaa:	e7ed      	b.n	8010e88 <_svfiprintf_r+0x1c0>
 8010eac:	080129b0 	.word	0x080129b0
 8010eb0:	080129ba 	.word	0x080129ba
 8010eb4:	00000000 	.word	0x00000000
 8010eb8:	08010c13 	.word	0x08010c13
 8010ebc:	080129b6 	.word	0x080129b6

08010ec0 <_printf_common>:
 8010ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ec4:	4616      	mov	r6, r2
 8010ec6:	4698      	mov	r8, r3
 8010ec8:	688a      	ldr	r2, [r1, #8]
 8010eca:	690b      	ldr	r3, [r1, #16]
 8010ecc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ed0:	4293      	cmp	r3, r2
 8010ed2:	bfb8      	it	lt
 8010ed4:	4613      	movlt	r3, r2
 8010ed6:	6033      	str	r3, [r6, #0]
 8010ed8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010edc:	4607      	mov	r7, r0
 8010ede:	460c      	mov	r4, r1
 8010ee0:	b10a      	cbz	r2, 8010ee6 <_printf_common+0x26>
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	6033      	str	r3, [r6, #0]
 8010ee6:	6823      	ldr	r3, [r4, #0]
 8010ee8:	0699      	lsls	r1, r3, #26
 8010eea:	bf42      	ittt	mi
 8010eec:	6833      	ldrmi	r3, [r6, #0]
 8010eee:	3302      	addmi	r3, #2
 8010ef0:	6033      	strmi	r3, [r6, #0]
 8010ef2:	6825      	ldr	r5, [r4, #0]
 8010ef4:	f015 0506 	ands.w	r5, r5, #6
 8010ef8:	d106      	bne.n	8010f08 <_printf_common+0x48>
 8010efa:	f104 0a19 	add.w	sl, r4, #25
 8010efe:	68e3      	ldr	r3, [r4, #12]
 8010f00:	6832      	ldr	r2, [r6, #0]
 8010f02:	1a9b      	subs	r3, r3, r2
 8010f04:	42ab      	cmp	r3, r5
 8010f06:	dc26      	bgt.n	8010f56 <_printf_common+0x96>
 8010f08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010f0c:	6822      	ldr	r2, [r4, #0]
 8010f0e:	3b00      	subs	r3, #0
 8010f10:	bf18      	it	ne
 8010f12:	2301      	movne	r3, #1
 8010f14:	0692      	lsls	r2, r2, #26
 8010f16:	d42b      	bmi.n	8010f70 <_printf_common+0xb0>
 8010f18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010f1c:	4641      	mov	r1, r8
 8010f1e:	4638      	mov	r0, r7
 8010f20:	47c8      	blx	r9
 8010f22:	3001      	adds	r0, #1
 8010f24:	d01e      	beq.n	8010f64 <_printf_common+0xa4>
 8010f26:	6823      	ldr	r3, [r4, #0]
 8010f28:	6922      	ldr	r2, [r4, #16]
 8010f2a:	f003 0306 	and.w	r3, r3, #6
 8010f2e:	2b04      	cmp	r3, #4
 8010f30:	bf02      	ittt	eq
 8010f32:	68e5      	ldreq	r5, [r4, #12]
 8010f34:	6833      	ldreq	r3, [r6, #0]
 8010f36:	1aed      	subeq	r5, r5, r3
 8010f38:	68a3      	ldr	r3, [r4, #8]
 8010f3a:	bf0c      	ite	eq
 8010f3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010f40:	2500      	movne	r5, #0
 8010f42:	4293      	cmp	r3, r2
 8010f44:	bfc4      	itt	gt
 8010f46:	1a9b      	subgt	r3, r3, r2
 8010f48:	18ed      	addgt	r5, r5, r3
 8010f4a:	2600      	movs	r6, #0
 8010f4c:	341a      	adds	r4, #26
 8010f4e:	42b5      	cmp	r5, r6
 8010f50:	d11a      	bne.n	8010f88 <_printf_common+0xc8>
 8010f52:	2000      	movs	r0, #0
 8010f54:	e008      	b.n	8010f68 <_printf_common+0xa8>
 8010f56:	2301      	movs	r3, #1
 8010f58:	4652      	mov	r2, sl
 8010f5a:	4641      	mov	r1, r8
 8010f5c:	4638      	mov	r0, r7
 8010f5e:	47c8      	blx	r9
 8010f60:	3001      	adds	r0, #1
 8010f62:	d103      	bne.n	8010f6c <_printf_common+0xac>
 8010f64:	f04f 30ff 	mov.w	r0, #4294967295
 8010f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f6c:	3501      	adds	r5, #1
 8010f6e:	e7c6      	b.n	8010efe <_printf_common+0x3e>
 8010f70:	18e1      	adds	r1, r4, r3
 8010f72:	1c5a      	adds	r2, r3, #1
 8010f74:	2030      	movs	r0, #48	@ 0x30
 8010f76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010f7a:	4422      	add	r2, r4
 8010f7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010f80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010f84:	3302      	adds	r3, #2
 8010f86:	e7c7      	b.n	8010f18 <_printf_common+0x58>
 8010f88:	2301      	movs	r3, #1
 8010f8a:	4622      	mov	r2, r4
 8010f8c:	4641      	mov	r1, r8
 8010f8e:	4638      	mov	r0, r7
 8010f90:	47c8      	blx	r9
 8010f92:	3001      	adds	r0, #1
 8010f94:	d0e6      	beq.n	8010f64 <_printf_common+0xa4>
 8010f96:	3601      	adds	r6, #1
 8010f98:	e7d9      	b.n	8010f4e <_printf_common+0x8e>
	...

08010f9c <_printf_i>:
 8010f9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fa0:	7e0f      	ldrb	r7, [r1, #24]
 8010fa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010fa4:	2f78      	cmp	r7, #120	@ 0x78
 8010fa6:	4691      	mov	r9, r2
 8010fa8:	4680      	mov	r8, r0
 8010faa:	460c      	mov	r4, r1
 8010fac:	469a      	mov	sl, r3
 8010fae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010fb2:	d807      	bhi.n	8010fc4 <_printf_i+0x28>
 8010fb4:	2f62      	cmp	r7, #98	@ 0x62
 8010fb6:	d80a      	bhi.n	8010fce <_printf_i+0x32>
 8010fb8:	2f00      	cmp	r7, #0
 8010fba:	f000 80d2 	beq.w	8011162 <_printf_i+0x1c6>
 8010fbe:	2f58      	cmp	r7, #88	@ 0x58
 8010fc0:	f000 80b9 	beq.w	8011136 <_printf_i+0x19a>
 8010fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010fc8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010fcc:	e03a      	b.n	8011044 <_printf_i+0xa8>
 8010fce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010fd2:	2b15      	cmp	r3, #21
 8010fd4:	d8f6      	bhi.n	8010fc4 <_printf_i+0x28>
 8010fd6:	a101      	add	r1, pc, #4	@ (adr r1, 8010fdc <_printf_i+0x40>)
 8010fd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010fdc:	08011035 	.word	0x08011035
 8010fe0:	08011049 	.word	0x08011049
 8010fe4:	08010fc5 	.word	0x08010fc5
 8010fe8:	08010fc5 	.word	0x08010fc5
 8010fec:	08010fc5 	.word	0x08010fc5
 8010ff0:	08010fc5 	.word	0x08010fc5
 8010ff4:	08011049 	.word	0x08011049
 8010ff8:	08010fc5 	.word	0x08010fc5
 8010ffc:	08010fc5 	.word	0x08010fc5
 8011000:	08010fc5 	.word	0x08010fc5
 8011004:	08010fc5 	.word	0x08010fc5
 8011008:	08011149 	.word	0x08011149
 801100c:	08011073 	.word	0x08011073
 8011010:	08011103 	.word	0x08011103
 8011014:	08010fc5 	.word	0x08010fc5
 8011018:	08010fc5 	.word	0x08010fc5
 801101c:	0801116b 	.word	0x0801116b
 8011020:	08010fc5 	.word	0x08010fc5
 8011024:	08011073 	.word	0x08011073
 8011028:	08010fc5 	.word	0x08010fc5
 801102c:	08010fc5 	.word	0x08010fc5
 8011030:	0801110b 	.word	0x0801110b
 8011034:	6833      	ldr	r3, [r6, #0]
 8011036:	1d1a      	adds	r2, r3, #4
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	6032      	str	r2, [r6, #0]
 801103c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011040:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011044:	2301      	movs	r3, #1
 8011046:	e09d      	b.n	8011184 <_printf_i+0x1e8>
 8011048:	6833      	ldr	r3, [r6, #0]
 801104a:	6820      	ldr	r0, [r4, #0]
 801104c:	1d19      	adds	r1, r3, #4
 801104e:	6031      	str	r1, [r6, #0]
 8011050:	0606      	lsls	r6, r0, #24
 8011052:	d501      	bpl.n	8011058 <_printf_i+0xbc>
 8011054:	681d      	ldr	r5, [r3, #0]
 8011056:	e003      	b.n	8011060 <_printf_i+0xc4>
 8011058:	0645      	lsls	r5, r0, #25
 801105a:	d5fb      	bpl.n	8011054 <_printf_i+0xb8>
 801105c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011060:	2d00      	cmp	r5, #0
 8011062:	da03      	bge.n	801106c <_printf_i+0xd0>
 8011064:	232d      	movs	r3, #45	@ 0x2d
 8011066:	426d      	negs	r5, r5
 8011068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801106c:	4859      	ldr	r0, [pc, #356]	@ (80111d4 <_printf_i+0x238>)
 801106e:	230a      	movs	r3, #10
 8011070:	e011      	b.n	8011096 <_printf_i+0xfa>
 8011072:	6821      	ldr	r1, [r4, #0]
 8011074:	6833      	ldr	r3, [r6, #0]
 8011076:	0608      	lsls	r0, r1, #24
 8011078:	f853 5b04 	ldr.w	r5, [r3], #4
 801107c:	d402      	bmi.n	8011084 <_printf_i+0xe8>
 801107e:	0649      	lsls	r1, r1, #25
 8011080:	bf48      	it	mi
 8011082:	b2ad      	uxthmi	r5, r5
 8011084:	2f6f      	cmp	r7, #111	@ 0x6f
 8011086:	4853      	ldr	r0, [pc, #332]	@ (80111d4 <_printf_i+0x238>)
 8011088:	6033      	str	r3, [r6, #0]
 801108a:	bf14      	ite	ne
 801108c:	230a      	movne	r3, #10
 801108e:	2308      	moveq	r3, #8
 8011090:	2100      	movs	r1, #0
 8011092:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011096:	6866      	ldr	r6, [r4, #4]
 8011098:	60a6      	str	r6, [r4, #8]
 801109a:	2e00      	cmp	r6, #0
 801109c:	bfa2      	ittt	ge
 801109e:	6821      	ldrge	r1, [r4, #0]
 80110a0:	f021 0104 	bicge.w	r1, r1, #4
 80110a4:	6021      	strge	r1, [r4, #0]
 80110a6:	b90d      	cbnz	r5, 80110ac <_printf_i+0x110>
 80110a8:	2e00      	cmp	r6, #0
 80110aa:	d04b      	beq.n	8011144 <_printf_i+0x1a8>
 80110ac:	4616      	mov	r6, r2
 80110ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80110b2:	fb03 5711 	mls	r7, r3, r1, r5
 80110b6:	5dc7      	ldrb	r7, [r0, r7]
 80110b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80110bc:	462f      	mov	r7, r5
 80110be:	42bb      	cmp	r3, r7
 80110c0:	460d      	mov	r5, r1
 80110c2:	d9f4      	bls.n	80110ae <_printf_i+0x112>
 80110c4:	2b08      	cmp	r3, #8
 80110c6:	d10b      	bne.n	80110e0 <_printf_i+0x144>
 80110c8:	6823      	ldr	r3, [r4, #0]
 80110ca:	07df      	lsls	r7, r3, #31
 80110cc:	d508      	bpl.n	80110e0 <_printf_i+0x144>
 80110ce:	6923      	ldr	r3, [r4, #16]
 80110d0:	6861      	ldr	r1, [r4, #4]
 80110d2:	4299      	cmp	r1, r3
 80110d4:	bfde      	ittt	le
 80110d6:	2330      	movle	r3, #48	@ 0x30
 80110d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80110dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80110e0:	1b92      	subs	r2, r2, r6
 80110e2:	6122      	str	r2, [r4, #16]
 80110e4:	f8cd a000 	str.w	sl, [sp]
 80110e8:	464b      	mov	r3, r9
 80110ea:	aa03      	add	r2, sp, #12
 80110ec:	4621      	mov	r1, r4
 80110ee:	4640      	mov	r0, r8
 80110f0:	f7ff fee6 	bl	8010ec0 <_printf_common>
 80110f4:	3001      	adds	r0, #1
 80110f6:	d14a      	bne.n	801118e <_printf_i+0x1f2>
 80110f8:	f04f 30ff 	mov.w	r0, #4294967295
 80110fc:	b004      	add	sp, #16
 80110fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011102:	6823      	ldr	r3, [r4, #0]
 8011104:	f043 0320 	orr.w	r3, r3, #32
 8011108:	6023      	str	r3, [r4, #0]
 801110a:	4833      	ldr	r0, [pc, #204]	@ (80111d8 <_printf_i+0x23c>)
 801110c:	2778      	movs	r7, #120	@ 0x78
 801110e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011112:	6823      	ldr	r3, [r4, #0]
 8011114:	6831      	ldr	r1, [r6, #0]
 8011116:	061f      	lsls	r7, r3, #24
 8011118:	f851 5b04 	ldr.w	r5, [r1], #4
 801111c:	d402      	bmi.n	8011124 <_printf_i+0x188>
 801111e:	065f      	lsls	r7, r3, #25
 8011120:	bf48      	it	mi
 8011122:	b2ad      	uxthmi	r5, r5
 8011124:	6031      	str	r1, [r6, #0]
 8011126:	07d9      	lsls	r1, r3, #31
 8011128:	bf44      	itt	mi
 801112a:	f043 0320 	orrmi.w	r3, r3, #32
 801112e:	6023      	strmi	r3, [r4, #0]
 8011130:	b11d      	cbz	r5, 801113a <_printf_i+0x19e>
 8011132:	2310      	movs	r3, #16
 8011134:	e7ac      	b.n	8011090 <_printf_i+0xf4>
 8011136:	4827      	ldr	r0, [pc, #156]	@ (80111d4 <_printf_i+0x238>)
 8011138:	e7e9      	b.n	801110e <_printf_i+0x172>
 801113a:	6823      	ldr	r3, [r4, #0]
 801113c:	f023 0320 	bic.w	r3, r3, #32
 8011140:	6023      	str	r3, [r4, #0]
 8011142:	e7f6      	b.n	8011132 <_printf_i+0x196>
 8011144:	4616      	mov	r6, r2
 8011146:	e7bd      	b.n	80110c4 <_printf_i+0x128>
 8011148:	6833      	ldr	r3, [r6, #0]
 801114a:	6825      	ldr	r5, [r4, #0]
 801114c:	6961      	ldr	r1, [r4, #20]
 801114e:	1d18      	adds	r0, r3, #4
 8011150:	6030      	str	r0, [r6, #0]
 8011152:	062e      	lsls	r6, r5, #24
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	d501      	bpl.n	801115c <_printf_i+0x1c0>
 8011158:	6019      	str	r1, [r3, #0]
 801115a:	e002      	b.n	8011162 <_printf_i+0x1c6>
 801115c:	0668      	lsls	r0, r5, #25
 801115e:	d5fb      	bpl.n	8011158 <_printf_i+0x1bc>
 8011160:	8019      	strh	r1, [r3, #0]
 8011162:	2300      	movs	r3, #0
 8011164:	6123      	str	r3, [r4, #16]
 8011166:	4616      	mov	r6, r2
 8011168:	e7bc      	b.n	80110e4 <_printf_i+0x148>
 801116a:	6833      	ldr	r3, [r6, #0]
 801116c:	1d1a      	adds	r2, r3, #4
 801116e:	6032      	str	r2, [r6, #0]
 8011170:	681e      	ldr	r6, [r3, #0]
 8011172:	6862      	ldr	r2, [r4, #4]
 8011174:	2100      	movs	r1, #0
 8011176:	4630      	mov	r0, r6
 8011178:	f7ef f852 	bl	8000220 <memchr>
 801117c:	b108      	cbz	r0, 8011182 <_printf_i+0x1e6>
 801117e:	1b80      	subs	r0, r0, r6
 8011180:	6060      	str	r0, [r4, #4]
 8011182:	6863      	ldr	r3, [r4, #4]
 8011184:	6123      	str	r3, [r4, #16]
 8011186:	2300      	movs	r3, #0
 8011188:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801118c:	e7aa      	b.n	80110e4 <_printf_i+0x148>
 801118e:	6923      	ldr	r3, [r4, #16]
 8011190:	4632      	mov	r2, r6
 8011192:	4649      	mov	r1, r9
 8011194:	4640      	mov	r0, r8
 8011196:	47d0      	blx	sl
 8011198:	3001      	adds	r0, #1
 801119a:	d0ad      	beq.n	80110f8 <_printf_i+0x15c>
 801119c:	6823      	ldr	r3, [r4, #0]
 801119e:	079b      	lsls	r3, r3, #30
 80111a0:	d413      	bmi.n	80111ca <_printf_i+0x22e>
 80111a2:	68e0      	ldr	r0, [r4, #12]
 80111a4:	9b03      	ldr	r3, [sp, #12]
 80111a6:	4298      	cmp	r0, r3
 80111a8:	bfb8      	it	lt
 80111aa:	4618      	movlt	r0, r3
 80111ac:	e7a6      	b.n	80110fc <_printf_i+0x160>
 80111ae:	2301      	movs	r3, #1
 80111b0:	4632      	mov	r2, r6
 80111b2:	4649      	mov	r1, r9
 80111b4:	4640      	mov	r0, r8
 80111b6:	47d0      	blx	sl
 80111b8:	3001      	adds	r0, #1
 80111ba:	d09d      	beq.n	80110f8 <_printf_i+0x15c>
 80111bc:	3501      	adds	r5, #1
 80111be:	68e3      	ldr	r3, [r4, #12]
 80111c0:	9903      	ldr	r1, [sp, #12]
 80111c2:	1a5b      	subs	r3, r3, r1
 80111c4:	42ab      	cmp	r3, r5
 80111c6:	dcf2      	bgt.n	80111ae <_printf_i+0x212>
 80111c8:	e7eb      	b.n	80111a2 <_printf_i+0x206>
 80111ca:	2500      	movs	r5, #0
 80111cc:	f104 0619 	add.w	r6, r4, #25
 80111d0:	e7f5      	b.n	80111be <_printf_i+0x222>
 80111d2:	bf00      	nop
 80111d4:	080129c1 	.word	0x080129c1
 80111d8:	080129d2 	.word	0x080129d2

080111dc <__sflush_r>:
 80111dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80111e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111e4:	0716      	lsls	r6, r2, #28
 80111e6:	4605      	mov	r5, r0
 80111e8:	460c      	mov	r4, r1
 80111ea:	d454      	bmi.n	8011296 <__sflush_r+0xba>
 80111ec:	684b      	ldr	r3, [r1, #4]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	dc02      	bgt.n	80111f8 <__sflush_r+0x1c>
 80111f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	dd48      	ble.n	801128a <__sflush_r+0xae>
 80111f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80111fa:	2e00      	cmp	r6, #0
 80111fc:	d045      	beq.n	801128a <__sflush_r+0xae>
 80111fe:	2300      	movs	r3, #0
 8011200:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011204:	682f      	ldr	r7, [r5, #0]
 8011206:	6a21      	ldr	r1, [r4, #32]
 8011208:	602b      	str	r3, [r5, #0]
 801120a:	d030      	beq.n	801126e <__sflush_r+0x92>
 801120c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801120e:	89a3      	ldrh	r3, [r4, #12]
 8011210:	0759      	lsls	r1, r3, #29
 8011212:	d505      	bpl.n	8011220 <__sflush_r+0x44>
 8011214:	6863      	ldr	r3, [r4, #4]
 8011216:	1ad2      	subs	r2, r2, r3
 8011218:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801121a:	b10b      	cbz	r3, 8011220 <__sflush_r+0x44>
 801121c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801121e:	1ad2      	subs	r2, r2, r3
 8011220:	2300      	movs	r3, #0
 8011222:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011224:	6a21      	ldr	r1, [r4, #32]
 8011226:	4628      	mov	r0, r5
 8011228:	47b0      	blx	r6
 801122a:	1c43      	adds	r3, r0, #1
 801122c:	89a3      	ldrh	r3, [r4, #12]
 801122e:	d106      	bne.n	801123e <__sflush_r+0x62>
 8011230:	6829      	ldr	r1, [r5, #0]
 8011232:	291d      	cmp	r1, #29
 8011234:	d82b      	bhi.n	801128e <__sflush_r+0xb2>
 8011236:	4a2a      	ldr	r2, [pc, #168]	@ (80112e0 <__sflush_r+0x104>)
 8011238:	410a      	asrs	r2, r1
 801123a:	07d6      	lsls	r6, r2, #31
 801123c:	d427      	bmi.n	801128e <__sflush_r+0xb2>
 801123e:	2200      	movs	r2, #0
 8011240:	6062      	str	r2, [r4, #4]
 8011242:	04d9      	lsls	r1, r3, #19
 8011244:	6922      	ldr	r2, [r4, #16]
 8011246:	6022      	str	r2, [r4, #0]
 8011248:	d504      	bpl.n	8011254 <__sflush_r+0x78>
 801124a:	1c42      	adds	r2, r0, #1
 801124c:	d101      	bne.n	8011252 <__sflush_r+0x76>
 801124e:	682b      	ldr	r3, [r5, #0]
 8011250:	b903      	cbnz	r3, 8011254 <__sflush_r+0x78>
 8011252:	6560      	str	r0, [r4, #84]	@ 0x54
 8011254:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011256:	602f      	str	r7, [r5, #0]
 8011258:	b1b9      	cbz	r1, 801128a <__sflush_r+0xae>
 801125a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801125e:	4299      	cmp	r1, r3
 8011260:	d002      	beq.n	8011268 <__sflush_r+0x8c>
 8011262:	4628      	mov	r0, r5
 8011264:	f7fe fbd2 	bl	800fa0c <_free_r>
 8011268:	2300      	movs	r3, #0
 801126a:	6363      	str	r3, [r4, #52]	@ 0x34
 801126c:	e00d      	b.n	801128a <__sflush_r+0xae>
 801126e:	2301      	movs	r3, #1
 8011270:	4628      	mov	r0, r5
 8011272:	47b0      	blx	r6
 8011274:	4602      	mov	r2, r0
 8011276:	1c50      	adds	r0, r2, #1
 8011278:	d1c9      	bne.n	801120e <__sflush_r+0x32>
 801127a:	682b      	ldr	r3, [r5, #0]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d0c6      	beq.n	801120e <__sflush_r+0x32>
 8011280:	2b1d      	cmp	r3, #29
 8011282:	d001      	beq.n	8011288 <__sflush_r+0xac>
 8011284:	2b16      	cmp	r3, #22
 8011286:	d11e      	bne.n	80112c6 <__sflush_r+0xea>
 8011288:	602f      	str	r7, [r5, #0]
 801128a:	2000      	movs	r0, #0
 801128c:	e022      	b.n	80112d4 <__sflush_r+0xf8>
 801128e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011292:	b21b      	sxth	r3, r3
 8011294:	e01b      	b.n	80112ce <__sflush_r+0xf2>
 8011296:	690f      	ldr	r7, [r1, #16]
 8011298:	2f00      	cmp	r7, #0
 801129a:	d0f6      	beq.n	801128a <__sflush_r+0xae>
 801129c:	0793      	lsls	r3, r2, #30
 801129e:	680e      	ldr	r6, [r1, #0]
 80112a0:	bf08      	it	eq
 80112a2:	694b      	ldreq	r3, [r1, #20]
 80112a4:	600f      	str	r7, [r1, #0]
 80112a6:	bf18      	it	ne
 80112a8:	2300      	movne	r3, #0
 80112aa:	eba6 0807 	sub.w	r8, r6, r7
 80112ae:	608b      	str	r3, [r1, #8]
 80112b0:	f1b8 0f00 	cmp.w	r8, #0
 80112b4:	dde9      	ble.n	801128a <__sflush_r+0xae>
 80112b6:	6a21      	ldr	r1, [r4, #32]
 80112b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80112ba:	4643      	mov	r3, r8
 80112bc:	463a      	mov	r2, r7
 80112be:	4628      	mov	r0, r5
 80112c0:	47b0      	blx	r6
 80112c2:	2800      	cmp	r0, #0
 80112c4:	dc08      	bgt.n	80112d8 <__sflush_r+0xfc>
 80112c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112ce:	81a3      	strh	r3, [r4, #12]
 80112d0:	f04f 30ff 	mov.w	r0, #4294967295
 80112d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80112d8:	4407      	add	r7, r0
 80112da:	eba8 0800 	sub.w	r8, r8, r0
 80112de:	e7e7      	b.n	80112b0 <__sflush_r+0xd4>
 80112e0:	dfbffffe 	.word	0xdfbffffe

080112e4 <_fflush_r>:
 80112e4:	b538      	push	{r3, r4, r5, lr}
 80112e6:	690b      	ldr	r3, [r1, #16]
 80112e8:	4605      	mov	r5, r0
 80112ea:	460c      	mov	r4, r1
 80112ec:	b913      	cbnz	r3, 80112f4 <_fflush_r+0x10>
 80112ee:	2500      	movs	r5, #0
 80112f0:	4628      	mov	r0, r5
 80112f2:	bd38      	pop	{r3, r4, r5, pc}
 80112f4:	b118      	cbz	r0, 80112fe <_fflush_r+0x1a>
 80112f6:	6a03      	ldr	r3, [r0, #32]
 80112f8:	b90b      	cbnz	r3, 80112fe <_fflush_r+0x1a>
 80112fa:	f7fe f9d5 	bl	800f6a8 <__sinit>
 80112fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d0f3      	beq.n	80112ee <_fflush_r+0xa>
 8011306:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011308:	07d0      	lsls	r0, r2, #31
 801130a:	d404      	bmi.n	8011316 <_fflush_r+0x32>
 801130c:	0599      	lsls	r1, r3, #22
 801130e:	d402      	bmi.n	8011316 <_fflush_r+0x32>
 8011310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011312:	f7fe fb5a 	bl	800f9ca <__retarget_lock_acquire_recursive>
 8011316:	4628      	mov	r0, r5
 8011318:	4621      	mov	r1, r4
 801131a:	f7ff ff5f 	bl	80111dc <__sflush_r>
 801131e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011320:	07da      	lsls	r2, r3, #31
 8011322:	4605      	mov	r5, r0
 8011324:	d4e4      	bmi.n	80112f0 <_fflush_r+0xc>
 8011326:	89a3      	ldrh	r3, [r4, #12]
 8011328:	059b      	lsls	r3, r3, #22
 801132a:	d4e1      	bmi.n	80112f0 <_fflush_r+0xc>
 801132c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801132e:	f7fe fb4d 	bl	800f9cc <__retarget_lock_release_recursive>
 8011332:	e7dd      	b.n	80112f0 <_fflush_r+0xc>

08011334 <memmove>:
 8011334:	4288      	cmp	r0, r1
 8011336:	b510      	push	{r4, lr}
 8011338:	eb01 0402 	add.w	r4, r1, r2
 801133c:	d902      	bls.n	8011344 <memmove+0x10>
 801133e:	4284      	cmp	r4, r0
 8011340:	4623      	mov	r3, r4
 8011342:	d807      	bhi.n	8011354 <memmove+0x20>
 8011344:	1e43      	subs	r3, r0, #1
 8011346:	42a1      	cmp	r1, r4
 8011348:	d008      	beq.n	801135c <memmove+0x28>
 801134a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801134e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011352:	e7f8      	b.n	8011346 <memmove+0x12>
 8011354:	4402      	add	r2, r0
 8011356:	4601      	mov	r1, r0
 8011358:	428a      	cmp	r2, r1
 801135a:	d100      	bne.n	801135e <memmove+0x2a>
 801135c:	bd10      	pop	{r4, pc}
 801135e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011362:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011366:	e7f7      	b.n	8011358 <memmove+0x24>

08011368 <_sbrk_r>:
 8011368:	b538      	push	{r3, r4, r5, lr}
 801136a:	4d06      	ldr	r5, [pc, #24]	@ (8011384 <_sbrk_r+0x1c>)
 801136c:	2300      	movs	r3, #0
 801136e:	4604      	mov	r4, r0
 8011370:	4608      	mov	r0, r1
 8011372:	602b      	str	r3, [r5, #0]
 8011374:	f7f3 f864 	bl	8004440 <_sbrk>
 8011378:	1c43      	adds	r3, r0, #1
 801137a:	d102      	bne.n	8011382 <_sbrk_r+0x1a>
 801137c:	682b      	ldr	r3, [r5, #0]
 801137e:	b103      	cbz	r3, 8011382 <_sbrk_r+0x1a>
 8011380:	6023      	str	r3, [r4, #0]
 8011382:	bd38      	pop	{r3, r4, r5, pc}
 8011384:	200029b4 	.word	0x200029b4

08011388 <__assert_func>:
 8011388:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801138a:	4614      	mov	r4, r2
 801138c:	461a      	mov	r2, r3
 801138e:	4b09      	ldr	r3, [pc, #36]	@ (80113b4 <__assert_func+0x2c>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	4605      	mov	r5, r0
 8011394:	68d8      	ldr	r0, [r3, #12]
 8011396:	b954      	cbnz	r4, 80113ae <__assert_func+0x26>
 8011398:	4b07      	ldr	r3, [pc, #28]	@ (80113b8 <__assert_func+0x30>)
 801139a:	461c      	mov	r4, r3
 801139c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80113a0:	9100      	str	r1, [sp, #0]
 80113a2:	462b      	mov	r3, r5
 80113a4:	4905      	ldr	r1, [pc, #20]	@ (80113bc <__assert_func+0x34>)
 80113a6:	f000 f857 	bl	8011458 <fiprintf>
 80113aa:	f000 f867 	bl	801147c <abort>
 80113ae:	4b04      	ldr	r3, [pc, #16]	@ (80113c0 <__assert_func+0x38>)
 80113b0:	e7f4      	b.n	801139c <__assert_func+0x14>
 80113b2:	bf00      	nop
 80113b4:	200001e8 	.word	0x200001e8
 80113b8:	08012a1e 	.word	0x08012a1e
 80113bc:	080129f0 	.word	0x080129f0
 80113c0:	080129e3 	.word	0x080129e3

080113c4 <_calloc_r>:
 80113c4:	b570      	push	{r4, r5, r6, lr}
 80113c6:	fba1 5402 	umull	r5, r4, r1, r2
 80113ca:	b93c      	cbnz	r4, 80113dc <_calloc_r+0x18>
 80113cc:	4629      	mov	r1, r5
 80113ce:	f7fe fec3 	bl	8010158 <_malloc_r>
 80113d2:	4606      	mov	r6, r0
 80113d4:	b928      	cbnz	r0, 80113e2 <_calloc_r+0x1e>
 80113d6:	2600      	movs	r6, #0
 80113d8:	4630      	mov	r0, r6
 80113da:	bd70      	pop	{r4, r5, r6, pc}
 80113dc:	220c      	movs	r2, #12
 80113de:	6002      	str	r2, [r0, #0]
 80113e0:	e7f9      	b.n	80113d6 <_calloc_r+0x12>
 80113e2:	462a      	mov	r2, r5
 80113e4:	4621      	mov	r1, r4
 80113e6:	f7fe fa65 	bl	800f8b4 <memset>
 80113ea:	e7f5      	b.n	80113d8 <_calloc_r+0x14>

080113ec <malloc>:
 80113ec:	4b02      	ldr	r3, [pc, #8]	@ (80113f8 <malloc+0xc>)
 80113ee:	4601      	mov	r1, r0
 80113f0:	6818      	ldr	r0, [r3, #0]
 80113f2:	f7fe beb1 	b.w	8010158 <_malloc_r>
 80113f6:	bf00      	nop
 80113f8:	200001e8 	.word	0x200001e8

080113fc <_realloc_r>:
 80113fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011400:	4680      	mov	r8, r0
 8011402:	4615      	mov	r5, r2
 8011404:	460c      	mov	r4, r1
 8011406:	b921      	cbnz	r1, 8011412 <_realloc_r+0x16>
 8011408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801140c:	4611      	mov	r1, r2
 801140e:	f7fe bea3 	b.w	8010158 <_malloc_r>
 8011412:	b92a      	cbnz	r2, 8011420 <_realloc_r+0x24>
 8011414:	f7fe fafa 	bl	800fa0c <_free_r>
 8011418:	2400      	movs	r4, #0
 801141a:	4620      	mov	r0, r4
 801141c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011420:	f000 f833 	bl	801148a <_malloc_usable_size_r>
 8011424:	4285      	cmp	r5, r0
 8011426:	4606      	mov	r6, r0
 8011428:	d802      	bhi.n	8011430 <_realloc_r+0x34>
 801142a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801142e:	d8f4      	bhi.n	801141a <_realloc_r+0x1e>
 8011430:	4629      	mov	r1, r5
 8011432:	4640      	mov	r0, r8
 8011434:	f7fe fe90 	bl	8010158 <_malloc_r>
 8011438:	4607      	mov	r7, r0
 801143a:	2800      	cmp	r0, #0
 801143c:	d0ec      	beq.n	8011418 <_realloc_r+0x1c>
 801143e:	42b5      	cmp	r5, r6
 8011440:	462a      	mov	r2, r5
 8011442:	4621      	mov	r1, r4
 8011444:	bf28      	it	cs
 8011446:	4632      	movcs	r2, r6
 8011448:	f7fe fac1 	bl	800f9ce <memcpy>
 801144c:	4621      	mov	r1, r4
 801144e:	4640      	mov	r0, r8
 8011450:	f7fe fadc 	bl	800fa0c <_free_r>
 8011454:	463c      	mov	r4, r7
 8011456:	e7e0      	b.n	801141a <_realloc_r+0x1e>

08011458 <fiprintf>:
 8011458:	b40e      	push	{r1, r2, r3}
 801145a:	b503      	push	{r0, r1, lr}
 801145c:	4601      	mov	r1, r0
 801145e:	ab03      	add	r3, sp, #12
 8011460:	4805      	ldr	r0, [pc, #20]	@ (8011478 <fiprintf+0x20>)
 8011462:	f853 2b04 	ldr.w	r2, [r3], #4
 8011466:	6800      	ldr	r0, [r0, #0]
 8011468:	9301      	str	r3, [sp, #4]
 801146a:	f000 f83f 	bl	80114ec <_vfiprintf_r>
 801146e:	b002      	add	sp, #8
 8011470:	f85d eb04 	ldr.w	lr, [sp], #4
 8011474:	b003      	add	sp, #12
 8011476:	4770      	bx	lr
 8011478:	200001e8 	.word	0x200001e8

0801147c <abort>:
 801147c:	b508      	push	{r3, lr}
 801147e:	2006      	movs	r0, #6
 8011480:	f000 fa08 	bl	8011894 <raise>
 8011484:	2001      	movs	r0, #1
 8011486:	f7f2 ff63 	bl	8004350 <_exit>

0801148a <_malloc_usable_size_r>:
 801148a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801148e:	1f18      	subs	r0, r3, #4
 8011490:	2b00      	cmp	r3, #0
 8011492:	bfbc      	itt	lt
 8011494:	580b      	ldrlt	r3, [r1, r0]
 8011496:	18c0      	addlt	r0, r0, r3
 8011498:	4770      	bx	lr

0801149a <__sfputc_r>:
 801149a:	6893      	ldr	r3, [r2, #8]
 801149c:	3b01      	subs	r3, #1
 801149e:	2b00      	cmp	r3, #0
 80114a0:	b410      	push	{r4}
 80114a2:	6093      	str	r3, [r2, #8]
 80114a4:	da08      	bge.n	80114b8 <__sfputc_r+0x1e>
 80114a6:	6994      	ldr	r4, [r2, #24]
 80114a8:	42a3      	cmp	r3, r4
 80114aa:	db01      	blt.n	80114b0 <__sfputc_r+0x16>
 80114ac:	290a      	cmp	r1, #10
 80114ae:	d103      	bne.n	80114b8 <__sfputc_r+0x1e>
 80114b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114b4:	f000 b932 	b.w	801171c <__swbuf_r>
 80114b8:	6813      	ldr	r3, [r2, #0]
 80114ba:	1c58      	adds	r0, r3, #1
 80114bc:	6010      	str	r0, [r2, #0]
 80114be:	7019      	strb	r1, [r3, #0]
 80114c0:	4608      	mov	r0, r1
 80114c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114c6:	4770      	bx	lr

080114c8 <__sfputs_r>:
 80114c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114ca:	4606      	mov	r6, r0
 80114cc:	460f      	mov	r7, r1
 80114ce:	4614      	mov	r4, r2
 80114d0:	18d5      	adds	r5, r2, r3
 80114d2:	42ac      	cmp	r4, r5
 80114d4:	d101      	bne.n	80114da <__sfputs_r+0x12>
 80114d6:	2000      	movs	r0, #0
 80114d8:	e007      	b.n	80114ea <__sfputs_r+0x22>
 80114da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114de:	463a      	mov	r2, r7
 80114e0:	4630      	mov	r0, r6
 80114e2:	f7ff ffda 	bl	801149a <__sfputc_r>
 80114e6:	1c43      	adds	r3, r0, #1
 80114e8:	d1f3      	bne.n	80114d2 <__sfputs_r+0xa>
 80114ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080114ec <_vfiprintf_r>:
 80114ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f0:	460d      	mov	r5, r1
 80114f2:	b09d      	sub	sp, #116	@ 0x74
 80114f4:	4614      	mov	r4, r2
 80114f6:	4698      	mov	r8, r3
 80114f8:	4606      	mov	r6, r0
 80114fa:	b118      	cbz	r0, 8011504 <_vfiprintf_r+0x18>
 80114fc:	6a03      	ldr	r3, [r0, #32]
 80114fe:	b90b      	cbnz	r3, 8011504 <_vfiprintf_r+0x18>
 8011500:	f7fe f8d2 	bl	800f6a8 <__sinit>
 8011504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011506:	07d9      	lsls	r1, r3, #31
 8011508:	d405      	bmi.n	8011516 <_vfiprintf_r+0x2a>
 801150a:	89ab      	ldrh	r3, [r5, #12]
 801150c:	059a      	lsls	r2, r3, #22
 801150e:	d402      	bmi.n	8011516 <_vfiprintf_r+0x2a>
 8011510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011512:	f7fe fa5a 	bl	800f9ca <__retarget_lock_acquire_recursive>
 8011516:	89ab      	ldrh	r3, [r5, #12]
 8011518:	071b      	lsls	r3, r3, #28
 801151a:	d501      	bpl.n	8011520 <_vfiprintf_r+0x34>
 801151c:	692b      	ldr	r3, [r5, #16]
 801151e:	b99b      	cbnz	r3, 8011548 <_vfiprintf_r+0x5c>
 8011520:	4629      	mov	r1, r5
 8011522:	4630      	mov	r0, r6
 8011524:	f000 f938 	bl	8011798 <__swsetup_r>
 8011528:	b170      	cbz	r0, 8011548 <_vfiprintf_r+0x5c>
 801152a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801152c:	07dc      	lsls	r4, r3, #31
 801152e:	d504      	bpl.n	801153a <_vfiprintf_r+0x4e>
 8011530:	f04f 30ff 	mov.w	r0, #4294967295
 8011534:	b01d      	add	sp, #116	@ 0x74
 8011536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801153a:	89ab      	ldrh	r3, [r5, #12]
 801153c:	0598      	lsls	r0, r3, #22
 801153e:	d4f7      	bmi.n	8011530 <_vfiprintf_r+0x44>
 8011540:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011542:	f7fe fa43 	bl	800f9cc <__retarget_lock_release_recursive>
 8011546:	e7f3      	b.n	8011530 <_vfiprintf_r+0x44>
 8011548:	2300      	movs	r3, #0
 801154a:	9309      	str	r3, [sp, #36]	@ 0x24
 801154c:	2320      	movs	r3, #32
 801154e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011552:	f8cd 800c 	str.w	r8, [sp, #12]
 8011556:	2330      	movs	r3, #48	@ 0x30
 8011558:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011708 <_vfiprintf_r+0x21c>
 801155c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011560:	f04f 0901 	mov.w	r9, #1
 8011564:	4623      	mov	r3, r4
 8011566:	469a      	mov	sl, r3
 8011568:	f813 2b01 	ldrb.w	r2, [r3], #1
 801156c:	b10a      	cbz	r2, 8011572 <_vfiprintf_r+0x86>
 801156e:	2a25      	cmp	r2, #37	@ 0x25
 8011570:	d1f9      	bne.n	8011566 <_vfiprintf_r+0x7a>
 8011572:	ebba 0b04 	subs.w	fp, sl, r4
 8011576:	d00b      	beq.n	8011590 <_vfiprintf_r+0xa4>
 8011578:	465b      	mov	r3, fp
 801157a:	4622      	mov	r2, r4
 801157c:	4629      	mov	r1, r5
 801157e:	4630      	mov	r0, r6
 8011580:	f7ff ffa2 	bl	80114c8 <__sfputs_r>
 8011584:	3001      	adds	r0, #1
 8011586:	f000 80a7 	beq.w	80116d8 <_vfiprintf_r+0x1ec>
 801158a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801158c:	445a      	add	r2, fp
 801158e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011590:	f89a 3000 	ldrb.w	r3, [sl]
 8011594:	2b00      	cmp	r3, #0
 8011596:	f000 809f 	beq.w	80116d8 <_vfiprintf_r+0x1ec>
 801159a:	2300      	movs	r3, #0
 801159c:	f04f 32ff 	mov.w	r2, #4294967295
 80115a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115a4:	f10a 0a01 	add.w	sl, sl, #1
 80115a8:	9304      	str	r3, [sp, #16]
 80115aa:	9307      	str	r3, [sp, #28]
 80115ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80115b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80115b2:	4654      	mov	r4, sl
 80115b4:	2205      	movs	r2, #5
 80115b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115ba:	4853      	ldr	r0, [pc, #332]	@ (8011708 <_vfiprintf_r+0x21c>)
 80115bc:	f7ee fe30 	bl	8000220 <memchr>
 80115c0:	9a04      	ldr	r2, [sp, #16]
 80115c2:	b9d8      	cbnz	r0, 80115fc <_vfiprintf_r+0x110>
 80115c4:	06d1      	lsls	r1, r2, #27
 80115c6:	bf44      	itt	mi
 80115c8:	2320      	movmi	r3, #32
 80115ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115ce:	0713      	lsls	r3, r2, #28
 80115d0:	bf44      	itt	mi
 80115d2:	232b      	movmi	r3, #43	@ 0x2b
 80115d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115d8:	f89a 3000 	ldrb.w	r3, [sl]
 80115dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80115de:	d015      	beq.n	801160c <_vfiprintf_r+0x120>
 80115e0:	9a07      	ldr	r2, [sp, #28]
 80115e2:	4654      	mov	r4, sl
 80115e4:	2000      	movs	r0, #0
 80115e6:	f04f 0c0a 	mov.w	ip, #10
 80115ea:	4621      	mov	r1, r4
 80115ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115f0:	3b30      	subs	r3, #48	@ 0x30
 80115f2:	2b09      	cmp	r3, #9
 80115f4:	d94b      	bls.n	801168e <_vfiprintf_r+0x1a2>
 80115f6:	b1b0      	cbz	r0, 8011626 <_vfiprintf_r+0x13a>
 80115f8:	9207      	str	r2, [sp, #28]
 80115fa:	e014      	b.n	8011626 <_vfiprintf_r+0x13a>
 80115fc:	eba0 0308 	sub.w	r3, r0, r8
 8011600:	fa09 f303 	lsl.w	r3, r9, r3
 8011604:	4313      	orrs	r3, r2
 8011606:	9304      	str	r3, [sp, #16]
 8011608:	46a2      	mov	sl, r4
 801160a:	e7d2      	b.n	80115b2 <_vfiprintf_r+0xc6>
 801160c:	9b03      	ldr	r3, [sp, #12]
 801160e:	1d19      	adds	r1, r3, #4
 8011610:	681b      	ldr	r3, [r3, #0]
 8011612:	9103      	str	r1, [sp, #12]
 8011614:	2b00      	cmp	r3, #0
 8011616:	bfbb      	ittet	lt
 8011618:	425b      	neglt	r3, r3
 801161a:	f042 0202 	orrlt.w	r2, r2, #2
 801161e:	9307      	strge	r3, [sp, #28]
 8011620:	9307      	strlt	r3, [sp, #28]
 8011622:	bfb8      	it	lt
 8011624:	9204      	strlt	r2, [sp, #16]
 8011626:	7823      	ldrb	r3, [r4, #0]
 8011628:	2b2e      	cmp	r3, #46	@ 0x2e
 801162a:	d10a      	bne.n	8011642 <_vfiprintf_r+0x156>
 801162c:	7863      	ldrb	r3, [r4, #1]
 801162e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011630:	d132      	bne.n	8011698 <_vfiprintf_r+0x1ac>
 8011632:	9b03      	ldr	r3, [sp, #12]
 8011634:	1d1a      	adds	r2, r3, #4
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	9203      	str	r2, [sp, #12]
 801163a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801163e:	3402      	adds	r4, #2
 8011640:	9305      	str	r3, [sp, #20]
 8011642:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011718 <_vfiprintf_r+0x22c>
 8011646:	7821      	ldrb	r1, [r4, #0]
 8011648:	2203      	movs	r2, #3
 801164a:	4650      	mov	r0, sl
 801164c:	f7ee fde8 	bl	8000220 <memchr>
 8011650:	b138      	cbz	r0, 8011662 <_vfiprintf_r+0x176>
 8011652:	9b04      	ldr	r3, [sp, #16]
 8011654:	eba0 000a 	sub.w	r0, r0, sl
 8011658:	2240      	movs	r2, #64	@ 0x40
 801165a:	4082      	lsls	r2, r0
 801165c:	4313      	orrs	r3, r2
 801165e:	3401      	adds	r4, #1
 8011660:	9304      	str	r3, [sp, #16]
 8011662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011666:	4829      	ldr	r0, [pc, #164]	@ (801170c <_vfiprintf_r+0x220>)
 8011668:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801166c:	2206      	movs	r2, #6
 801166e:	f7ee fdd7 	bl	8000220 <memchr>
 8011672:	2800      	cmp	r0, #0
 8011674:	d03f      	beq.n	80116f6 <_vfiprintf_r+0x20a>
 8011676:	4b26      	ldr	r3, [pc, #152]	@ (8011710 <_vfiprintf_r+0x224>)
 8011678:	bb1b      	cbnz	r3, 80116c2 <_vfiprintf_r+0x1d6>
 801167a:	9b03      	ldr	r3, [sp, #12]
 801167c:	3307      	adds	r3, #7
 801167e:	f023 0307 	bic.w	r3, r3, #7
 8011682:	3308      	adds	r3, #8
 8011684:	9303      	str	r3, [sp, #12]
 8011686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011688:	443b      	add	r3, r7
 801168a:	9309      	str	r3, [sp, #36]	@ 0x24
 801168c:	e76a      	b.n	8011564 <_vfiprintf_r+0x78>
 801168e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011692:	460c      	mov	r4, r1
 8011694:	2001      	movs	r0, #1
 8011696:	e7a8      	b.n	80115ea <_vfiprintf_r+0xfe>
 8011698:	2300      	movs	r3, #0
 801169a:	3401      	adds	r4, #1
 801169c:	9305      	str	r3, [sp, #20]
 801169e:	4619      	mov	r1, r3
 80116a0:	f04f 0c0a 	mov.w	ip, #10
 80116a4:	4620      	mov	r0, r4
 80116a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116aa:	3a30      	subs	r2, #48	@ 0x30
 80116ac:	2a09      	cmp	r2, #9
 80116ae:	d903      	bls.n	80116b8 <_vfiprintf_r+0x1cc>
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d0c6      	beq.n	8011642 <_vfiprintf_r+0x156>
 80116b4:	9105      	str	r1, [sp, #20]
 80116b6:	e7c4      	b.n	8011642 <_vfiprintf_r+0x156>
 80116b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80116bc:	4604      	mov	r4, r0
 80116be:	2301      	movs	r3, #1
 80116c0:	e7f0      	b.n	80116a4 <_vfiprintf_r+0x1b8>
 80116c2:	ab03      	add	r3, sp, #12
 80116c4:	9300      	str	r3, [sp, #0]
 80116c6:	462a      	mov	r2, r5
 80116c8:	4b12      	ldr	r3, [pc, #72]	@ (8011714 <_vfiprintf_r+0x228>)
 80116ca:	a904      	add	r1, sp, #16
 80116cc:	4630      	mov	r0, r6
 80116ce:	f3af 8000 	nop.w
 80116d2:	4607      	mov	r7, r0
 80116d4:	1c78      	adds	r0, r7, #1
 80116d6:	d1d6      	bne.n	8011686 <_vfiprintf_r+0x19a>
 80116d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80116da:	07d9      	lsls	r1, r3, #31
 80116dc:	d405      	bmi.n	80116ea <_vfiprintf_r+0x1fe>
 80116de:	89ab      	ldrh	r3, [r5, #12]
 80116e0:	059a      	lsls	r2, r3, #22
 80116e2:	d402      	bmi.n	80116ea <_vfiprintf_r+0x1fe>
 80116e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80116e6:	f7fe f971 	bl	800f9cc <__retarget_lock_release_recursive>
 80116ea:	89ab      	ldrh	r3, [r5, #12]
 80116ec:	065b      	lsls	r3, r3, #25
 80116ee:	f53f af1f 	bmi.w	8011530 <_vfiprintf_r+0x44>
 80116f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80116f4:	e71e      	b.n	8011534 <_vfiprintf_r+0x48>
 80116f6:	ab03      	add	r3, sp, #12
 80116f8:	9300      	str	r3, [sp, #0]
 80116fa:	462a      	mov	r2, r5
 80116fc:	4b05      	ldr	r3, [pc, #20]	@ (8011714 <_vfiprintf_r+0x228>)
 80116fe:	a904      	add	r1, sp, #16
 8011700:	4630      	mov	r0, r6
 8011702:	f7ff fc4b 	bl	8010f9c <_printf_i>
 8011706:	e7e4      	b.n	80116d2 <_vfiprintf_r+0x1e6>
 8011708:	080129b0 	.word	0x080129b0
 801170c:	080129ba 	.word	0x080129ba
 8011710:	00000000 	.word	0x00000000
 8011714:	080114c9 	.word	0x080114c9
 8011718:	080129b6 	.word	0x080129b6

0801171c <__swbuf_r>:
 801171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801171e:	460e      	mov	r6, r1
 8011720:	4614      	mov	r4, r2
 8011722:	4605      	mov	r5, r0
 8011724:	b118      	cbz	r0, 801172e <__swbuf_r+0x12>
 8011726:	6a03      	ldr	r3, [r0, #32]
 8011728:	b90b      	cbnz	r3, 801172e <__swbuf_r+0x12>
 801172a:	f7fd ffbd 	bl	800f6a8 <__sinit>
 801172e:	69a3      	ldr	r3, [r4, #24]
 8011730:	60a3      	str	r3, [r4, #8]
 8011732:	89a3      	ldrh	r3, [r4, #12]
 8011734:	071a      	lsls	r2, r3, #28
 8011736:	d501      	bpl.n	801173c <__swbuf_r+0x20>
 8011738:	6923      	ldr	r3, [r4, #16]
 801173a:	b943      	cbnz	r3, 801174e <__swbuf_r+0x32>
 801173c:	4621      	mov	r1, r4
 801173e:	4628      	mov	r0, r5
 8011740:	f000 f82a 	bl	8011798 <__swsetup_r>
 8011744:	b118      	cbz	r0, 801174e <__swbuf_r+0x32>
 8011746:	f04f 37ff 	mov.w	r7, #4294967295
 801174a:	4638      	mov	r0, r7
 801174c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801174e:	6823      	ldr	r3, [r4, #0]
 8011750:	6922      	ldr	r2, [r4, #16]
 8011752:	1a98      	subs	r0, r3, r2
 8011754:	6963      	ldr	r3, [r4, #20]
 8011756:	b2f6      	uxtb	r6, r6
 8011758:	4283      	cmp	r3, r0
 801175a:	4637      	mov	r7, r6
 801175c:	dc05      	bgt.n	801176a <__swbuf_r+0x4e>
 801175e:	4621      	mov	r1, r4
 8011760:	4628      	mov	r0, r5
 8011762:	f7ff fdbf 	bl	80112e4 <_fflush_r>
 8011766:	2800      	cmp	r0, #0
 8011768:	d1ed      	bne.n	8011746 <__swbuf_r+0x2a>
 801176a:	68a3      	ldr	r3, [r4, #8]
 801176c:	3b01      	subs	r3, #1
 801176e:	60a3      	str	r3, [r4, #8]
 8011770:	6823      	ldr	r3, [r4, #0]
 8011772:	1c5a      	adds	r2, r3, #1
 8011774:	6022      	str	r2, [r4, #0]
 8011776:	701e      	strb	r6, [r3, #0]
 8011778:	6962      	ldr	r2, [r4, #20]
 801177a:	1c43      	adds	r3, r0, #1
 801177c:	429a      	cmp	r2, r3
 801177e:	d004      	beq.n	801178a <__swbuf_r+0x6e>
 8011780:	89a3      	ldrh	r3, [r4, #12]
 8011782:	07db      	lsls	r3, r3, #31
 8011784:	d5e1      	bpl.n	801174a <__swbuf_r+0x2e>
 8011786:	2e0a      	cmp	r6, #10
 8011788:	d1df      	bne.n	801174a <__swbuf_r+0x2e>
 801178a:	4621      	mov	r1, r4
 801178c:	4628      	mov	r0, r5
 801178e:	f7ff fda9 	bl	80112e4 <_fflush_r>
 8011792:	2800      	cmp	r0, #0
 8011794:	d0d9      	beq.n	801174a <__swbuf_r+0x2e>
 8011796:	e7d6      	b.n	8011746 <__swbuf_r+0x2a>

08011798 <__swsetup_r>:
 8011798:	b538      	push	{r3, r4, r5, lr}
 801179a:	4b29      	ldr	r3, [pc, #164]	@ (8011840 <__swsetup_r+0xa8>)
 801179c:	4605      	mov	r5, r0
 801179e:	6818      	ldr	r0, [r3, #0]
 80117a0:	460c      	mov	r4, r1
 80117a2:	b118      	cbz	r0, 80117ac <__swsetup_r+0x14>
 80117a4:	6a03      	ldr	r3, [r0, #32]
 80117a6:	b90b      	cbnz	r3, 80117ac <__swsetup_r+0x14>
 80117a8:	f7fd ff7e 	bl	800f6a8 <__sinit>
 80117ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117b0:	0719      	lsls	r1, r3, #28
 80117b2:	d422      	bmi.n	80117fa <__swsetup_r+0x62>
 80117b4:	06da      	lsls	r2, r3, #27
 80117b6:	d407      	bmi.n	80117c8 <__swsetup_r+0x30>
 80117b8:	2209      	movs	r2, #9
 80117ba:	602a      	str	r2, [r5, #0]
 80117bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117c0:	81a3      	strh	r3, [r4, #12]
 80117c2:	f04f 30ff 	mov.w	r0, #4294967295
 80117c6:	e033      	b.n	8011830 <__swsetup_r+0x98>
 80117c8:	0758      	lsls	r0, r3, #29
 80117ca:	d512      	bpl.n	80117f2 <__swsetup_r+0x5a>
 80117cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80117ce:	b141      	cbz	r1, 80117e2 <__swsetup_r+0x4a>
 80117d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80117d4:	4299      	cmp	r1, r3
 80117d6:	d002      	beq.n	80117de <__swsetup_r+0x46>
 80117d8:	4628      	mov	r0, r5
 80117da:	f7fe f917 	bl	800fa0c <_free_r>
 80117de:	2300      	movs	r3, #0
 80117e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80117e2:	89a3      	ldrh	r3, [r4, #12]
 80117e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80117e8:	81a3      	strh	r3, [r4, #12]
 80117ea:	2300      	movs	r3, #0
 80117ec:	6063      	str	r3, [r4, #4]
 80117ee:	6923      	ldr	r3, [r4, #16]
 80117f0:	6023      	str	r3, [r4, #0]
 80117f2:	89a3      	ldrh	r3, [r4, #12]
 80117f4:	f043 0308 	orr.w	r3, r3, #8
 80117f8:	81a3      	strh	r3, [r4, #12]
 80117fa:	6923      	ldr	r3, [r4, #16]
 80117fc:	b94b      	cbnz	r3, 8011812 <__swsetup_r+0x7a>
 80117fe:	89a3      	ldrh	r3, [r4, #12]
 8011800:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011808:	d003      	beq.n	8011812 <__swsetup_r+0x7a>
 801180a:	4621      	mov	r1, r4
 801180c:	4628      	mov	r0, r5
 801180e:	f000 f883 	bl	8011918 <__smakebuf_r>
 8011812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011816:	f013 0201 	ands.w	r2, r3, #1
 801181a:	d00a      	beq.n	8011832 <__swsetup_r+0x9a>
 801181c:	2200      	movs	r2, #0
 801181e:	60a2      	str	r2, [r4, #8]
 8011820:	6962      	ldr	r2, [r4, #20]
 8011822:	4252      	negs	r2, r2
 8011824:	61a2      	str	r2, [r4, #24]
 8011826:	6922      	ldr	r2, [r4, #16]
 8011828:	b942      	cbnz	r2, 801183c <__swsetup_r+0xa4>
 801182a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801182e:	d1c5      	bne.n	80117bc <__swsetup_r+0x24>
 8011830:	bd38      	pop	{r3, r4, r5, pc}
 8011832:	0799      	lsls	r1, r3, #30
 8011834:	bf58      	it	pl
 8011836:	6962      	ldrpl	r2, [r4, #20]
 8011838:	60a2      	str	r2, [r4, #8]
 801183a:	e7f4      	b.n	8011826 <__swsetup_r+0x8e>
 801183c:	2000      	movs	r0, #0
 801183e:	e7f7      	b.n	8011830 <__swsetup_r+0x98>
 8011840:	200001e8 	.word	0x200001e8

08011844 <_raise_r>:
 8011844:	291f      	cmp	r1, #31
 8011846:	b538      	push	{r3, r4, r5, lr}
 8011848:	4605      	mov	r5, r0
 801184a:	460c      	mov	r4, r1
 801184c:	d904      	bls.n	8011858 <_raise_r+0x14>
 801184e:	2316      	movs	r3, #22
 8011850:	6003      	str	r3, [r0, #0]
 8011852:	f04f 30ff 	mov.w	r0, #4294967295
 8011856:	bd38      	pop	{r3, r4, r5, pc}
 8011858:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801185a:	b112      	cbz	r2, 8011862 <_raise_r+0x1e>
 801185c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011860:	b94b      	cbnz	r3, 8011876 <_raise_r+0x32>
 8011862:	4628      	mov	r0, r5
 8011864:	f000 f830 	bl	80118c8 <_getpid_r>
 8011868:	4622      	mov	r2, r4
 801186a:	4601      	mov	r1, r0
 801186c:	4628      	mov	r0, r5
 801186e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011872:	f000 b817 	b.w	80118a4 <_kill_r>
 8011876:	2b01      	cmp	r3, #1
 8011878:	d00a      	beq.n	8011890 <_raise_r+0x4c>
 801187a:	1c59      	adds	r1, r3, #1
 801187c:	d103      	bne.n	8011886 <_raise_r+0x42>
 801187e:	2316      	movs	r3, #22
 8011880:	6003      	str	r3, [r0, #0]
 8011882:	2001      	movs	r0, #1
 8011884:	e7e7      	b.n	8011856 <_raise_r+0x12>
 8011886:	2100      	movs	r1, #0
 8011888:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801188c:	4620      	mov	r0, r4
 801188e:	4798      	blx	r3
 8011890:	2000      	movs	r0, #0
 8011892:	e7e0      	b.n	8011856 <_raise_r+0x12>

08011894 <raise>:
 8011894:	4b02      	ldr	r3, [pc, #8]	@ (80118a0 <raise+0xc>)
 8011896:	4601      	mov	r1, r0
 8011898:	6818      	ldr	r0, [r3, #0]
 801189a:	f7ff bfd3 	b.w	8011844 <_raise_r>
 801189e:	bf00      	nop
 80118a0:	200001e8 	.word	0x200001e8

080118a4 <_kill_r>:
 80118a4:	b538      	push	{r3, r4, r5, lr}
 80118a6:	4d07      	ldr	r5, [pc, #28]	@ (80118c4 <_kill_r+0x20>)
 80118a8:	2300      	movs	r3, #0
 80118aa:	4604      	mov	r4, r0
 80118ac:	4608      	mov	r0, r1
 80118ae:	4611      	mov	r1, r2
 80118b0:	602b      	str	r3, [r5, #0]
 80118b2:	f7f2 fd3d 	bl	8004330 <_kill>
 80118b6:	1c43      	adds	r3, r0, #1
 80118b8:	d102      	bne.n	80118c0 <_kill_r+0x1c>
 80118ba:	682b      	ldr	r3, [r5, #0]
 80118bc:	b103      	cbz	r3, 80118c0 <_kill_r+0x1c>
 80118be:	6023      	str	r3, [r4, #0]
 80118c0:	bd38      	pop	{r3, r4, r5, pc}
 80118c2:	bf00      	nop
 80118c4:	200029b4 	.word	0x200029b4

080118c8 <_getpid_r>:
 80118c8:	f7f2 bd2a 	b.w	8004320 <_getpid>

080118cc <__swhatbuf_r>:
 80118cc:	b570      	push	{r4, r5, r6, lr}
 80118ce:	460c      	mov	r4, r1
 80118d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80118d4:	2900      	cmp	r1, #0
 80118d6:	b096      	sub	sp, #88	@ 0x58
 80118d8:	4615      	mov	r5, r2
 80118da:	461e      	mov	r6, r3
 80118dc:	da0d      	bge.n	80118fa <__swhatbuf_r+0x2e>
 80118de:	89a3      	ldrh	r3, [r4, #12]
 80118e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80118e4:	f04f 0100 	mov.w	r1, #0
 80118e8:	bf14      	ite	ne
 80118ea:	2340      	movne	r3, #64	@ 0x40
 80118ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80118f0:	2000      	movs	r0, #0
 80118f2:	6031      	str	r1, [r6, #0]
 80118f4:	602b      	str	r3, [r5, #0]
 80118f6:	b016      	add	sp, #88	@ 0x58
 80118f8:	bd70      	pop	{r4, r5, r6, pc}
 80118fa:	466a      	mov	r2, sp
 80118fc:	f000 f848 	bl	8011990 <_fstat_r>
 8011900:	2800      	cmp	r0, #0
 8011902:	dbec      	blt.n	80118de <__swhatbuf_r+0x12>
 8011904:	9901      	ldr	r1, [sp, #4]
 8011906:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801190a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801190e:	4259      	negs	r1, r3
 8011910:	4159      	adcs	r1, r3
 8011912:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011916:	e7eb      	b.n	80118f0 <__swhatbuf_r+0x24>

08011918 <__smakebuf_r>:
 8011918:	898b      	ldrh	r3, [r1, #12]
 801191a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801191c:	079d      	lsls	r5, r3, #30
 801191e:	4606      	mov	r6, r0
 8011920:	460c      	mov	r4, r1
 8011922:	d507      	bpl.n	8011934 <__smakebuf_r+0x1c>
 8011924:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011928:	6023      	str	r3, [r4, #0]
 801192a:	6123      	str	r3, [r4, #16]
 801192c:	2301      	movs	r3, #1
 801192e:	6163      	str	r3, [r4, #20]
 8011930:	b003      	add	sp, #12
 8011932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011934:	ab01      	add	r3, sp, #4
 8011936:	466a      	mov	r2, sp
 8011938:	f7ff ffc8 	bl	80118cc <__swhatbuf_r>
 801193c:	9f00      	ldr	r7, [sp, #0]
 801193e:	4605      	mov	r5, r0
 8011940:	4639      	mov	r1, r7
 8011942:	4630      	mov	r0, r6
 8011944:	f7fe fc08 	bl	8010158 <_malloc_r>
 8011948:	b948      	cbnz	r0, 801195e <__smakebuf_r+0x46>
 801194a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801194e:	059a      	lsls	r2, r3, #22
 8011950:	d4ee      	bmi.n	8011930 <__smakebuf_r+0x18>
 8011952:	f023 0303 	bic.w	r3, r3, #3
 8011956:	f043 0302 	orr.w	r3, r3, #2
 801195a:	81a3      	strh	r3, [r4, #12]
 801195c:	e7e2      	b.n	8011924 <__smakebuf_r+0xc>
 801195e:	89a3      	ldrh	r3, [r4, #12]
 8011960:	6020      	str	r0, [r4, #0]
 8011962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011966:	81a3      	strh	r3, [r4, #12]
 8011968:	9b01      	ldr	r3, [sp, #4]
 801196a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801196e:	b15b      	cbz	r3, 8011988 <__smakebuf_r+0x70>
 8011970:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011974:	4630      	mov	r0, r6
 8011976:	f000 f81d 	bl	80119b4 <_isatty_r>
 801197a:	b128      	cbz	r0, 8011988 <__smakebuf_r+0x70>
 801197c:	89a3      	ldrh	r3, [r4, #12]
 801197e:	f023 0303 	bic.w	r3, r3, #3
 8011982:	f043 0301 	orr.w	r3, r3, #1
 8011986:	81a3      	strh	r3, [r4, #12]
 8011988:	89a3      	ldrh	r3, [r4, #12]
 801198a:	431d      	orrs	r5, r3
 801198c:	81a5      	strh	r5, [r4, #12]
 801198e:	e7cf      	b.n	8011930 <__smakebuf_r+0x18>

08011990 <_fstat_r>:
 8011990:	b538      	push	{r3, r4, r5, lr}
 8011992:	4d07      	ldr	r5, [pc, #28]	@ (80119b0 <_fstat_r+0x20>)
 8011994:	2300      	movs	r3, #0
 8011996:	4604      	mov	r4, r0
 8011998:	4608      	mov	r0, r1
 801199a:	4611      	mov	r1, r2
 801199c:	602b      	str	r3, [r5, #0]
 801199e:	f7f2 fd27 	bl	80043f0 <_fstat>
 80119a2:	1c43      	adds	r3, r0, #1
 80119a4:	d102      	bne.n	80119ac <_fstat_r+0x1c>
 80119a6:	682b      	ldr	r3, [r5, #0]
 80119a8:	b103      	cbz	r3, 80119ac <_fstat_r+0x1c>
 80119aa:	6023      	str	r3, [r4, #0]
 80119ac:	bd38      	pop	{r3, r4, r5, pc}
 80119ae:	bf00      	nop
 80119b0:	200029b4 	.word	0x200029b4

080119b4 <_isatty_r>:
 80119b4:	b538      	push	{r3, r4, r5, lr}
 80119b6:	4d06      	ldr	r5, [pc, #24]	@ (80119d0 <_isatty_r+0x1c>)
 80119b8:	2300      	movs	r3, #0
 80119ba:	4604      	mov	r4, r0
 80119bc:	4608      	mov	r0, r1
 80119be:	602b      	str	r3, [r5, #0]
 80119c0:	f7f2 fd26 	bl	8004410 <_isatty>
 80119c4:	1c43      	adds	r3, r0, #1
 80119c6:	d102      	bne.n	80119ce <_isatty_r+0x1a>
 80119c8:	682b      	ldr	r3, [r5, #0]
 80119ca:	b103      	cbz	r3, 80119ce <_isatty_r+0x1a>
 80119cc:	6023      	str	r3, [r4, #0]
 80119ce:	bd38      	pop	{r3, r4, r5, pc}
 80119d0:	200029b4 	.word	0x200029b4

080119d4 <fmaxf>:
 80119d4:	b508      	push	{r3, lr}
 80119d6:	ed2d 8b02 	vpush	{d8}
 80119da:	eeb0 8a40 	vmov.f32	s16, s0
 80119de:	eef0 8a60 	vmov.f32	s17, s1
 80119e2:	f000 f831 	bl	8011a48 <__fpclassifyf>
 80119e6:	b930      	cbnz	r0, 80119f6 <fmaxf+0x22>
 80119e8:	eeb0 8a68 	vmov.f32	s16, s17
 80119ec:	eeb0 0a48 	vmov.f32	s0, s16
 80119f0:	ecbd 8b02 	vpop	{d8}
 80119f4:	bd08      	pop	{r3, pc}
 80119f6:	eeb0 0a68 	vmov.f32	s0, s17
 80119fa:	f000 f825 	bl	8011a48 <__fpclassifyf>
 80119fe:	2800      	cmp	r0, #0
 8011a00:	d0f4      	beq.n	80119ec <fmaxf+0x18>
 8011a02:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a0a:	dded      	ble.n	80119e8 <fmaxf+0x14>
 8011a0c:	e7ee      	b.n	80119ec <fmaxf+0x18>

08011a0e <fminf>:
 8011a0e:	b508      	push	{r3, lr}
 8011a10:	ed2d 8b02 	vpush	{d8}
 8011a14:	eeb0 8a40 	vmov.f32	s16, s0
 8011a18:	eef0 8a60 	vmov.f32	s17, s1
 8011a1c:	f000 f814 	bl	8011a48 <__fpclassifyf>
 8011a20:	b930      	cbnz	r0, 8011a30 <fminf+0x22>
 8011a22:	eeb0 8a68 	vmov.f32	s16, s17
 8011a26:	eeb0 0a48 	vmov.f32	s0, s16
 8011a2a:	ecbd 8b02 	vpop	{d8}
 8011a2e:	bd08      	pop	{r3, pc}
 8011a30:	eeb0 0a68 	vmov.f32	s0, s17
 8011a34:	f000 f808 	bl	8011a48 <__fpclassifyf>
 8011a38:	2800      	cmp	r0, #0
 8011a3a:	d0f4      	beq.n	8011a26 <fminf+0x18>
 8011a3c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a44:	d5ed      	bpl.n	8011a22 <fminf+0x14>
 8011a46:	e7ee      	b.n	8011a26 <fminf+0x18>

08011a48 <__fpclassifyf>:
 8011a48:	ee10 3a10 	vmov	r3, s0
 8011a4c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8011a50:	d00d      	beq.n	8011a6e <__fpclassifyf+0x26>
 8011a52:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8011a56:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8011a5a:	d30a      	bcc.n	8011a72 <__fpclassifyf+0x2a>
 8011a5c:	4b07      	ldr	r3, [pc, #28]	@ (8011a7c <__fpclassifyf+0x34>)
 8011a5e:	1e42      	subs	r2, r0, #1
 8011a60:	429a      	cmp	r2, r3
 8011a62:	d908      	bls.n	8011a76 <__fpclassifyf+0x2e>
 8011a64:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8011a68:	4258      	negs	r0, r3
 8011a6a:	4158      	adcs	r0, r3
 8011a6c:	4770      	bx	lr
 8011a6e:	2002      	movs	r0, #2
 8011a70:	4770      	bx	lr
 8011a72:	2004      	movs	r0, #4
 8011a74:	4770      	bx	lr
 8011a76:	2003      	movs	r0, #3
 8011a78:	4770      	bx	lr
 8011a7a:	bf00      	nop
 8011a7c:	007ffffe 	.word	0x007ffffe

08011a80 <_init>:
 8011a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a82:	bf00      	nop
 8011a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a86:	bc08      	pop	{r3}
 8011a88:	469e      	mov	lr, r3
 8011a8a:	4770      	bx	lr

08011a8c <_fini>:
 8011a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a8e:	bf00      	nop
 8011a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a92:	bc08      	pop	{r3}
 8011a94:	469e      	mov	lr, r3
 8011a96:	4770      	bx	lr
