#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:20:35 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Fri Jul 01 13:29:37 2016
# Process ID: 3424
# Log file: F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2/top_top.vdi
# Journal file: F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source top_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'f1/u0'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'f1/u3'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_2_synth_1/blk_mem_gen_2.dcp' for cell 'f1/u6'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'f1/u1'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp' for cell 'f1/u7'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_4_synth_1/blk_mem_gen_4.dcp' for cell 'f1/u8'
INFO: [Project 1-454] Reading design checkpoint 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_5_synth_1/blk_mem_gen_5.dcp' for cell 'f1/u9'
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4.1
Loading clock regions from E:/vivadosu/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from E:/vivadosu/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from E:/vivadosu/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/vivadosu/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/vivadosu/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from E:/vivadosu/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/vivadosu/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, f1/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'f1/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2/.Xil/Vivado-3424-csh-PC/dcp_2/dcm_25m.edf:306]
Parsing XDC File [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'f1/u0/inst'
Finished Parsing XDC File [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'f1/u0/inst'
Parsing XDC File [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'f1/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 901.309 ; gain = 430.969
Finished Parsing XDC File [f:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'f1/u0/inst'
Parsing XDC File [F:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/constrs_1/imports/sources/display_vga.xdc]
Finished Parsing XDC File [F:/vivadoproject/Project/project_display_module/project_vga_logo.srcs/constrs_1/imports/sources/display_vga.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_2_synth_1/blk_mem_gen_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_4_synth_1/blk_mem_gen_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/blk_mem_gen_5_synth_1/blk_mem_gen_5.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 901.313 ; gain = 703.375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -31 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 925.469 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8172e05d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 925.469 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 170 cells.
Phase 2 Constant Propagation | Checksum: 16be7f25d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 925.469 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1336 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 25 unconnected cells.
Phase 3 Sweep | Checksum: 12fea8325

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 925.469 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12fea8325

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 925.469 ; gain = 0.000
Implement Debug Cores | Checksum: a408620f
Logic Optimization | Checksum: a408620f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 29 Total Ports: 98
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1505e8b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 992.441 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1505e8b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 992.441 ; gain = 66.973
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 992.441 ; gain = 91.129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 992.441 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2/top_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -31 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: ec304590

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 992.441 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 1d71803e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 992.441 ; gain = 0.000
WARNING: [Place 30-568] A LUT 't1/Little/newB_reg_LDC_i_1__5' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/Little/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 't1/Mi/newB_reg_LDC_i_1__4' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/Mi/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 'f1/b4/d1/wave_reg[1]_i_3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	f1/wave_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 't1/Mover/newB_reg_LDC_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/B1/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 't1/Mover/newB_reg_LDC_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/B2/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 't1/Mover/newB_reg_LDC_i_1__1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/B3/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 't1/Mover/newB_reg_LDC_i_1__2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/St/newB_reg_LDC {LDCE}
WARNING: [Place 30-568] A LUT 't1/Pl/newB_reg_LDC_i_1__3' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	t1/Pl/newB_reg_LDC {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 1d71803e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 1d71803e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: b6958216

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f059f8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 17a6023a7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 206ee29d2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1b5d61baa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1b5d61baa

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: b2138f94

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: c3b04653

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: c3b04653

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: fb10806b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: e1fdb289

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1e425e658

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1e425e658

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e425e658

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e425e658

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1e425e658

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1e425e658

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1e425e658

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2bcf879c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2bcf879c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.305. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 223662f08

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18aa77d4d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18aa77d4d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
Ending Placer Task | Checksum: 134a14a83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 992.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 992.441 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 992.441 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 992.441 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 992.441 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 992.441 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -31 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e71fd345

Time (s): cpu = 00:01:11 ; elapsed = 00:01:02 . Memory (MB): peak = 1063.969 ; gain = 71.527

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e71fd345

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1066.902 ; gain = 74.461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e71fd345

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1072.773 ; gain = 80.332
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2042b47b3

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1084.855 ; gain = 92.414
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.3    | TNS=0      | WHS=-0.45  | THS=-49.9  |

Phase 2 Router Initialization | Checksum: 24f2b13f1

Time (s): cpu = 00:01:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132bba381

Time (s): cpu = 00:01:26 ; elapsed = 00:01:12 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eb24f95b

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 1090.281 ; gain = 97.840
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.81   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 4fb15c8e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 1090.281 ; gain = 97.840
Phase 4 Rip-up And Reroute | Checksum: 4fb15c8e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:16 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 54ce15c9

Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 1090.281 ; gain = 97.840
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.81   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 54ce15c9

Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 54ce15c9

Time (s): cpu = 00:01:36 ; elapsed = 00:01:17 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f8b6cb00

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1090.281 ; gain = 97.840
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.81   | TNS=0      | WHS=0.0264 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 7afb999e

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14662 %
  Global Horizontal Routing Utilization  = 1.17257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 5283fdd4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 5283fdd4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 634165a1

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 1090.281 ; gain = 97.840

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.81   | TNS=0      | WHS=0.0264 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 634165a1

Time (s): cpu = 00:01:38 ; elapsed = 00:01:19 . Memory (MB): peak = 1090.281 ; gain = 97.840
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1090.281 ; gain = 97.840
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 1090.281 ; gain = 97.840
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1090.281 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2/top_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -31 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP f1/lift input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP f1/rom_rst0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP f1/rom_rst1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP f1/rom_rst10 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP f1/lift output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP f1/rom_rst0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP f1/rom_rst1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP f1/rom_rst10 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net f1/b4/d1/D[1] is a gated clock net sourced by a combinational pin f1/b4/d1/wave_reg[1]_i_3/O, cell f1/b4/d1/wave_reg[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net f1/wave_reg[0]/G0 is a gated clock net sourced by a combinational pin f1/wave_reg[0]/L3_2/O, cell f1/wave_reg[0]/L3_2 (in f1/wave_reg[0] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Little/n_0_newB_reg_LDC_i_1__5 is a gated clock net sourced by a combinational pin t1/Little/newB_reg_LDC_i_1__5/O, cell t1/Little/newB_reg_LDC_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Mi/n_0_newB_reg_LDC_i_1__4 is a gated clock net sourced by a combinational pin t1/Mi/newB_reg_LDC_i_1__4/O, cell t1/Mi/newB_reg_LDC_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Mover/O2 is a gated clock net sourced by a combinational pin t1/Mover/newB_reg_LDC_i_1/O, cell t1/Mover/newB_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Mover/O4 is a gated clock net sourced by a combinational pin t1/Mover/newB_reg_LDC_i_1__0/O, cell t1/Mover/newB_reg_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Mover/O6 is a gated clock net sourced by a combinational pin t1/Mover/newB_reg_LDC_i_1__1/O, cell t1/Mover/newB_reg_LDC_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Mover/O8 is a gated clock net sourced by a combinational pin t1/Mover/newB_reg_LDC_i_1__2/O, cell t1/Mover/newB_reg_LDC_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net t1/Pl/n_0_newB_reg_LDC_i_1__3 is a gated clock net sourced by a combinational pin t1/Pl/newB_reg_LDC_i_1__3/O, cell t1/Pl/newB_reg_LDC_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT f1/b4/d1/wave_reg[1]_i_3 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    f1/wave_reg[1] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Little/newB_reg_LDC_i_1__5 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/Little/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Mi/newB_reg_LDC_i_1__4 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/Mi/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Mover/newB_reg_LDC_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/B1/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Mover/newB_reg_LDC_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/B2/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Mover/newB_reg_LDC_i_1__1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/B3/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Mover/newB_reg_LDC_i_1__2 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/St/newB_reg_LDC {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT t1/Pl/newB_reg_LDC_i_1__3 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    t1/Pl/newB_reg_LDC {LDCE}

INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_top.bit...
Writing bitstream ./top_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'F:/vivadoproject/Project/project_display_module/project_vga_logo.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jul 01 13:34:41 2016. For additional details about this file, please refer to the WebTalk help file at E:/vivadosu/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1414.965 ; gain = 315.977
INFO: [Common 17-206] Exiting Vivado at Fri Jul 01 13:34:41 2016...
