<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4795" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4795{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4795{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4795{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4795{left:190px;bottom:979px;letter-spacing:-0.13px;}
#t5_4795{left:434px;bottom:979px;letter-spacing:-0.14px;}
#t6_4795{left:528px;bottom:979px;letter-spacing:-0.12px;}
#t7_4795{left:528px;bottom:958px;letter-spacing:-0.11px;}
#t8_4795{left:528px;bottom:941px;letter-spacing:-0.11px;}
#t9_4795{left:528px;bottom:924px;letter-spacing:-0.11px;}
#ta_4795{left:528px;bottom:907px;letter-spacing:-0.09px;}
#tb_4795{left:190px;bottom:883px;letter-spacing:-0.14px;}
#tc_4795{left:434px;bottom:883px;letter-spacing:-0.13px;}
#td_4795{left:528px;bottom:883px;letter-spacing:-0.14px;}
#te_4795{left:190px;bottom:859px;letter-spacing:-0.14px;}
#tf_4795{left:434px;bottom:859px;letter-spacing:-0.13px;}
#tg_4795{left:528px;bottom:859px;letter-spacing:-0.12px;}
#th_4795{left:528px;bottom:837px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_4795{left:190px;bottom:813px;letter-spacing:-0.14px;}
#tj_4795{left:528px;bottom:813px;letter-spacing:-0.14px;}
#tk_4795{left:82px;bottom:788px;letter-spacing:-0.17px;}
#tl_4795{left:139px;bottom:788px;letter-spacing:-0.17px;}
#tm_4795{left:190px;bottom:788px;letter-spacing:-0.15px;}
#tn_4795{left:434px;bottom:788px;letter-spacing:-0.14px;}
#to_4795{left:528px;bottom:788px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_4795{left:528px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_4795{left:82px;bottom:742px;letter-spacing:-0.17px;}
#tr_4795{left:139px;bottom:742px;letter-spacing:-0.17px;}
#ts_4795{left:190px;bottom:742px;letter-spacing:-0.15px;}
#tt_4795{left:434px;bottom:742px;letter-spacing:-0.16px;}
#tu_4795{left:528px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_4795{left:528px;bottom:721px;letter-spacing:-0.13px;}
#tw_4795{left:190px;bottom:697px;letter-spacing:-0.14px;}
#tx_4795{left:528px;bottom:697px;letter-spacing:-0.11px;}
#ty_4795{left:528px;bottom:680px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tz_4795{left:190px;bottom:655px;letter-spacing:-0.14px;}
#t10_4795{left:528px;bottom:655px;letter-spacing:-0.14px;}
#t11_4795{left:82px;bottom:631px;letter-spacing:-0.15px;}
#t12_4795{left:139px;bottom:631px;letter-spacing:-0.17px;}
#t13_4795{left:190px;bottom:631px;letter-spacing:-0.16px;}
#t14_4795{left:434px;bottom:631px;letter-spacing:-0.13px;}
#t15_4795{left:528px;bottom:631px;letter-spacing:-0.12px;}
#t16_4795{left:528px;bottom:609px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t17_4795{left:83px;bottom:585px;letter-spacing:-0.17px;}
#t18_4795{left:139px;bottom:585px;letter-spacing:-0.17px;}
#t19_4795{left:190px;bottom:585px;letter-spacing:-0.16px;}
#t1a_4795{left:434px;bottom:585px;letter-spacing:-0.13px;}
#t1b_4795{left:528px;bottom:585px;letter-spacing:-0.12px;}
#t1c_4795{left:528px;bottom:564px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_4795{left:82px;bottom:539px;letter-spacing:-0.16px;}
#t1e_4795{left:139px;bottom:539px;letter-spacing:-0.16px;}
#t1f_4795{left:190px;bottom:539px;letter-spacing:-0.13px;}
#t1g_4795{left:434px;bottom:539px;letter-spacing:-0.14px;}
#t1h_4795{left:528px;bottom:539px;letter-spacing:-0.11px;}
#t1i_4795{left:528px;bottom:518px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_4795{left:528px;bottom:501px;letter-spacing:-0.11px;}
#t1k_4795{left:528px;bottom:484px;letter-spacing:-0.11px;}
#t1l_4795{left:528px;bottom:467px;letter-spacing:-0.12px;}
#t1m_4795{left:528px;bottom:451px;letter-spacing:-0.11px;}
#t1n_4795{left:190px;bottom:426px;letter-spacing:-0.14px;}
#t1o_4795{left:528px;bottom:426px;letter-spacing:-0.14px;}
#t1p_4795{left:190px;bottom:402px;letter-spacing:-0.14px;}
#t1q_4795{left:528px;bottom:402px;letter-spacing:-0.14px;}
#t1r_4795{left:528px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1s_4795{left:528px;bottom:364px;letter-spacing:-0.11px;}
#t1t_4795{left:190px;bottom:339px;}
#t1u_4795{left:528px;bottom:339px;letter-spacing:-0.14px;}
#t1v_4795{left:190px;bottom:315px;letter-spacing:-0.11px;}
#t1w_4795{left:528px;bottom:315px;letter-spacing:-0.15px;}
#t1x_4795{left:528px;bottom:293px;letter-spacing:-0.11px;}
#t1y_4795{left:82px;bottom:269px;letter-spacing:-0.17px;}
#t1z_4795{left:139px;bottom:269px;letter-spacing:-0.17px;}
#t20_4795{left:190px;bottom:269px;letter-spacing:-0.14px;}
#t21_4795{left:434px;bottom:269px;letter-spacing:-0.13px;}
#t22_4795{left:528px;bottom:269px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4795{left:528px;bottom:247px;letter-spacing:-0.11px;}
#t24_4795{left:82px;bottom:223px;letter-spacing:-0.17px;}
#t25_4795{left:139px;bottom:223px;letter-spacing:-0.16px;}
#t26_4795{left:190px;bottom:223px;letter-spacing:-0.14px;}
#t27_4795{left:434px;bottom:223px;letter-spacing:-0.13px;}
#t28_4795{left:528px;bottom:223px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t29_4795{left:528px;bottom:206px;letter-spacing:-0.13px;}
#t2a_4795{left:528px;bottom:185px;letter-spacing:-0.12px;}
#t2b_4795{left:71px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#t2c_4795{left:156px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t2d_4795{left:301px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2e_4795{left:570px;bottom:1068px;letter-spacing:0.13px;}
#t2f_4795{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2g_4795{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2h_4795{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2i_4795{left:456px;bottom:1028px;letter-spacing:-0.15px;}
#t2j_4795{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2k_4795{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2l_4795{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4795{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4795{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4795{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4795{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4795{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4795" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4795Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4795" style="-webkit-user-select: none;"><object width="935" height="1210" data="4795/4795.svg" type="image/svg+xml" id="pdf4795" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4795" class="t s1_4795">Vol. 4 </span><span id="t2_4795" class="t s1_4795">2-273 </span>
<span id="t3_4795" class="t s2_4795">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4795" class="t s3_4795">12:8 </span><span id="t5_4795" class="t s3_4795">Package </span><span id="t6_4795" class="t s3_4795">Energy Status Units </span>
<span id="t7_4795" class="t s3_4795">Energy related information (in Joules) is based on the </span>
<span id="t8_4795" class="t s3_4795">multiplier, 1/2^ESU; where ESU is an unsigned integer </span>
<span id="t9_4795" class="t s3_4795">represented by bits 12:8. Default value is 0EH (or 61 </span>
<span id="ta_4795" class="t s3_4795">micro-joules). </span>
<span id="tb_4795" class="t s3_4795">15:13 </span><span id="tc_4795" class="t s3_4795">Package </span><span id="td_4795" class="t s3_4795">Reserved </span>
<span id="te_4795" class="t s3_4795">19:16 </span><span id="tf_4795" class="t s3_4795">Package </span><span id="tg_4795" class="t s3_4795">Time Units </span>
<span id="th_4795" class="t s3_4795">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="ti_4795" class="t s3_4795">63:20 </span><span id="tj_4795" class="t s3_4795">Reserved </span>
<span id="tk_4795" class="t s3_4795">618H </span><span id="tl_4795" class="t s3_4795">1560 </span><span id="tm_4795" class="t s3_4795">MSR_DRAM_POWER_LIMIT </span><span id="tn_4795" class="t s3_4795">Package </span><span id="to_4795" class="t s3_4795">DRAM RAPL Power Limit Control (R/W) </span>
<span id="tp_4795" class="t s3_4795">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="tq_4795" class="t s3_4795">619H </span><span id="tr_4795" class="t s3_4795">1561 </span><span id="ts_4795" class="t s3_4795">MSR_DRAM_ENERGY_STATUS </span><span id="tt_4795" class="t s3_4795">Package </span><span id="tu_4795" class="t s3_4795">DRAM Energy Status (R/O) </span>
<span id="tv_4795" class="t s3_4795">Energy consumed by DRAM devices. </span>
<span id="tw_4795" class="t s3_4795">31:0 </span><span id="tx_4795" class="t s3_4795">Energy in 15.3 micro-joules. Requires BIOS </span>
<span id="ty_4795" class="t s3_4795">configuration to enable DRAM RAPL mode 0 (Direct VR). </span>
<span id="tz_4795" class="t s3_4795">63:32 </span><span id="t10_4795" class="t s3_4795">Reserved </span>
<span id="t11_4795" class="t s3_4795">61BH </span><span id="t12_4795" class="t s3_4795">1563 </span><span id="t13_4795" class="t s3_4795">MSR_DRAM_PERF_STATUS </span><span id="t14_4795" class="t s3_4795">Package </span><span id="t15_4795" class="t s3_4795">DRAM Performance Throttling Status (R/O) </span>
<span id="t16_4795" class="t s3_4795">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t17_4795" class="t s3_4795">61CH </span><span id="t18_4795" class="t s3_4795">1564 </span><span id="t19_4795" class="t s3_4795">MSR_DRAM_POWER_INFO </span><span id="t1a_4795" class="t s3_4795">Package </span><span id="t1b_4795" class="t s3_4795">DRAM RAPL Parameters (R/W) </span>
<span id="t1c_4795" class="t s3_4795">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1d_4795" class="t s3_4795">620H </span><span id="t1e_4795" class="t s3_4795">1568 </span><span id="t1f_4795" class="t s3_4795">MSR UNCORE_RATIO_LIMIT </span><span id="t1g_4795" class="t s3_4795">Package </span><span id="t1h_4795" class="t s3_4795">Uncore Ratio Limit (R/W) </span>
<span id="t1i_4795" class="t s3_4795">Out of reset, the min_ratio and max_ratio fields </span>
<span id="t1j_4795" class="t s3_4795">represent the widest possible range of uncore </span>
<span id="t1k_4795" class="t s3_4795">frequencies. Writing to these fields allows software to </span>
<span id="t1l_4795" class="t s3_4795">control the minimum and the maximum frequency that </span>
<span id="t1m_4795" class="t s3_4795">hardware will select. </span>
<span id="t1n_4795" class="t s3_4795">63:15 </span><span id="t1o_4795" class="t s3_4795">Reserved </span>
<span id="t1p_4795" class="t s3_4795">14:8 </span><span id="t1q_4795" class="t s3_4795">MIN_RATIO </span>
<span id="t1r_4795" class="t s3_4795">Writing to this field controls the minimum possible ratio </span>
<span id="t1s_4795" class="t s3_4795">of the LLC/Ring. </span>
<span id="t1t_4795" class="t s3_4795">7 </span><span id="t1u_4795" class="t s3_4795">Reserved </span>
<span id="t1v_4795" class="t s3_4795">6:0 </span><span id="t1w_4795" class="t s3_4795">MAX_RATIO </span>
<span id="t1x_4795" class="t s3_4795">This field is used to limit the max ratio of the LLC/Ring. </span>
<span id="t1y_4795" class="t s3_4795">639H </span><span id="t1z_4795" class="t s3_4795">1593 </span><span id="t20_4795" class="t s3_4795">MSR_PP0_ENERGY_STATUS </span><span id="t21_4795" class="t s3_4795">Package </span><span id="t22_4795" class="t s3_4795">Reserved (R/O) </span>
<span id="t23_4795" class="t s3_4795">Reads return 0. </span>
<span id="t24_4795" class="t s3_4795">690H </span><span id="t25_4795" class="t s3_4795">1680 </span><span id="t26_4795" class="t s3_4795">MSR_CORE_PERF_LIMIT_REASONS </span><span id="t27_4795" class="t s3_4795">Package </span><span id="t28_4795" class="t s3_4795">Indicator of Frequency Clipping in Processor Cores </span>
<span id="t29_4795" class="t s3_4795">(R/W) </span>
<span id="t2a_4795" class="t s3_4795">(Frequency refers to processor core frequency.) </span>
<span id="t2b_4795" class="t s4_4795">Table 2-36. </span><span id="t2c_4795" class="t s4_4795">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t2d_4795" class="t s4_4795">Based on Broadwell Microarchitecture </span><span id="t2e_4795" class="t s4_4795">(Contd.) </span>
<span id="t2f_4795" class="t s5_4795">Register </span>
<span id="t2g_4795" class="t s5_4795">Address </span><span id="t2h_4795" class="t s5_4795">Register Name / Bit Fields </span><span id="t2i_4795" class="t s5_4795">Scope </span><span id="t2j_4795" class="t s5_4795">Bit Description </span>
<span id="t2k_4795" class="t s5_4795">Hex </span><span id="t2l_4795" class="t s5_4795">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
