
---------- Begin Simulation Statistics ----------
simSeconds                                   0.036389                       # Number of seconds simulated (Second)
simTicks                                  36388572000                       # Number of ticks simulated (Tick)
finalTick                                 36388572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.02                       # Real time elapsed on the host (Second)
hostTickRate                               3633396206                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     736916                       # Number of bytes of host memory used (Byte)
simInsts                                     23602588                       # Number of instructions simulated (Count)
simOps                                       27396173                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2356688                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2735472                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         72777144                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.083439                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.324313                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.issuedInstType_0::No_OpClass         49174      0.18%      0.18% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          18592383     67.86%     68.04% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntMult          2523240      9.21%     77.25% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::IntDiv             22938      0.08%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd              22      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp              52      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt              45      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMult             22      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv              44      0.00%     77.34% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc          22421      0.08%     77.42% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     77.42% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd           103755      0.38%     77.80% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     77.80% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu             7777      0.03%     77.83% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp            14191      0.05%     77.88% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt               11      0.00%     77.88% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc           19643      0.07%     77.95% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     77.95% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     77.95% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     77.95% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShift           3941      0.01%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAes             2073      0.01%     77.97% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix          1599      0.01%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash           16      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2           16      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2           12      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3           12      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSha3               0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdSm4e               0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdCrc                0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdDotProd            0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     77.98% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemRead          3210884     11.72%     89.70% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         2778099     10.14%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Add            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cmp            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Mult            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%     99.84% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::System             43803      0.16%    100.00% # Number of insts issued per FU, per thread (Count)
system.cpu.issuedInstType_0::total           27396173                       # Number of insts issued per FU, per thread (Count)
system.cpu.commitStats0.numInsts             23602588                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               27396173                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       23531616                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         27325201                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         23602588                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           27396173                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  3.083439                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.324313                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            5988983                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          26030722                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3210884                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2778099                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            493383                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        49174      0.18%      0.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     18592383     67.86%     68.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2523240      9.21%     77.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        22938      0.08%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           22      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp           52      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           45      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult           22      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           44      0.00%     77.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        22421      0.08%     77.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       103755      0.38%     77.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         7777      0.03%     77.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        14191      0.05%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           11      0.00%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        19643      0.07%     77.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         3941      0.01%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes         2073      0.01%     77.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix         1599      0.01%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash           16      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2           16      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2           12      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3           12      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha3            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSm4e            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCrc            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDotProd            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3210884     11.72%     89.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2778099     10.14%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Add            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cmp            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Mult            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%     99.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::System        43803      0.16%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     27396173                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2918630                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2380664                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       537966                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1860232                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1058398                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       436929                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       436924                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          436929                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        873853                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        5915454                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5915454                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5915454                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5915454                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        63901                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           63901                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        63901                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          63901                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3953035000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3953035000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3953035000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3953035000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5979355                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5979355                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5979355                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5979355                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.010687                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.010687                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.010687                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.010687                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61861.864447                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61861.864447                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61861.864447                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61861.864447                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        12469                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             12469                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        63901                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        63901                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        63901                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        63901                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3889134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3889134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3889134000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3889134000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010687                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010687                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60861.864447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60861.864447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60861.864447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60861.864447                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  63312                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        65000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        65000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        65000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        65000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        64000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        64000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        64000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      3159967                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3159967                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        57264                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         57264                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3571176500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3571176500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3217231                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3217231                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017799                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017799                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 62363.378388                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 62363.378388                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        57264                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        57264                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3513912500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3513912500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.017799                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.017799                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 61363.378388                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 61363.378388                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        16811                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           16811                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data          434                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total           434                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data     25957000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total     25957000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        17245                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        17245                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.025167                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.025167                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 59808.755760                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 59808.755760                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data          434                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total          434                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data     25523000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total     25523000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.025167                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.025167                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 58808.755760                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 58808.755760                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           14                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           14                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data          295                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          295                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      3474000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      3474000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          309                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          309                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.954693                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.954693                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 11776.271186                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 11776.271186                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          295                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          295                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      3179000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      3179000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.954693                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.954693                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 10776.271186                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 10776.271186                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2755473                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2755473                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    378384500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    378384500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2761815                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2761815                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002296                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002296                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59663.276569                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59663.276569                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6342                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6342                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    372042500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    372042500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002296                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58663.276569                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58663.276569                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.552602                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5996608                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              64336                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              93.207660                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1020.552602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          843                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           12057552                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          12057552                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 72777143.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts            23602588                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2918630                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3210884                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2778099                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.324313                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        4986906                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       6506887                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     26030722                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      34269588                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     21734175                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5988983                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1085822                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        34715                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses       493383                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        16849                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites         5616                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads        503834                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       261378                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              23602872                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                27396459                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.324317                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2918630                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.040104                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       23544907                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          23544907                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      23544907                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         23544907                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        57967                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           57967                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        57967                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          57967                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2695893500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2695893500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2695893500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2695893500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     23602874                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      23602874                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     23602874                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     23602874                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002456                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002456                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002456                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002456                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46507.383511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46507.383511                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46507.383511                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46507.383511                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        57455                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             57455                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        57967                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        57967                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        57967                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        57967                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2637926500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2637926500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2637926500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2637926500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002456                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002456                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002456                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002456                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45507.383511                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45507.383511                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45507.383511                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45507.383511                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  57455                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     23544907                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        23544907                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        57967                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         57967                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2695893500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2695893500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     23602874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     23602874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002456                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002456                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46507.383511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46507.383511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        57967                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        57967                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2637926500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2637926500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002456                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002456                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45507.383511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45507.383511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           491.707874                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             23602874                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              57967                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             407.177774                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   491.707874                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.960367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.960367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          276                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           47263715                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          47263715                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.walker.instructionWalksS1            0                       # Table walker stage 1 instruction walks requested (Count)
system.cpu.mmu.walker.instructionWalksS2            0                       # Table walker stage 2 instruction walks requested (Count)
system.cpu.mmu.walker.dataWalksS1                   0                       # Table walker stage 1 data walks requested (Count)
system.cpu.mmu.walker.dataWalksS2                   0                       # Table walker stage 2 data walks requested (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.walker.walks                         0                       # Table walker walks requested (Count)
system.cpu.mmu.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s1.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_unit_func_s2.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units0.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units1.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units2.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units3.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units4.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units5.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units6.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.walker.walk_units7.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 23602588                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   27396173                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                5988983                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   205                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples     55779.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     33724.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     62842.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003219578750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3293                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3293                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              270019                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              52493                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      122008                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      69924                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    122008                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    69924                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  25442                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 14145                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                122008                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                69924                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   96556                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.322502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.581242                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    142.924369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          3281     99.64%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           10      0.30%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3293                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.931370                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.895998                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.108962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1853     56.27%     56.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               45      1.37%     57.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1192     36.20%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              186      5.65%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               13      0.39%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1628288                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7808512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              4475136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              214586931.30359718                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              122981907.61649014                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   36388559000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     189590.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst      2158336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4021888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3568320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 59313566.907764337957                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 110526128.917617321014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 98061556.249033346772                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        57967                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        64041                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        69924                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst   1066758000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1913012250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 881190729750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18402.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29871.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12602121.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      3709888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4098624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7808512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      3709888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      3709888                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       798016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       798016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        57967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        64041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          122008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12469                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12469                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      101952008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      112634923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         214586931                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    101952008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     101952008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     21930402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         21930402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     21930402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     101952008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     112634923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        236517333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                96566                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               55755                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         8194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         8765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         5807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         5137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1169157750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             482830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2979770250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12107.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30857.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               60565                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              36340                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           65.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        55405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   175.929826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   130.311772                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   168.383855                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        22499     40.61%     40.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        20154     36.38%     76.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6826     12.32%     89.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2663      4.81%     94.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1502      2.71%     96.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          637      1.15%     97.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          300      0.54%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          179      0.32%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          645      1.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        55405                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6180224                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3568320                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              169.839696                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               98.061556                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.77                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       171252900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        91007895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      286106940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     136831860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2872212720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8483048370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6829592160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   18870052845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   518.570854                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  17674950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1214980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17498642000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       224417340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       119254080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      403374300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     154209240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2872212720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8798907030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6563605920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19135980630                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   525.878856                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  16984184250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1214980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18189407750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              115232                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12469                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         57455                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             50843                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6776                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6776                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           57967                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          57265                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            295                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       173389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       191689                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  365078                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      7387008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      4896640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12283648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             122303                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000008                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.002859                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   122302    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               122303                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36388572000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           524183500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          302322000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          343959750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         243070                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       120767                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
