{"vcs1":{"timestamp_begin":1680154100.790433109, "rt":0.13, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680154100.421026443}
{"VCS_COMP_START_TIME": 1680154100.421026443}
{"VCS_COMP_END_TIME": 1680154100.982745118}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 321992}}
