D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rsqrt
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(13): (vcom-1136) Unknown identifier "W_bit".
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(13): ** Error: (vcom-1591) Bad expression in left bound of range expression.
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(13): Type error in range expression.
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(14): (vcom-1136) Unknown identifier "W_bit".
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(14): ** Error: (vcom-1591) Bad expression in left bound of range expression.
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(14): Type error in range expression.
** Error: D:/GitHub/SoC-FPGA/LAB1/ModelSim_VHDL/rsqrt.vhd(16): VHDL Compiler exiting

} {9.0 16.0} {}}
