#ifndef MULTI_SGMII_CSR_RX_HAL_REG
#define MULTI_SGMII_CSR_RX_HAL_REG

typedef struct {
uint32 rg_rx_clk_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_rx_5g_mode :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_rx_xgmii_mode :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_sw_reset_rxck :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_dec_err_1t :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_qsgmii_port_shift :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rg_hsgmii_xfi_sel :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_0, *pHAL_msg_rx_ctrl_0;

typedef struct {
uint32 rg_tbi_20_tx_reverse_pma :1;
uint32 rg_tbi_tx_reverse_10b_pma :1;
uint32 rg_tbi_20_rx_reverse_pma :1;
uint32 rg_tbi_10_rx_reverse_pma :1;
uint32 rg_tbi_20_rx_reverse_all :1;
uint32 rg_tbi_20_tx_reverse_all :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_multi_sgmii_reg_phya_65, *pHAL_multi_sgmii_reg_phya_65;

typedef struct {
uint32 rg_hsgmii_pcs_int :1;
uint32 rg_100fx_int :1;
uint32 rg_symbol_error_int :1;
uint32 rg_false_carrier_int :1;
uint32 rg_rxer100_int :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_hsgmii_phy_int_force :1;
uint32 rg_hsgmii_phy_int :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_multi_sgmii_reg_interrupt_sel, *pHAL_multi_sgmii_reg_interrupt_sel;

typedef struct {
uint32 rg_hsgmii_probe_sel :1;
uint32 rg_100fx_probe_sel :1;
uint32 rg_hsgmii_clk_probe_sel :1;
uint32 rg_dwn_shift_probe_sel :1;
uint32 rg_hsgmii_probe_port_sel :2;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_probe_clk_sel :16;
}HAL_multi_sgmii_reg_probe_sel, *pHAL_multi_sgmii_reg_probe_sel;

typedef struct {
uint32 rg_hwtrap_100fx_en :2;
uint32 rg_hwtrap_100fx_mux :1;
uint32 rg_hwtrap_100fx_mux_en :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_multi_sgmii_fpga_mode_control, *pHAL_multi_sgmii_fpga_mode_control;

typedef struct {
uint32 rg_hsgmii_async_fifo_wclear :1;
uint32 rg_hsgmii_async_fifo_rclear :1;
uint32 rg_hsgmii_async_fifo_r_threshold :5;
uint32 rg_hsgmii_async_fifo_w_threshold :5;
uint32 rg_hsgmii_async_fifo_full_cnt_clear :1;
uint32 rg_hsgmii_async_fifo_afull_cnt_clear :1;
uint32 rg_hsgmii_async_fifo_empty_cnt_clear :1;
uint32 rg_hsgmii_async_fifo_aempty_cnt_clear :1;
uint32 rg_hsgmii_async_fifo_read_enable_and :1;
uint32 rg_hsgmii_async_fifo_write_enable_and :1;
uint32 rg_hsgmii_async_fifo_read_enable_or :1;
uint32 rg_hsgmii_async_fifo_write_enable_or :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_multi_sgmii_async_fifo_control, *pHAL_multi_sgmii_async_fifo_control;

typedef struct {
uint32 ro_hsgmii_async_fifo_full :1;
uint32 ro_hsgmii_async_fifo_afull :1;
uint32 ro_hsgmii_async_fifo_empty :1;
uint32 ro_hsgmii_async_fifo_aempty :1;
uint32 ro_hsgmii_async_fifo_r_ready :1;
uint32 ro_hsgmii_async_fifo_w_ready :1;
uint32 ro_hsgmii_async_fifo_wfifo_cnt :5;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 ro_hsgmii_async_fifo_rfifo_cnt :5;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_multi_sgmii_ro_phya_afifo, *pHAL_multi_sgmii_ro_phya_afifo;

typedef struct {
uint32 ro_hsgmii_async_fifo_full_cnt :32;
}HAL_multi_sgmii_ro_phya_afifo_cnt_0, *pHAL_multi_sgmii_ro_phya_afifo_cnt_0;

typedef struct {
uint32 ro_hsgmii_async_fifo_afull_cnt :32;
}HAL_multi_sgmii_ro_phya_afifo_cnt_1, *pHAL_multi_sgmii_ro_phya_afifo_cnt_1;

typedef struct {
uint32 ro_hsgmii_async_fifo_empty_cnt :32;
}HAL_multi_sgmii_ro_phya_afifo_cnt_2, *pHAL_multi_sgmii_ro_phya_afifo_cnt_2;

typedef struct {
uint32 ro_hsgmii_async_fifo_aempty_cnt :32;
}HAL_multi_sgmii_ro_phya_afifo_cnt_3, *pHAL_multi_sgmii_ro_phya_afifo_cnt_3;

typedef struct {
uint32 rg_force_port0_cnt_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_force_port1_cnt_sel :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_force_port2_cnt_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_force_port3_cnt_sel :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_force_port0_cnt :2;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rg_force_port1_cnt :2;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_force_port2_cnt :2;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rg_force_port3_cnt :2;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_1, *pHAL_msg_rx_ctrl_1;

typedef struct {
uint32 rg_force_port0_sync_sel :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_force_port1_sync_sel :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_force_port2_sync_sel :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_force_port3_sync_sel :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_force_port0_sync :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rg_force_port1_sync :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_force_port2_sync :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rg_force_port3_sync :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_2, *pHAL_msg_rx_ctrl_2;

typedef struct {
uint32 rg_port0_k28_1_cnt_clr :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rg_port1_k28_1_cnt_clr :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_port2_k28_1_cnt_clr :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rg_port3_k28_1_cnt_clr :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_k28_1_cnt_clr :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_3, *pHAL_msg_rx_ctrl_3;

typedef struct {
uint32 rg_qsgmii_p0_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p1_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p2_rx500_mac_div_ck_sel :2;
uint32 rg_qsgmii_p3_rx500_mac_div_ck_sel :2;
uint32 rg_p1_mac_rx_div_ck_reset_n :1;
uint32 rg_p2_mac_rx_div_ck_reset_n :1;
uint32 rg_p3_mac_rx_div_ck_reset_n :1;
uint32 rg_qsgmii_rx500_pcs_div_ck_sel :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_4, *pHAL_msg_rx_ctrl_4;

typedef struct {
uint32 rg_hg_col_test_mode :1;
uint32 rg_hg_crs_test_mode :1;
uint32 rg_fx_col_test_mode :1;
uint32 rg_fx_crs_test_mode :1;
uint32 rg_fx_col_sel :1;
uint32 rg_fx_crs_sel :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_col_is_fx_mode :1;
uint32 rg_crs_is_fx_mode :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_hg_col_test :4;
uint32 rg_hg_crs_test :4;
uint32 rg_fx_col_test :3;
uint32 rsv_27 :1;
uint32 rg_fx_crs_test :3;
uint32 rsv_31 :1;
}HAL_msg_rx_ctrl_5, *pHAL_msg_rx_ctrl_5;

typedef struct {
uint32 rg_dpx_sts_p0 :1;
uint32 rg_rxfc_sts_p0 :1;
uint32 rg_txfc_sts_p0 :1;
uint32 rg_eee100_sts_p0 :1;
uint32 rg_eee1g_sts_p0 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rg_dpx_sts_p1 :1;
uint32 rg_rxfc_sts_p1 :1;
uint32 rg_txfc_sts_p1 :1;
uint32 rg_eee100_sts_p1 :1;
uint32 rg_eee1g_sts_p1 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rg_dpx_sts_p2 :1;
uint32 rg_rxfc_sts_p2 :1;
uint32 rg_txfc_sts_p2 :1;
uint32 rg_eee100_sts_p2 :1;
uint32 rg_eee1g_sts_p2 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rg_dpx_sts_p3 :1;
uint32 rg_rxfc_sts_p3 :1;
uint32 rg_txfc_sts_p3 :1;
uint32 rg_eee100_sts_p3 :1;
uint32 rg_eee1g_sts_p3 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rg_eee2p5g_sts :1;
}HAL_msg_rx_lik_sts_0, *pHAL_msg_rx_lik_sts_0;

typedef struct {
uint32 rg_lp_an_cap_p0 :1;
uint32 rg_lp_an_cap_p1 :1;
uint32 rg_lp_an_cap_p2 :1;
uint32 rg_lp_an_cap_p3 :1;
uint32 rg_pause_sts_p0 :1;
uint32 rg_pause_sts_p1 :1;
uint32 rg_pause_sts_p2 :1;
uint32 rg_pause_sts_p3 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_lik_sts_1, *pHAL_msg_rx_lik_sts_1;

typedef struct {
uint32 rg_dpx_an_bypass_p0 :1;
uint32 rg_dpx_an_bypass_p1 :1;
uint32 rg_dpx_an_bypass_p2 :1;
uint32 rg_dpx_an_bypass_p3 :1;
uint32 rg_txfc_an_bypass_p0 :1;
uint32 rg_txfc_an_bypass_p1 :1;
uint32 rg_txfc_an_bypass_p2 :1;
uint32 rg_txfc_an_bypass_p3 :1;
uint32 rg_rxfc_an_bypass_p0 :1;
uint32 rg_rxfc_an_bypass_p1 :1;
uint32 rg_rxfc_an_bypass_p2 :1;
uint32 rg_rxfc_an_bypass_p3 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_msg_rx_lik_sts_2, *pHAL_msg_rx_lik_sts_2;

#endif