Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/MyProgramme/0arch/PCPU/TMMU_isim_beh.exe -prj F:/MyProgramme/0arch/PCPU/TMMU_beh.prj work.TMMU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_unit.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/Decoder.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/CAM_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/TLB_16.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/MMU.v" into library work
Analyzing Verilog file "F:/MyProgramme/0arch/PCPU/TMMU.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CAM_unit(DATA_SIZE=19)
Compiling module CAM_16
Compiling module CAM_unit(DATA_SIZE=8)
Compiling module CAM_16(DATA_SIZE=8)
Compiling module Decoder
Compiling module TLB_16
Compiling module MMU
Compiling module TMMU
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable F:/MyProgramme/0arch/PCPU/TMMU_isim_beh.exe
Fuse Memory Usage: 29744 KB
Fuse CPU Usage: 608 ms
