{
  "module_name": "dcn30_resource.h",
  "hash_id": "5ad5c854d555709f423bbe828311f4b10d8be17c13afe0ac5abfae5d11ba0cb7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_resource.h",
  "human_readable_source": " \n\n#ifndef _DCN30_RESOURCE_H_\n#define _DCN30_RESOURCE_H_\n\n#include \"core_types.h\"\n\n#define TO_DCN30_RES_POOL(pool)\\\n\tcontainer_of(pool, struct dcn30_resource_pool, base)\n\nstruct dc;\nstruct resource_pool;\nstruct _vcs_dpi_display_pipe_params_st;\n\nextern struct _vcs_dpi_ip_params_st dcn3_0_ip;\nextern struct _vcs_dpi_soc_bounding_box_st dcn3_0_soc;\n\nstruct dcn30_resource_pool {\n\tstruct resource_pool base;\n};\nstruct resource_pool *dcn30_create_resource_pool(\n\t\tconst struct dc_init_data *init_data,\n\t\tstruct dc *dc);\n\nvoid dcn30_set_mcif_arb_params(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt);\n\nunsigned int dcn30_calc_max_scaled_time(\n\t\tunsigned int time_per_pixel,\n\t\tenum mmhubbub_wbif_mode mode,\n\t\tunsigned int urgent_watermark);\n\nbool dcn30_validate_bandwidth(struct dc *dc, struct dc_state *context,\n\t\tbool fast_validate);\nbool dcn30_internal_validate_bw(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint *pipe_cnt_out,\n\t\tint *vlevel_out,\n\t\tbool fast_validate,\n\t\tbool allow_self_refresh_only);\nvoid dcn30_calculate_wm_and_dlg(\n\t\tstruct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\tint pipe_cnt,\n\t\tint vlevel);\nvoid dcn30_update_soc_for_wm_a(struct dc *dc, struct dc_state *context);\nvoid dcn30_populate_dml_writeback_from_context(\n\t\tstruct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes);\n\nint dcn30_populate_dml_pipes_from_context(\n\tstruct dc *dc, struct dc_state *context,\n\tdisplay_e2e_pipe_params_st *pipes,\n\tbool fast_validate);\n\nbool dcn30_acquire_post_bldn_3dlut(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tint mpcc_id,\n\t\tstruct dc_3dlut **lut,\n\t\tstruct dc_transfer_func **shaper);\n\nbool dcn30_release_post_bldn_3dlut(\n\t\tstruct resource_context *res_ctx,\n\t\tconst struct resource_pool *pool,\n\t\tstruct dc_3dlut **lut,\n\t\tstruct dc_transfer_func **shaper);\n\nenum dc_status dcn30_add_stream_to_ctx(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *new_ctx,\n\t\tstruct dc_stream_state *dc_stream);\n\nvoid dcn30_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params);\n\nbool dcn30_can_support_mclk_switch_using_fw_based_vblank_stretch(struct dc *dc, struct dc_state *context);\nvoid dcn30_setup_mclk_switch_using_fw_based_vblank_stretch(struct dc *dc, struct dc_state *context);\nint dcn30_find_dummy_latency_index_for_fw_based_mclk_switch(struct dc *dc, struct dc_state *context,\n\t\tdisplay_e2e_pipe_params_st *pipes, int pipe_cnt, int vlevel);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}