library ieee;
use ieee.std_logic_1164.all;

entity topLevel is
    port
    (
        -- Input ports
        SW   : in  std_logic_vector(17 downto 0);
        
        -- Output ports
		  LEDR : out std_logic_vector(17 downto 0);
        HEX0 : out std_logic_vector(6 downto 0);
		  HEX1 : out std_logic_vector(6 downto 0)
    );
end entity;

architecture comportamento of topLevel is

begin

	HEX0 <= "0000010";	
	HEX1 <= "0010000";
	
	LEDR <= SW;
end architecture;