library ieee;
use ieee.std_logic_1164.all;

entity contador_0_9_MEF_tb is
	-- port ();
end contador_0_9_MEF_tb;

architecture Behavioral of contador_0_9_MEF_tb is

signal clk_tb : std_logic := '0';
signal iX_tb	: std_logic_vector(2 downto 0) := "000";
signal oX_tb  : std_logic_vector(3 downto 0) := "0000";
signal oY_tb  : std_logic;


begin

	clk_tb <= not clk_tb after 100ps;
	
	iX_tb <= "000" after 0ns,
					 "001" after 2ns,
					 "010" after 4ns,
					 "011" after 6ns,
					 "100" after 8ns,
					 "101" after 9ns,
					 "110" after 10ns,
					 "111" after 11ns;

	test: entity work.contador_0_9_MEF
	port map (
		iClk => clk_tb,
		iX   => iX_tb,
		oX   => oX_tb,
		oY   => oY_tb
	);

	
end Behavioral;
