Release 10.1.03 Map K.39 (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -timing -ol high -o system_map.ncd -pr b system.ngd
system.pcf 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Tue Jul 20 11:41:34 2010

Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:5f9ee9e8) REAL time: 1 mins 5 secs 

Phase 2.7
Phase 2.7 (Checksum:5f9ee9e8) REAL time: 1 mins 5 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor
   requires special design considerations when operating above 350 MHz in the -7
   speed grade part. Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:5fa612c4) REAL time: 1 mins 5 secs 

Phase 4.2



.......
...
Phase 4.2 (Checksum:5fa9f24d) REAL time: 1 mins 16 secs 

Phase 5.30
Phase 5.30 (Checksum:5fa9f24d) REAL time: 1 mins 16 secs 

Phase 6.3
Phase 6.3 (Checksum:5fa9f24d) REAL time: 1 mins 18 secs 

Phase 7.5
Phase 7.5 (Checksum:5fa9f24d) REAL time: 1 mins 19 secs 

Phase 8.4
...............................
....
Phase 8.4 (Checksum:5fa9f24d) REAL time: 6 mins 42 secs 

Phase 9.28
Phase 9.28 (Checksum:5fa9f24d) REAL time: 6 mins 44 secs 

Phase 10.8
...............................
..................
..
.............................
...............
...............
...............
........................................................................................
Phase 10.8 (Checksum:21761a45) REAL time: 13 mins 7 secs 

Phase 11.29
Phase 11.29 (Checksum:21761a45) REAL time: 13 mins 7 secs 

Phase 12.5
Phase 12.5 (Checksum:21761a45) REAL time: 13 mins 8 secs 

Phase 13.18
Phase 13.18 (Checksum:21a4bd10) REAL time: 15 mins 23 secs 

Phase 14.5
Phase 14.5 (Checksum:21a4bd10) REAL time: 15 mins 24 secs 

Phase 15.27
Phase 15.27 (Checksum:21a4d010) REAL time: 16 mins 15 secs 

Phase 16.24
Phase 16.24 (Checksum:21a4d010) REAL time: 16 mins 15 secs 

REAL time consumed by placer: 16 mins 16 secs 
CPU  time consumed by placer: 16 mins 14 secs 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  381
Logic Utilization:
  Number of Slice Flip Flops:        28,946 out of  47,232   61%
  Number of 4 input LUTs:            19,191 out of  47,232   40%
Logic Distribution:
  Number of occupied Slices:         18,234 out of  23,616   77%
    Number of Slices containing only related logic:  18,234 out of  18,234 100%
    Number of Slices containing unrelated logic:          0 out of  18,234   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      23,069 out of  47,232   48%
    Number used as logic:            15,348
    Number used as a route-thru:      3,878
    Number used for Dual Port RAMs:     492
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:   3,351
  Number of bonded IOBs:                236 out of     692   34%
    IOB Flip Flops:                     331
    IOB Master Pads:                     40
    IOB Slave Pads:                      40
  Number of PPC405s:                      2 out of       2  100%
  Number of JTAGPPCs:                     1 out of       1  100%
  Number of RAMB16s:                    158 out of     232   68%
  Number of MULT18X18s:                 118 out of     232   50%
  Number of BUFGMUXs:                     7 out of      16   43%
  Number of DCMs:                         4 out of       8   50%
  Number of GTs:                          4 out of      16   25%

  Number of RPM macros:           91
Peak Memory Usage:  1348 MB
Total REAL time to MAP completion:  18 mins 
Total CPU time to MAP completion:   17 mins 50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
