

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 14:24:57 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_4), !map !26"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_3), !map !33"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_2), !map !39"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_1), !map !44"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i8]* %a_0), !map !49"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !54"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2"
ST_1 : Operation 26 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 5.24ns
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2, %ifBlock ]" [conv2d.cpp:13]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1, %ifBlock ]"
ST_2 : Operation 30 [1/1] (1.27ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.09ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_2 : Operation 33 [1/1] (1.52ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %10, label %.reset"
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.81ns)   --->   "%j_mid2 = select i1 %exitcond, i2 0, i2 %j" [conv2d.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.81ns)   --->   "%tmp_mid2 = select i1 %exitcond, i2 %i_1, i2 %i" [conv2d.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2 to i64" [conv2d.cpp:13]
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_1_mid2)   --->   "%tmp_7_1_mid1 = xor i2 %i, -2" [conv2d.cpp:16]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_8_1_mid2 = select i1 %exitcond, i2 %tmp_7_1_mid1, i2 %i_1" [conv2d.cpp:16]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8_1_mid2_cast = zext i2 %tmp_8_1_mid2 to i64" [conv2d.cpp:16]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8_2_mid2_v_v = zext i2 %tmp_mid2 to i3" [conv2d.cpp:16]
ST_2 : Operation 43 [1/1] (1.39ns)   --->   "%tmp_8_2_mid2_v = add i3 %tmp_8_2_mid2_v_v, 2" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_2_mid2 = zext i3 %tmp_8_2_mid2_v to i64" [conv2d.cpp:16]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 46 [2/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 50 [2/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 51 [2/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 53 [2/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 55 [2/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 57 [2/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 58 [2/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 60 [2/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 62 [2/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 64 [2/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 65 [2/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 67 [2/2] (1.75ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 69 [2/2] (1.75ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%a_2_addr_3 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_2 : Operation 71 [2/2] (1.75ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 72 [2/2] (1.75ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%a_2_addr_7 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 74 [2/2] (1.75ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%a_1_addr_5 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 76 [2/2] (1.75ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%a_3_addr_4 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 78 [2/2] (1.75ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 79 [2/2] (1.75ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a_3_addr_5 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 81 [2/2] (1.75ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%a_2_addr_8 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 83 [2/2] (1.75ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_2 : Operation 85 [2/2] (1.75ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 86 [2/2] (1.75ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

 <State 3> : 8.49ns
ST_3 : Operation 87 [1/2] (1.75ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 88 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 89 [1/2] (1.75ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 91 [1/2] (1.75ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 92 [1/1] (1.39ns)   --->   "br label %2" [conv2d.cpp:16]
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%a_load_0_0_phi = phi i8 [ %a_0_load, %branch40 ], [ %a_1_load, %branch41 ], [ %a_2_load, %branch42 ]" [conv2d.cpp:16]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 95 [1/2] (1.75ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %b_0_load to i16" [conv2d.cpp:16]
ST_3 : Operation 97 [1/1] (3.61ns)   --->   "%tmp_4 = mul i16 %tmp_1, %tmp_s" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch38 [
    i2 0, label %branch36
    i2 1, label %branch37
  ]" [conv2d.cpp:16]
ST_3 : Operation 99 [1/2] (1.75ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 100 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 101 [1/2] (1.75ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 103 [1/2] (1.75ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 104 [1/1] (1.39ns)   --->   "br label %3" [conv2d.cpp:16]
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%a_load_0_1_phi = phi i8 [ %a_1_load_1, %branch36 ], [ %a_2_load_1, %branch37 ], [ %a_3_load, %branch38 ]" [conv2d.cpp:16]
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_10_0_1 = sext i8 %a_load_0_1_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 107 [1/2] (1.75ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_12_0_1 = sext i8 %b_1_load to i16" [conv2d.cpp:16]
ST_3 : Operation 109 [1/1] (3.61ns)   --->   "%tmp_13_0_1 = mul i16 %tmp_12_0_1, %tmp_10_0_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch34 [
    i2 0, label %branch32
    i2 1, label %branch33
  ]" [conv2d.cpp:16]
ST_3 : Operation 111 [1/2] (1.75ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 112 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 113 [1/2] (1.75ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 114 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 115 [1/2] (1.75ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 116 [1/1] (1.39ns)   --->   "br label %4" [conv2d.cpp:16]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%a_load_0_2_phi = phi i8 [ %a_2_load_2, %branch32 ], [ %a_3_load_1, %branch33 ], [ %a_4_load, %branch34 ]" [conv2d.cpp:16]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10_0_2 = sext i8 %a_load_0_2_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 119 [1/2] (1.75ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12_0_2 = sext i8 %b_2_load to i16" [conv2d.cpp:16]
ST_3 : Operation 121 [1/1] (3.61ns)   --->   "%tmp_13_0_2 = mul i16 %tmp_10_0_2, %tmp_12_0_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]" [conv2d.cpp:16]
ST_3 : Operation 123 [1/2] (1.75ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 124 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 125 [1/2] (1.75ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 126 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 127 [1/2] (1.75ns)   --->   "%a_2_load_3 = load i8* %a_2_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 128 [1/1] (1.39ns)   --->   "br label %5" [conv2d.cpp:16]
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%a_load_1_0_phi = phi i8 [ %a_0_load_1, %branch25 ], [ %a_1_load_2, %branch26 ], [ %a_2_load_3, %branch27 ]" [conv2d.cpp:16]
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_10_1 = sext i8 %a_load_1_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 131 [1/2] (1.75ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_12_1 = sext i8 %b_0_load_1 to i16" [conv2d.cpp:16]
ST_3 : Operation 133 [1/1] (3.61ns)   --->   "%tmp_13_1 = mul i16 %tmp_10_1, %tmp_12_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]" [conv2d.cpp:16]
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%a_2_addr_4 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 136 [2/2] (1.75ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%a_1_addr_3 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 138 [2/2] (1.75ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 140 [2/2] (1.75ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 141 [2/2] (1.75ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%a_3_addr_3 = getelementptr [5 x i8]* %a_3, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 143 [2/2] (1.75ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%a_2_addr_5 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 145 [2/2] (1.75ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [5 x i8]* %a_4, i64 0, i64 %tmp_8_1_mid2_cast" [conv2d.cpp:16]
ST_3 : Operation 147 [2/2] (1.75ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 148 [2/2] (1.75ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%a_1_addr_4 = getelementptr [5 x i8]* %a_1, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 150 [2/2] (1.75ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [5 x i8]* %a_0, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 152 [2/2] (1.75ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%a_2_addr_6 = getelementptr [5 x i8]* %a_2, i64 0, i64 %tmp_8_2_mid2" [conv2d.cpp:16]
ST_3 : Operation 154 [2/2] (1.75ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 155 [2/2] (1.75ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 156 [1/2] (1.75ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_7, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 157 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 158 [1/2] (1.75ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 159 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 160 [1/2] (1.75ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 161 [1/1] (1.39ns)   --->   "br label %9" [conv2d.cpp:16]
ST_3 : Operation 162 [1/2] (1.75ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 163 [1/2] (1.75ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 164 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 165 [1/2] (1.75ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_8, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 166 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 167 [1/2] (1.75ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 168 [1/1] (1.39ns)   --->   "br label %ifBlock" [conv2d.cpp:16]
ST_3 : Operation 169 [1/2] (1.75ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 170 [1/1] (1.72ns)   --->   "%tmp2 = add i16 %tmp_4, %tmp_13_0_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (1.72ns)   --->   "%tmp3 = add i16 %tmp_13_0_2, %tmp_13_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j_mid2, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.49ns
ST_4 : Operation 173 [1/2] (1.75ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 174 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 175 [1/2] (1.75ns)   --->   "%a_1_load_3 = load i8* %a_1_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 176 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 177 [1/2] (1.75ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 178 [1/1] (1.39ns)   --->   "br label %6" [conv2d.cpp:16]
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%a_load_1_1_phi = phi i8 [ %a_1_load_3, %branch21 ], [ %a_2_load_4, %branch22 ], [ %a_3_load_2, %branch23 ]" [conv2d.cpp:16]
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10_1_1 = sext i8 %a_load_1_1_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 181 [1/2] (1.75ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_12_1_1 = sext i8 %b_1_load_1 to i16" [conv2d.cpp:16]
ST_4 : Operation 183 [1/1] (3.61ns)   --->   "%tmp_13_1_1 = mul i16 %tmp_10_1_1, %tmp_12_1_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch19 [
    i2 0, label %branch17
    i2 1, label %branch18
  ]" [conv2d.cpp:16]
ST_4 : Operation 185 [1/2] (1.75ns)   --->   "%a_3_load_3 = load i8* %a_3_addr_3, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 186 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 187 [1/2] (1.75ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_5, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 188 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 189 [1/2] (1.75ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 190 [1/1] (1.39ns)   --->   "br label %7" [conv2d.cpp:16]
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%a_load_1_2_phi = phi i8 [ %a_2_load_5, %branch17 ], [ %a_3_load_3, %branch18 ], [ %a_4_load_1, %branch19 ]" [conv2d.cpp:16]
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_10_1_2 = sext i8 %a_load_1_2_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 193 [1/2] (1.75ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_12_1_2 = sext i8 %b_2_load_1 to i16" [conv2d.cpp:16]
ST_4 : Operation 195 [1/1] (3.61ns)   --->   "%tmp_13_1_2 = mul i16 %tmp_10_1_2, %tmp_12_1_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch12 [
    i2 0, label %branch10
    i2 1, label %branch11
  ]" [conv2d.cpp:16]
ST_4 : Operation 197 [1/2] (1.75ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_4, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 198 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 199 [1/2] (1.75ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 200 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 201 [1/2] (1.75ns)   --->   "%a_2_load_6 = load i8* %a_2_addr_6, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 202 [1/1] (1.39ns)   --->   "br label %8" [conv2d.cpp:16]
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%a_load_2_0_phi = phi i8 [ %a_0_load_2, %branch10 ], [ %a_1_load_4, %branch11 ], [ %a_2_load_6, %branch12 ]" [conv2d.cpp:16]
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_10_2 = sext i8 %a_load_2_0_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 205 [1/2] (1.75ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_12_2 = sext i8 %b_0_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 207 [1/1] (3.61ns)   --->   "%tmp_13_2 = mul i16 %tmp_10_2, %tmp_12_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [conv2d.cpp:16]
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%a_load_2_1_phi = phi i8 [ %a_1_load_5, %branch6 ], [ %a_2_load_7, %branch7 ], [ %a_3_load_4, %branch8 ]" [conv2d.cpp:16]
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_10_2_1 = sext i8 %a_load_2_1_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_12_2_1 = sext i8 %b_1_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 212 [1/1] (3.61ns)   --->   "%tmp_13_2_1 = mul i16 %tmp_10_2_1, %tmp_12_2_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch4 [
    i2 0, label %branch2
    i2 1, label %branch3
  ]" [conv2d.cpp:16]
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%a_load_2_2_phi = phi i8 [ %a_2_load_8, %branch2 ], [ %a_3_load_5, %branch3 ], [ %a_4_load_2, %branch4 ]" [conv2d.cpp:16]
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10_2_2 = sext i8 %a_load_2_2_phi to i16" [conv2d.cpp:16]
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_12_2_2 = sext i8 %b_2_load_2 to i16" [conv2d.cpp:16]
ST_4 : Operation 217 [1/1] (2.82ns)   --->   "%tmp_13_2_2 = mul i16 %tmp_10_2_2, %tmp_12_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 218 [1/1] (2.73ns)   --->   "%tmp7 = add i16 %tmp_13_2_1, %tmp_13_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (1.72ns)   --->   "%tmp6 = add i16 %tmp7, %tmp_13_2" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.13ns
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_mid2_cast5 = zext i2 %tmp_mid2 to i5" [conv2d.cpp:13]
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2, i2 0)" [conv2d.cpp:13]
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [conv2d.cpp:13]
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = sub i5 %p_shl_cast, %tmp_mid2_cast5" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2d.cpp:12]
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %j_mid2 to i5" [conv2d.cpp:13]
ST_5 : Operation 229 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%tmp_7 = add i5 %tmp_3_cast, %tmp_6" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %tmp_7 to i64" [conv2d.cpp:13]
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_7_cast" [conv2d.cpp:13]
ST_5 : Operation 232 [1/1] (0.99ns)   --->   "switch i2 %j_mid2, label %branch42 [
    i2 0, label %branch40
    i2 1, label %branch41
  ]" [conv2d.cpp:16]
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp3, %tmp2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_13_1_1, %tmp_13_1_2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp6, %tmp5" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp_14_2_2 = add i16 %tmp4, %tmp1" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2_2, i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv2d.cpp:19]
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "br label %1"

 <State 6> : 0.00ns
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [31]  (1.3 ns)

 <State 2>: 5.24ns
The critical path consists of the following:
	'phi' operation ('i', conv2d.cpp:13) with incoming values : ('tmp_mid2', conv2d.cpp:13) [32]  (0 ns)
	'add' operation ('i', conv2d.cpp:16) [34]  (1.27 ns)
	'select' operation ('tmp_mid2', conv2d.cpp:13) [43]  (0.813 ns)
	'add' operation ('tmp_8_2_mid2_v', conv2d.cpp:16) [53]  (1.4 ns)
	'getelementptr' operation ('a_1_addr_5', conv2d.cpp:16) [201]  (0 ns)
	'load' operation ('a_1_load_5', conv2d.cpp:16) on array 'a_1' [202]  (1.75 ns)

 <State 3>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_1_load', conv2d.cpp:16) on array 'a_1' [65]  (1.75 ns)
	multiplexor before 'phi' operation ('a_load_0_0_phi', conv2d.cpp:16) with incoming values : ('a_1_load', conv2d.cpp:16) ('a_0_load', conv2d.cpp:16) ('a_2_load', conv2d.cpp:16) [76]  (1.4 ns)
	'phi' operation ('a_load_0_0_phi', conv2d.cpp:16) with incoming values : ('a_1_load', conv2d.cpp:16) ('a_0_load', conv2d.cpp:16) ('a_2_load', conv2d.cpp:16) [76]  (0 ns)
	'mul' operation ('tmp_4', conv2d.cpp:16) [80]  (3.61 ns)
	'add' operation ('tmp2', conv2d.cpp:16) [233]  (1.73 ns)

 <State 4>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_1_load_4', conv2d.cpp:16) on array 'a_1' [179]  (1.75 ns)
	multiplexor before 'phi' operation ('a_load_2_0_phi', conv2d.cpp:16) with incoming values : ('a_1_load_4', conv2d.cpp:16) ('a_0_load_2', conv2d.cpp:16) ('a_2_load_6', conv2d.cpp:16) [190]  (1.4 ns)
	'phi' operation ('a_load_2_0_phi', conv2d.cpp:16) with incoming values : ('a_1_load_4', conv2d.cpp:16) ('a_0_load_2', conv2d.cpp:16) ('a_2_load_6', conv2d.cpp:16) [190]  (0 ns)
	'mul' operation ('tmp_13_2', conv2d.cpp:16) [194]  (3.61 ns)
	'add' operation ('tmp6', conv2d.cpp:16) [238]  (1.73 ns)

 <State 5>: 8.13ns
The critical path consists of the following:
	'add' operation ('tmp5', conv2d.cpp:16) [236]  (0 ns)
	'add' operation ('tmp4', conv2d.cpp:16) [239]  (3.19 ns)
	'add' operation ('tmp_14_2_2', conv2d.cpp:16) [240]  (3.19 ns)
	'store' operation (conv2d.cpp:16) of variable 'tmp_14_2_2', conv2d.cpp:16 on array 'res' [241]  (1.75 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
