tries	,	V_33
gate_is_enabled	,	F_34
"%s: %strigger failed for %s\n"	,	L_9
kona_peri_clk_get_parent	,	F_64
scale_rate	,	F_13
"%s: access wasn't enabled for %s\n"	,	L_2
kona_peri_clk_set_parent	,	F_62
BAD_CLK_INDEX	,	V_69
shift	,	V_1
bcm_clk_gate	,	V_37
CCU_ACCESS_PASSWORD	,	V_30
bcm_clk_div	,	V_9
pre_div	,	V_54
bit	,	V_31
hw	,	V_74
gate_is_sw_managed	,	F_33
selector_exists	,	F_51
hw_sw_sel_bit	,	V_43
__clk_get_hw	,	F_70
ccu	,	V_22
LONG_MAX	,	V_57
gate_exists	,	F_28
enable	,	V_45
pr_warn	,	F_38
lock	,	V_26
val	,	V_4
clk	,	V_80
ccu_lock	,	F_18
want	,	V_32
kona_peri_clk_set_rate	,	F_65
index	,	V_70
EIO	,	V_47
trig	,	V_49
parent_sel	,	V_65
bcm_clk_peri	,	V_82
clk_recalc_rate	,	F_47
do_div	,	F_5
bit_val	,	V_36
"%s: out-of-range parent selector %u (%s 0x%04x)\n"	,	L_7
__func__	,	V_28
to_kona_clk	,	F_56
selector_read_index	,	F_50
pr_err	,	F_23
BAD_SCALED_DIV_VALUE	,	V_50
""	,	L_11
flags	,	V_25
scaled_pre_div	,	V_62
__clk_trigger	,	F_41
reg_val	,	V_3
enabled	,	V_42
out	,	V_52
result	,	V_8
divisor	,	V_7
"%s: error initializing divider for %s\n"	,	L_14
bitfield_extract	,	F_2
BUG	,	F_68
write_enabled	,	V_27
dividend	,	V_6
kona_ccu_init	,	F_69
sel	,	V_64
scaled_rate	,	V_58
clk_hw	,	V_73
"disable"	,	L_6
peri_clk_data	,	V_78
sel_init	,	F_53
u8	,	T_3
i	,	V_66
reg_offset	,	V_23
"enable"	,	L_5
__kona_clk_init	,	F_67
EINVAL	,	V_72
s	,	V_12
kona_peri_clk_recalc_rate	,	F_59
"%s: error initializing selector for %s\n"	,	L_16
u	,	V_11
__clk_gate	,	F_37
"%s: failed to %s gate for %s\n"	,	L_4
min_scaled_div	,	V_59
width	,	V_2
gate_flip_enabled	,	F_39
__init	,	T_4
__ccu_write_enable	,	F_22
udelay	,	F_26
combined	,	V_16
CLK_GATE_DELAY_LOOP	,	V_35
__div_commit	,	F_43
data	,	V_79
kona_peri_clk_disable	,	F_57
__clk_get_rate	,	F_61
"%s: error initializing pre-divider for %s\n"	,	L_15
status_bit	,	V_39
clk_num	,	V_85
gate_is_hw_controllable	,	F_32
selector_write	,	F_54
bcm_clk	,	V_76
u32	,	T_1
__ccu_write	,	F_16
__peri_clk_init	,	F_66
"%s: trigger failed for %s\n"	,	L_12
scaled_div_min	,	F_9
"%s: gating failure for %s\n"	,	L_8
ret	,	V_41
__gate_commit	,	F_30
which	,	V_83
offset	,	V_40
bitfield_replace	,	F_3
__ccu_wait_bit	,	F_25
__ccu_write_disable	,	F_24
kona_peri_clk_round_rate	,	F_60
ccu_unlock	,	F_20
spin_unlock_irqrestore	,	F_21
kona_peri_clk_is_enabled	,	F_58
"%s: access already enabled for %s\n"	,	L_1
spin_lock_irqsave	,	F_19
divider_write	,	F_46
success	,	V_46
"%s: invalid gate disable request (ignoring)\n"	,	L_3
name	,	V_29
ccu_data	,	V_21
fixed	,	V_18
__ccu_read	,	F_14
div_value	,	V_14
round_rate	,	F_48
clk_index	,	V_71
BILLION	,	V_17
clks	,	V_84
max_scaled_div	,	V_60
best_scaled_div	,	V_61
bcm_clk_sel	,	V_63
scaled_div_value	,	F_6
parent_index	,	F_49
scaled_div	,	V_19
frac_width	,	V_13
ENXIO	,	V_51
BUG_ON	,	F_8
U8_MAX	,	V_68
__is_clk_gate_enabled	,	F_27
"%s: error initializing gate for %s\n"	,	L_13
kona_clk	,	V_75
parent_rate	,	V_55
divider	,	F_12
rate	,	V_20
div_init	,	F_44
parent_count	,	V_67
scaled_div_build	,	F_7
divider_is_fixed	,	F_10
peri	,	V_77
divider_exists	,	F_45
bitfield_mask	,	F_1
scaled_parent_rate	,	V_56
reg_div	,	V_10
mask	,	V_5
bit_mask	,	V_34
trigger_exists	,	F_63
readl	,	F_15
en_bit	,	V_44
previous	,	V_53
writel	,	F_17
kona_peri_clk_enable	,	F_55
gate_is_sw_controllable	,	F_31
__sel_commit	,	F_52
pre_trig	,	V_81
u64	,	T_2
"pre-"	,	L_10
gate_is_no_disable	,	F_35
billionths	,	V_15
scaled_div_max	,	F_11
bcm_clk_trig	,	V_48
gate_init	,	F_36
is_clk_gate_enabled	,	F_29
do_div_round_closest	,	F_4
gate	,	V_38
clk_gate	,	F_40
base	,	V_24
divider_read_scaled	,	F_42
