Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: topdesign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topdesign.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topdesign"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : topdesign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\final.vhd" into library work
Parsing package <final>.
Parsing package body <final>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\SignExtend.vhd" into library work
Parsing entity <SignExtend>.
Parsing architecture <beh> of entity <signextend>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\segmentdecoder.vhd" into library work
Parsing entity <segmentdecoder>.
Parsing architecture <Behavioral> of entity <segmentdecoder>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <beh> of entity <registerfile>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\PCMUX.vhd" into library work
Parsing entity <PCMUX>.
Parsing architecture <Behavioral> of entity <pcmux>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\PC.vhd" into library work
Parsing entity <pc>.
Parsing architecture <beh> of entity <pc>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\MUX.vhd" into library work
Parsing entity <mux>.
Parsing architecture <beh> of entity <mux>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\InstructionMem.vhd" into library work
Parsing entity <InstructionMem>.
Parsing architecture <behavioral> of entity <instructionmem>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\DataMem.vhd" into library work
Parsing entity <DataMem>.
Parsing architecture <behavioral> of entity <datamem>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\Comparator.vhd" into library work
Parsing entity <Comparator>.
Parsing architecture <Behavioral> of entity <comparator>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\clock_divider.vhd" into library work
Parsing entity <clock_divider>.
Parsing architecture <Behavioral> of entity <clock_divider>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <beh> of entity <alu>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\rc5_segmentdriver.vhd" into library work
Parsing entity <rc5_segmentdriver>.
Parsing architecture <Behavioral> of entity <rc5_segmentdriver>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.
Parsing VHDL file "F:\FPGA\GUOYUANFPGA\topdesign.vhd" into library work
Parsing entity <topdesign>.
Parsing architecture <Behavioral> of entity <topdesign>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topdesign> (architecture <Behavioral>) from library <work>.

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <InstructionMem> (architecture <behavioral>) from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc> (architecture <beh>) from library <work>.
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\PC.vhd" Line 33: address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\PC.vhd" Line 34: s1 should be on the sensitivity list of the process

Elaborating entity <RegisterFile> (architecture <beh>) from library <work>.
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\RegisterFile.vhd" Line 74: ab should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\RegisterFile.vhd" Line 75: ab should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\RegisterFile.vhd" Line 104: key_in should be on the sensitivity list of the process

Elaborating entity <mux> (architecture <beh>) with generics from library <work>.

Elaborating entity <mux> (architecture <beh>) with generics from library <work>.

Elaborating entity <PCMUX> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:794 - "F:\FPGA\GUOYUANFPGA\PCMUX.vhd" Line 43: Statement might not cover all choices ; 'others' clause recommended

Elaborating entity <SignExtend> (architecture <beh>) from library <work>.

Elaborating entity <DataMem> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\DataMem.vhd" Line 94: ukey should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\DataMem.vhd" Line 95: ukey should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\DataMem.vhd" Line 96: ukey should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\DataMem.vhd" Line 97: ukey should be on the sensitivity list of the process

Elaborating entity <ALU> (architecture <beh>) from library <work>.

Elaborating entity <Comparator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <rc5_segmentdriver> (architecture <Behavioral>) from library <work>.

Elaborating entity <segmentdecoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "F:\FPGA\GUOYUANFPGA\segmentdecoder.vhd" Line 67. Case statement is complete. others clause is never selected

Elaborating entity <clock_divider> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\FPGA\GUOYUANFPGA\clock_divider.vhd" Line 49: enable should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topdesign>.
    Related source file is "F:\FPGA\GUOYUANFPGA\topdesign.vhd".
    Found 32-bit register for signal <c1>.
    Found 64-bit register for signal <AB>.
    Found 32-bit register for signal <timer1>.
    Found 2-bit register for signal <s2>.
    Found 32-bit register for signal <c2>.
    Found 128-bit register for signal <ukey>.
    Found 32-bit register for signal <timer2>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <data_clk>.
    Found 2-bit register for signal <s3>.
    Found 1-bit register for signal <singlecycle>.
    Found 32-bit register for signal <timer3>.
    Found 2-bit register for signal <s4>.
    Found 32-bit register for signal <c4>.
    Found 32-bit register for signal <changeAddress>.
    Found 32-bit register for signal <timer4>.
    Found 2-bit register for signal <s5>.
    Found 32-bit register for signal <c5>.
    Found 32-bit register for signal <changeInstruction>.
    Found 32-bit register for signal <timer5>.
    Found 2-bit register for signal <s1>.
    Found finite state machine <FSM_0> for signal <s2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State get is never reached in FSM <s3>.
    Found finite state machine <FSM_1> for signal <s3>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <s4>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <s5>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <s1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <c1[31]_GND_6_o_add_1_OUT> created at line 200.
    Found 32-bit adder for signal <timer1[31]_GND_6_o_add_127_OUT> created at line 206.
    Found 32-bit adder for signal <c2[31]_GND_6_o_add_142_OUT> created at line 225.
    Found 32-bit adder for signal <timer2[31]_GND_6_o_add_404_OUT> created at line 231.
    Found 32-bit adder for signal <count[31]_GND_6_o_add_419_OUT> created at line 246.
    Found 32-bit adder for signal <timer3[31]_GND_6_o_add_425_OUT> created at line 272.
    Found 32-bit adder for signal <c4[31]_GND_6_o_add_436_OUT> created at line 294.
    Found 32-bit adder for signal <timer4[31]_GND_6_o_add_446_OUT> created at line 300.
    Found 32-bit adder for signal <c5[31]_GND_6_o_add_461_OUT> created at line 319.
    Found 32-bit adder for signal <timer5[31]_GND_6_o_add_471_OUT> created at line 325.
    Found 7-bit subtractor for signal <c1[28]_GND_6_o_sub_5_OUT<6:0>> created at line 203.
    Found 8-bit subtractor for signal <c2[28]_GND_6_o_sub_146_OUT<7:0>> created at line 228.
    Found 6-bit subtractor for signal <c4[27]_GND_6_o_sub_440_OUT<5:0>> created at line 297.
    Found 6-bit subtractor for signal <c5[27]_GND_6_o_sub_465_OUT<5:0>> created at line 322.
    Found 32-bit 64-to-1 multiplexer for signal <LED_display> created at line 84.
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 578 D-type flip-flop(s).
	inferred  45 Multiplexer(s).
	inferred   5 Finite State Machine(s).
Unit <topdesign> synthesized.

Synthesizing Unit <main>.
    Related source file is "F:\FPGA\GUOYUANFPGA\main.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <InstructionMem>.
    Related source file is "F:\FPGA\GUOYUANFPGA\InstructionMem.vhd".
WARNING:Xst:647 - Input <ReadAddress<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ReadAddress<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <changeAddress<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <data_mem>, simulation mismatch.
    Found 300x32-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Summary:
	inferred   1 RAM(s).
Unit <InstructionMem> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "F:\FPGA\GUOYUANFPGA\Adder.vhd".
    Found 32-bit adder for signal <output> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <pc>.
    Related source file is "F:\FPGA\GUOYUANFPGA\PC.vhd".
    Found 1-bit register for signal <s1>.
    Found 1-bit register for signal <key_rdy>.
    Found 1-bit register for signal <data_rdy>.
    Found 32-bit register for signal <address>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "F:\FPGA\GUOYUANFPGA\RegisterFile.vhd".
    Found 32-bit register for signal <reg_mem<3>>.
    Found 32-bit register for signal <reg_mem<4>>.
    Found 32-bit register for signal <reg_mem<5>>.
    Found 32-bit register for signal <reg_mem<6>>.
    Found 32-bit register for signal <reg_mem<7>>.
    Found 32-bit register for signal <reg_mem<8>>.
    Found 32-bit register for signal <reg_mem<9>>.
    Found 32-bit register for signal <reg_mem<10>>.
    Found 32-bit register for signal <reg_mem<11>>.
    Found 32-bit register for signal <reg_mem<12>>.
    Found 32-bit register for signal <reg_mem<13>>.
    Found 32-bit register for signal <reg_mem<14>>.
    Found 32-bit register for signal <reg_mem<15>>.
    Found 32-bit register for signal <reg_mem<16>>.
    Found 32-bit register for signal <reg_mem<17>>.
    Found 32-bit register for signal <reg_mem<18>>.
    Found 32-bit register for signal <reg_mem<19>>.
    Found 32-bit register for signal <reg_mem<20>>.
    Found 32-bit register for signal <reg_mem<21>>.
    Found 32-bit register for signal <reg_mem<22>>.
    Found 32-bit register for signal <reg_mem<23>>.
    Found 32-bit register for signal <reg_mem<24>>.
    Found 32-bit register for signal <reg_mem<25>>.
    Found 32-bit register for signal <reg_mem<26>>.
    Found 32-bit register for signal <reg_mem<27>>.
    Found 32-bit register for signal <reg_mem<28>>.
    Found 32-bit register for signal <reg_mem<29>>.
    Found 32-bit register for signal <reg_mem<30>>.
    Found 32-bit register for signal <reg_mem<31>>.
    Found 32-bit register for signal <reg_mem<0>>.
    Found 1-bit register for signal <reg_mem_1<31>>.
    Found 1-bit register for signal <reg_mem_1<30>>.
    Found 1-bit register for signal <reg_mem_1<29>>.
    Found 1-bit register for signal <reg_mem_1<28>>.
    Found 1-bit register for signal <reg_mem_1<27>>.
    Found 1-bit register for signal <reg_mem_1<26>>.
    Found 1-bit register for signal <reg_mem_1<25>>.
    Found 1-bit register for signal <reg_mem_1<24>>.
    Found 1-bit register for signal <reg_mem_1<23>>.
    Found 1-bit register for signal <reg_mem_1<22>>.
    Found 1-bit register for signal <reg_mem_1<21>>.
    Found 1-bit register for signal <reg_mem_1<20>>.
    Found 1-bit register for signal <reg_mem_1<19>>.
    Found 1-bit register for signal <reg_mem_1<18>>.
    Found 1-bit register for signal <reg_mem_1<17>>.
    Found 1-bit register for signal <reg_mem_1<16>>.
    Found 1-bit register for signal <reg_mem_1<15>>.
    Found 1-bit register for signal <reg_mem_1<14>>.
    Found 1-bit register for signal <reg_mem_1<13>>.
    Found 1-bit register for signal <reg_mem_1<12>>.
    Found 1-bit register for signal <reg_mem_1<11>>.
    Found 1-bit register for signal <reg_mem_1<10>>.
    Found 1-bit register for signal <reg_mem_1<9>>.
    Found 1-bit register for signal <reg_mem_1<8>>.
    Found 1-bit register for signal <reg_mem_1<7>>.
    Found 1-bit register for signal <reg_mem_1<6>>.
    Found 1-bit register for signal <reg_mem_1<5>>.
    Found 1-bit register for signal <reg_mem_1<4>>.
    Found 1-bit register for signal <reg_mem_1<3>>.
    Found 1-bit register for signal <reg_mem_1<2>>.
    Found 1-bit register for signal <reg_mem_1<1>>.
    Found 1-bit register for signal <reg_mem_1<0>>.
    Found 1-bit register for signal <reg_mem_2<31>>.
    Found 1-bit register for signal <reg_mem_2<30>>.
    Found 1-bit register for signal <reg_mem_2<29>>.
    Found 1-bit register for signal <reg_mem_2<28>>.
    Found 1-bit register for signal <reg_mem_2<27>>.
    Found 1-bit register for signal <reg_mem_2<26>>.
    Found 1-bit register for signal <reg_mem_2<25>>.
    Found 1-bit register for signal <reg_mem_2<24>>.
    Found 1-bit register for signal <reg_mem_2<23>>.
    Found 1-bit register for signal <reg_mem_2<22>>.
    Found 1-bit register for signal <reg_mem_2<21>>.
    Found 1-bit register for signal <reg_mem_2<20>>.
    Found 1-bit register for signal <reg_mem_2<19>>.
    Found 1-bit register for signal <reg_mem_2<18>>.
    Found 1-bit register for signal <reg_mem_2<17>>.
    Found 1-bit register for signal <reg_mem_2<16>>.
    Found 1-bit register for signal <reg_mem_2<15>>.
    Found 1-bit register for signal <reg_mem_2<14>>.
    Found 1-bit register for signal <reg_mem_2<13>>.
    Found 1-bit register for signal <reg_mem_2<12>>.
    Found 1-bit register for signal <reg_mem_2<11>>.
    Found 1-bit register for signal <reg_mem_2<10>>.
    Found 1-bit register for signal <reg_mem_2<9>>.
    Found 1-bit register for signal <reg_mem_2<8>>.
    Found 1-bit register for signal <reg_mem_2<7>>.
    Found 1-bit register for signal <reg_mem_2<6>>.
    Found 1-bit register for signal <reg_mem_2<5>>.
    Found 1-bit register for signal <reg_mem_2<4>>.
    Found 1-bit register for signal <reg_mem_2<3>>.
    Found 1-bit register for signal <reg_mem_2<2>>.
    Found 1-bit register for signal <reg_mem_2<1>>.
    Found 1-bit register for signal <reg_mem_2<0>>.
    Found 32-bit 32-to-1 multiplexer for signal <RdData1> created at line 68.
    Found 32-bit 32-to-1 multiplexer for signal <RdData2> created at line 69.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  70 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <mux_1>.
    Related source file is "F:\FPGA\GUOYUANFPGA\MUX.vhd".
        n = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_1> synthesized.

Synthesizing Unit <mux_2>.
    Related source file is "F:\FPGA\GUOYUANFPGA\MUX.vhd".
        n = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2> synthesized.

Synthesizing Unit <PCMUX>.
    Related source file is "F:\FPGA\GUOYUANFPGA\PCMUX.vhd".
    Found 32-bit 3-to-1 multiplexer for signal <NextAddress> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <PCMUX> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "F:\FPGA\GUOYUANFPGA\SignExtend.vhd".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

Synthesizing Unit <DataMem>.
    Related source file is "F:\FPGA\GUOYUANFPGA\DataMem.vhd".
WARNING:Xst:647 - Input <address<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <data_mem<1>>.
    Found 32-bit register for signal <data_mem<2>>.
    Found 32-bit register for signal <data_mem<3>>.
    Found 32-bit register for signal <data_mem<4>>.
    Found 32-bit register for signal <data_mem<5>>.
    Found 32-bit register for signal <data_mem<6>>.
    Found 32-bit register for signal <data_mem<7>>.
    Found 32-bit register for signal <data_mem<8>>.
    Found 32-bit register for signal <data_mem<9>>.
    Found 32-bit register for signal <data_mem<10>>.
    Found 32-bit register for signal <data_mem<11>>.
    Found 32-bit register for signal <data_mem<12>>.
    Found 32-bit register for signal <data_mem<13>>.
    Found 32-bit register for signal <data_mem<14>>.
    Found 32-bit register for signal <data_mem<15>>.
    Found 32-bit register for signal <data_mem<16>>.
    Found 32-bit register for signal <data_mem<17>>.
    Found 32-bit register for signal <data_mem<18>>.
    Found 32-bit register for signal <data_mem<19>>.
    Found 32-bit register for signal <data_mem<20>>.
    Found 32-bit register for signal <data_mem<21>>.
    Found 32-bit register for signal <data_mem<22>>.
    Found 32-bit register for signal <data_mem<23>>.
    Found 32-bit register for signal <data_mem<24>>.
    Found 32-bit register for signal <data_mem<25>>.
    Found 32-bit register for signal <data_mem<30>>.
    Found 32-bit register for signal <data_mem<31>>.
    Found 32-bit register for signal <data_mem<0>>.
    Found 1-bit register for signal <data_mem_26<31>>.
    Found 1-bit register for signal <data_mem_26<30>>.
    Found 1-bit register for signal <data_mem_26<29>>.
    Found 1-bit register for signal <data_mem_26<28>>.
    Found 1-bit register for signal <data_mem_26<27>>.
    Found 1-bit register for signal <data_mem_26<26>>.
    Found 1-bit register for signal <data_mem_26<25>>.
    Found 1-bit register for signal <data_mem_26<24>>.
    Found 1-bit register for signal <data_mem_26<23>>.
    Found 1-bit register for signal <data_mem_26<22>>.
    Found 1-bit register for signal <data_mem_26<21>>.
    Found 1-bit register for signal <data_mem_26<20>>.
    Found 1-bit register for signal <data_mem_26<19>>.
    Found 1-bit register for signal <data_mem_26<18>>.
    Found 1-bit register for signal <data_mem_26<17>>.
    Found 1-bit register for signal <data_mem_26<16>>.
    Found 1-bit register for signal <data_mem_26<15>>.
    Found 1-bit register for signal <data_mem_26<14>>.
    Found 1-bit register for signal <data_mem_26<13>>.
    Found 1-bit register for signal <data_mem_26<12>>.
    Found 1-bit register for signal <data_mem_26<11>>.
    Found 1-bit register for signal <data_mem_26<10>>.
    Found 1-bit register for signal <data_mem_26<9>>.
    Found 1-bit register for signal <data_mem_26<8>>.
    Found 1-bit register for signal <data_mem_26<7>>.
    Found 1-bit register for signal <data_mem_26<6>>.
    Found 1-bit register for signal <data_mem_26<5>>.
    Found 1-bit register for signal <data_mem_26<4>>.
    Found 1-bit register for signal <data_mem_26<3>>.
    Found 1-bit register for signal <data_mem_26<2>>.
    Found 1-bit register for signal <data_mem_26<1>>.
    Found 1-bit register for signal <data_mem_26<0>>.
    Found 1-bit register for signal <data_mem_27<31>>.
    Found 1-bit register for signal <data_mem_27<30>>.
    Found 1-bit register for signal <data_mem_27<29>>.
    Found 1-bit register for signal <data_mem_27<28>>.
    Found 1-bit register for signal <data_mem_27<27>>.
    Found 1-bit register for signal <data_mem_27<26>>.
    Found 1-bit register for signal <data_mem_27<25>>.
    Found 1-bit register for signal <data_mem_27<24>>.
    Found 1-bit register for signal <data_mem_27<23>>.
    Found 1-bit register for signal <data_mem_27<22>>.
    Found 1-bit register for signal <data_mem_27<21>>.
    Found 1-bit register for signal <data_mem_27<20>>.
    Found 1-bit register for signal <data_mem_27<19>>.
    Found 1-bit register for signal <data_mem_27<18>>.
    Found 1-bit register for signal <data_mem_27<17>>.
    Found 1-bit register for signal <data_mem_27<16>>.
    Found 1-bit register for signal <data_mem_27<15>>.
    Found 1-bit register for signal <data_mem_27<14>>.
    Found 1-bit register for signal <data_mem_27<13>>.
    Found 1-bit register for signal <data_mem_27<12>>.
    Found 1-bit register for signal <data_mem_27<11>>.
    Found 1-bit register for signal <data_mem_27<10>>.
    Found 1-bit register for signal <data_mem_27<9>>.
    Found 1-bit register for signal <data_mem_27<8>>.
    Found 1-bit register for signal <data_mem_27<7>>.
    Found 1-bit register for signal <data_mem_27<6>>.
    Found 1-bit register for signal <data_mem_27<5>>.
    Found 1-bit register for signal <data_mem_27<4>>.
    Found 1-bit register for signal <data_mem_27<3>>.
    Found 1-bit register for signal <data_mem_27<2>>.
    Found 1-bit register for signal <data_mem_27<1>>.
    Found 1-bit register for signal <data_mem_27<0>>.
    Found 1-bit register for signal <data_mem_28<31>>.
    Found 1-bit register for signal <data_mem_28<30>>.
    Found 1-bit register for signal <data_mem_28<29>>.
    Found 1-bit register for signal <data_mem_28<28>>.
    Found 1-bit register for signal <data_mem_28<27>>.
    Found 1-bit register for signal <data_mem_28<26>>.
    Found 1-bit register for signal <data_mem_28<25>>.
    Found 1-bit register for signal <data_mem_28<24>>.
    Found 1-bit register for signal <data_mem_28<23>>.
    Found 1-bit register for signal <data_mem_28<22>>.
    Found 1-bit register for signal <data_mem_28<21>>.
    Found 1-bit register for signal <data_mem_28<20>>.
    Found 1-bit register for signal <data_mem_28<19>>.
    Found 1-bit register for signal <data_mem_28<18>>.
    Found 1-bit register for signal <data_mem_28<17>>.
    Found 1-bit register for signal <data_mem_28<16>>.
    Found 1-bit register for signal <data_mem_28<15>>.
    Found 1-bit register for signal <data_mem_28<14>>.
    Found 1-bit register for signal <data_mem_28<13>>.
    Found 1-bit register for signal <data_mem_28<12>>.
    Found 1-bit register for signal <data_mem_28<11>>.
    Found 1-bit register for signal <data_mem_28<10>>.
    Found 1-bit register for signal <data_mem_28<9>>.
    Found 1-bit register for signal <data_mem_28<8>>.
    Found 1-bit register for signal <data_mem_28<7>>.
    Found 1-bit register for signal <data_mem_28<6>>.
    Found 1-bit register for signal <data_mem_28<5>>.
    Found 1-bit register for signal <data_mem_28<4>>.
    Found 1-bit register for signal <data_mem_28<3>>.
    Found 1-bit register for signal <data_mem_28<2>>.
    Found 1-bit register for signal <data_mem_28<1>>.
    Found 1-bit register for signal <data_mem_28<0>>.
    Found 1-bit register for signal <data_mem_29<31>>.
    Found 1-bit register for signal <data_mem_29<30>>.
    Found 1-bit register for signal <data_mem_29<29>>.
    Found 1-bit register for signal <data_mem_29<28>>.
    Found 1-bit register for signal <data_mem_29<27>>.
    Found 1-bit register for signal <data_mem_29<26>>.
    Found 1-bit register for signal <data_mem_29<25>>.
    Found 1-bit register for signal <data_mem_29<24>>.
    Found 1-bit register for signal <data_mem_29<23>>.
    Found 1-bit register for signal <data_mem_29<22>>.
    Found 1-bit register for signal <data_mem_29<21>>.
    Found 1-bit register for signal <data_mem_29<20>>.
    Found 1-bit register for signal <data_mem_29<19>>.
    Found 1-bit register for signal <data_mem_29<18>>.
    Found 1-bit register for signal <data_mem_29<17>>.
    Found 1-bit register for signal <data_mem_29<16>>.
    Found 1-bit register for signal <data_mem_29<15>>.
    Found 1-bit register for signal <data_mem_29<14>>.
    Found 1-bit register for signal <data_mem_29<13>>.
    Found 1-bit register for signal <data_mem_29<12>>.
    Found 1-bit register for signal <data_mem_29<11>>.
    Found 1-bit register for signal <data_mem_29<10>>.
    Found 1-bit register for signal <data_mem_29<9>>.
    Found 1-bit register for signal <data_mem_29<8>>.
    Found 1-bit register for signal <data_mem_29<7>>.
    Found 1-bit register for signal <data_mem_29<6>>.
    Found 1-bit register for signal <data_mem_29<5>>.
    Found 1-bit register for signal <data_mem_29<4>>.
    Found 1-bit register for signal <data_mem_29<3>>.
    Found 1-bit register for signal <data_mem_29<2>>.
    Found 1-bit register for signal <data_mem_29<1>>.
    Found 1-bit register for signal <data_mem_29<0>>.
    Found 32-bit 32-to-1 multiplexer for signal <address[4]_data_mem[31][31]_wide_mux_0_OUT> created at line 62.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <DataMem> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "F:\FPGA\GUOYUANFPGA\ALU.vhd".
    Found 32-bit adder for signal <Oprand1[31]_Oprand2[31]_add_19_OUT> created at line 96.
    Found 32-bit subtractor for signal <GND_51_o_GND_51_o_sub_18_OUT<31:0>> created at line 97.
    Found 32-bit 32-to-1 multiplexer for signal <LeftRotate> created at line 28.
    Found 32-bit 32-to-1 multiplexer for signal <RightRotate> created at line 62.
    Found 32-bit 8-to-1 multiplexer for signal <ALUResult> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Comparator>.
    Related source file is "F:\FPGA\GUOYUANFPGA\Comparator.vhd".
    Found 32-bit comparator greater for signal <comp1[31]_comp2[31]_LessThan_2_o> created at line 44
    Found 32-bit comparator equal for signal <comp1[31]_comp2[31]_equal_4_o> created at line 45
    Summary:
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Comparator> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "F:\FPGA\GUOYUANFPGA\Decoder.vhd".
WARNING:Xst:647 - Input <instruction<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x1-bit Read Only RAM for signal <Itype>
    Summary:
	inferred   1 RAM(s).
	inferred  13 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <rc5_segmentdriver>.
    Related source file is "F:\FPGA\GUOYUANFPGA\rc5_segmentdriver.vhd".
    Found 1-bit register for signal <selectA>.
    Found 1-bit register for signal <selectB>.
    Found 1-bit register for signal <selectC>.
    Found 1-bit register for signal <selectD>.
    Found 1-bit register for signal <selectE>.
    Found 1-bit register for signal <selectF>.
    Found 1-bit register for signal <selectG>.
    Found 1-bit register for signal <selectH>.
    Found 3-bit register for signal <display_selection>.
    Found 4-bit register for signal <temporary_data>.
    Found 3-bit adder for signal <display_selection[2]_GND_54_o_add_7_OUT> created at line 177.
    Found 8x8-bit Read Only RAM for signal <_n0046>
    Found 4-bit 8-to-1 multiplexer for signal <display_selection[2]_displayH[3]_wide_mux_8_OUT> created at line 86.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <rc5_segmentdriver> synthesized.

Synthesizing Unit <segmentdecoder>.
    Related source file is "F:\FPGA\GUOYUANFPGA\segmentdecoder.vhd".
    Summary:
	no macro.
Unit <segmentdecoder> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "F:\FPGA\GUOYUANFPGA\clock_divider.vhd".
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_count[15]_mux_1_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 300x32-bit dual-port RAM                              : 1
 64x1-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 12
 32-bit addsub                                         : 1
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 274
 1-bit register                                        : 197
 128-bit register                                      : 1
 16-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 71
 4-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 160
 1-bit 2-to-1 multiplexer                              : 99
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 5
 32-bit 64-to-1 multiplexer                            : 1
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Itype> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instruction>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Itype>         |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionMem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 32-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <changecommit>  | high     |
    |     addrA          | connected to signal <changeAddress> |          |
    |     diA            | connected to signal <changeInstruction> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 32-bit                   |          |
    |     addrB          | connected to signal <ReadAddress>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InstructionMem> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <rc5_segmentdriver>.
The following registers are absorbed into counter <display_selection>: 1 register on signal <display_selection>.
INFO:Xst:3231 - The small RAM <Mram__n0046> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display_selection> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rc5_segmentdriver> synthesized (advanced).

Synthesizing (advanced) Unit <topdesign>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <c1>: 1 register on signal <c1>.
The following registers are absorbed into counter <timer1>: 1 register on signal <timer1>.
The following registers are absorbed into counter <c2>: 1 register on signal <c2>.
The following registers are absorbed into counter <timer3>: 1 register on signal <timer3>.
The following registers are absorbed into counter <timer2>: 1 register on signal <timer2>.
The following registers are absorbed into counter <c4>: 1 register on signal <c4>.
The following registers are absorbed into counter <timer4>: 1 register on signal <timer4>.
The following registers are absorbed into counter <c5>: 1 register on signal <c5>.
The following registers are absorbed into counter <timer5>: 1 register on signal <timer5>.
Unit <topdesign> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 300x32-bit dual-port distributed RAM                  : 1
 64x1-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Counters                                             : 12
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 10
# Registers                                            : 2353
 Flip-Flops                                            : 2353
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 181
 1-bit 2-to-1 multiplexer                              : 98
 1-bit 32-to-1 multiplexer                             : 32
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 29
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 4
 32-bit 64-to-1 multiplexer                            : 1
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 delay | 01
 get   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <s3[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0
 delay | 1
 get   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <s4[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 delay | 01
 get   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <s5[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 delay | 01
 get   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <s1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 delay | 01
 get   | 10
-------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    reg_mem_2_0 in unit <RegisterFile>
    reg_mem_1_0 in unit <RegisterFile>
    reg_mem_2_1 in unit <RegisterFile>
    reg_mem_2_2 in unit <RegisterFile>
    reg_mem_2_3 in unit <RegisterFile>
    reg_mem_2_4 in unit <RegisterFile>
    reg_mem_2_6 in unit <RegisterFile>
    reg_mem_2_7 in unit <RegisterFile>
    reg_mem_2_5 in unit <RegisterFile>
    reg_mem_2_9 in unit <RegisterFile>
    reg_mem_2_10 in unit <RegisterFile>
    reg_mem_2_8 in unit <RegisterFile>
    reg_mem_2_12 in unit <RegisterFile>
    reg_mem_2_13 in unit <RegisterFile>
    reg_mem_2_11 in unit <RegisterFile>
    reg_mem_2_14 in unit <RegisterFile>
    reg_mem_2_15 in unit <RegisterFile>
    reg_mem_2_17 in unit <RegisterFile>
    reg_mem_2_18 in unit <RegisterFile>
    reg_mem_2_16 in unit <RegisterFile>
    reg_mem_2_19 in unit <RegisterFile>
    reg_mem_2_20 in unit <RegisterFile>
    reg_mem_2_22 in unit <RegisterFile>
    reg_mem_2_23 in unit <RegisterFile>
    reg_mem_2_21 in unit <RegisterFile>
    reg_mem_2_24 in unit <RegisterFile>
    reg_mem_2_25 in unit <RegisterFile>
    reg_mem_2_27 in unit <RegisterFile>
    reg_mem_2_28 in unit <RegisterFile>
    reg_mem_2_26 in unit <RegisterFile>
    reg_mem_2_29 in unit <RegisterFile>
    reg_mem_2_30 in unit <RegisterFile>
    reg_mem_1_1 in unit <RegisterFile>
    reg_mem_2_31 in unit <RegisterFile>
    reg_mem_1_2 in unit <RegisterFile>
    reg_mem_1_3 in unit <RegisterFile>
    reg_mem_1_5 in unit <RegisterFile>
    reg_mem_1_6 in unit <RegisterFile>
    reg_mem_1_4 in unit <RegisterFile>
    reg_mem_1_7 in unit <RegisterFile>
    reg_mem_1_8 in unit <RegisterFile>
    reg_mem_1_10 in unit <RegisterFile>
    reg_mem_1_11 in unit <RegisterFile>
    reg_mem_1_9 in unit <RegisterFile>
    reg_mem_1_12 in unit <RegisterFile>
    reg_mem_1_13 in unit <RegisterFile>
    reg_mem_1_15 in unit <RegisterFile>
    reg_mem_1_16 in unit <RegisterFile>
    reg_mem_1_14 in unit <RegisterFile>
    reg_mem_1_18 in unit <RegisterFile>
    reg_mem_1_19 in unit <RegisterFile>
    reg_mem_1_17 in unit <RegisterFile>
    reg_mem_1_21 in unit <RegisterFile>
    reg_mem_1_22 in unit <RegisterFile>
    reg_mem_1_20 in unit <RegisterFile>
    reg_mem_1_23 in unit <RegisterFile>
    reg_mem_1_24 in unit <RegisterFile>
    reg_mem_1_26 in unit <RegisterFile>
    reg_mem_1_27 in unit <RegisterFile>
    reg_mem_1_25 in unit <RegisterFile>
    reg_mem_1_28 in unit <RegisterFile>
    reg_mem_1_29 in unit <RegisterFile>
    reg_mem_1_31 in unit <RegisterFile>
    reg_mem_1_30 in unit <RegisterFile>
    data_mem_29_0 in unit <DataMem>
    data_mem_28_0 in unit <DataMem>
    data_mem_27_0 in unit <DataMem>
    data_mem_26_0 in unit <DataMem>
    data_mem_29_2 in unit <DataMem>
    data_mem_29_3 in unit <DataMem>
    data_mem_29_1 in unit <DataMem>
    data_mem_29_4 in unit <DataMem>
    data_mem_29_5 in unit <DataMem>
    data_mem_29_7 in unit <DataMem>
    data_mem_29_8 in unit <DataMem>
    data_mem_29_6 in unit <DataMem>
    data_mem_29_9 in unit <DataMem>
    data_mem_29_10 in unit <DataMem>
    data_mem_29_12 in unit <DataMem>
    data_mem_29_13 in unit <DataMem>
    data_mem_29_11 in unit <DataMem>
    data_mem_29_14 in unit <DataMem>
    data_mem_29_15 in unit <DataMem>
    data_mem_29_17 in unit <DataMem>
    data_mem_29_18 in unit <DataMem>
    data_mem_29_16 in unit <DataMem>
    data_mem_29_19 in unit <DataMem>
    data_mem_29_20 in unit <DataMem>
    data_mem_29_22 in unit <DataMem>
    data_mem_29_23 in unit <DataMem>
    data_mem_29_21 in unit <DataMem>
    data_mem_29_24 in unit <DataMem>
    data_mem_29_25 in unit <DataMem>
    data_mem_29_27 in unit <DataMem>
    data_mem_29_28 in unit <DataMem>
    data_mem_29_26 in unit <DataMem>
    data_mem_29_29 in unit <DataMem>
    data_mem_29_30 in unit <DataMem>
    data_mem_28_1 in unit <DataMem>
    data_mem_29_31 in unit <DataMem>
    data_mem_28_3 in unit <DataMem>
    data_mem_28_4 in unit <DataMem>
    data_mem_28_2 in unit <DataMem>
    data_mem_28_6 in unit <DataMem>
    data_mem_28_7 in unit <DataMem>
    data_mem_28_5 in unit <DataMem>
    data_mem_28_8 in unit <DataMem>
    data_mem_28_9 in unit <DataMem>
    data_mem_28_11 in unit <DataMem>
    data_mem_28_12 in unit <DataMem>
    data_mem_28_10 in unit <DataMem>
    data_mem_28_13 in unit <DataMem>
    data_mem_28_14 in unit <DataMem>
    data_mem_28_16 in unit <DataMem>
    data_mem_28_17 in unit <DataMem>
    data_mem_28_15 in unit <DataMem>
    data_mem_28_18 in unit <DataMem>
    data_mem_28_19 in unit <DataMem>
    data_mem_28_21 in unit <DataMem>
    data_mem_28_22 in unit <DataMem>
    data_mem_28_20 in unit <DataMem>
    data_mem_28_24 in unit <DataMem>
    data_mem_28_25 in unit <DataMem>
    data_mem_28_23 in unit <DataMem>
    data_mem_28_27 in unit <DataMem>
    data_mem_28_28 in unit <DataMem>
    data_mem_28_26 in unit <DataMem>
    data_mem_28_29 in unit <DataMem>
    data_mem_28_30 in unit <DataMem>
    data_mem_27_1 in unit <DataMem>
    data_mem_28_31 in unit <DataMem>
    data_mem_27_2 in unit <DataMem>
    data_mem_27_3 in unit <DataMem>
    data_mem_27_5 in unit <DataMem>
    data_mem_27_6 in unit <DataMem>
    data_mem_27_4 in unit <DataMem>
    data_mem_27_7 in unit <DataMem>
    data_mem_27_8 in unit <DataMem>
    data_mem_27_10 in unit <DataMem>
    data_mem_27_11 in unit <DataMem>
    data_mem_27_9 in unit <DataMem>
    data_mem_27_13 in unit <DataMem>
    data_mem_27_14 in unit <DataMem>
    data_mem_27_12 in unit <DataMem>
    data_mem_27_16 in unit <DataMem>
    data_mem_27_17 in unit <DataMem>
    data_mem_27_15 in unit <DataMem>
    data_mem_27_18 in unit <DataMem>
    data_mem_27_19 in unit <DataMem>
    data_mem_27_21 in unit <DataMem>
    data_mem_27_22 in unit <DataMem>
    data_mem_27_20 in unit <DataMem>
    data_mem_27_23 in unit <DataMem>
    data_mem_27_24 in unit <DataMem>
    data_mem_27_26 in unit <DataMem>
    data_mem_27_27 in unit <DataMem>
    data_mem_27_25 in unit <DataMem>
    data_mem_27_28 in unit <DataMem>
    data_mem_27_29 in unit <DataMem>
    data_mem_27_31 in unit <DataMem>
    data_mem_27_30 in unit <DataMem>
    data_mem_26_1 in unit <DataMem>
    data_mem_26_2 in unit <DataMem>
    data_mem_26_4 in unit <DataMem>
    data_mem_26_5 in unit <DataMem>
    data_mem_26_3 in unit <DataMem>
    data_mem_26_6 in unit <DataMem>
    data_mem_26_7 in unit <DataMem>
    data_mem_26_9 in unit <DataMem>
    data_mem_26_10 in unit <DataMem>
    data_mem_26_8 in unit <DataMem>
    data_mem_26_11 in unit <DataMem>
    data_mem_26_12 in unit <DataMem>
    data_mem_26_14 in unit <DataMem>
    data_mem_26_15 in unit <DataMem>
    data_mem_26_13 in unit <DataMem>
    data_mem_26_16 in unit <DataMem>
    data_mem_26_17 in unit <DataMem>
    data_mem_26_19 in unit <DataMem>
    data_mem_26_20 in unit <DataMem>
    data_mem_26_18 in unit <DataMem>
    data_mem_26_22 in unit <DataMem>
    data_mem_26_23 in unit <DataMem>
    data_mem_26_21 in unit <DataMem>
    data_mem_26_25 in unit <DataMem>
    data_mem_26_26 in unit <DataMem>
    data_mem_26_24 in unit <DataMem>
    data_mem_26_27 in unit <DataMem>
    data_mem_26_28 in unit <DataMem>
    data_mem_26_30 in unit <DataMem>
    data_mem_26_31 in unit <DataMem>
    data_mem_26_29 in unit <DataMem>


Optimizing unit <topdesign> ...

Optimizing unit <rc5_segmentdriver> ...

Optimizing unit <main> ...

Optimizing unit <DataMem> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <pc> ...

Optimizing unit <ALU> ...

Optimizing unit <Comparator> ...

Optimizing unit <Decoder> ...
WARNING:Xst:2677 - Node <changeAddress_9> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_10> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_11> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_12> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_13> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_14> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_15> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_16> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_17> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_18> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_19> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_20> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_21> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_22> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_23> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_24> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_25> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_26> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_27> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_28> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_29> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_30> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:2677 - Node <changeAddress_31> of sequential type is unconnected in block <topdesign>.
WARNING:Xst:1293 - FF/Latch <rc5totalDesign/PC1/address_1> has a constant value of 0 in block <topdesign>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rc5totalDesign/PC1/address_0> has a constant value of 0 in block <topdesign>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topdesign, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2868
 Flip-Flops                                            : 2868

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topdesign.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6937
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 229
#      LUT2                        : 438
#      LUT3                        : 1350
#      LUT4                        : 206
#      LUT5                        : 570
#      LUT6                        : 2808
#      MUXCY                       : 441
#      MUXF7                       : 452
#      VCC                         : 1
#      XORCY                       : 428
# FlipFlops/Latches                : 3060
#      FD                          : 40
#      FDC                         : 192
#      FDCE                        : 1441
#      FDE                         : 522
#      FDP                         : 192
#      FDPE                        : 415
#      FDR                         : 36
#      FDRE                        : 30
#      LDC                         : 192
# RAMS                             : 60
#      RAM64M                      : 50
#      RAM64X1D                    : 10
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 39
#      IBUF                        : 22
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3060  out of  126800     2%  
 Number of Slice LUTs:                 5834  out of  63400     9%  
    Number used as Logic:              5614  out of  63400     8%  
    Number used as Memory:              220  out of  19000     1%  
       Number used as RAM:              220

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6665
   Number with an unused Flip Flop:    3605  out of   6665    54%  
   Number with an unused LUT:           831  out of   6665    12%  
   Number of fully used LUT-FF pairs:  2229  out of   6665    33%  
   Number of unique control sets:       647

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    210    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                                     | Clock buffer(FF name)                                 | Load  |
-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
clk                                                                                                              | IBUF+BUFG                                             | 580   |
rc5_segment/uut1/count_15                                                                                        | NONE(rc5_segment/display_selection_2)                 | 15    |
clock(Mmux_clock11:O)                                                                                            | BUFG(*)(rc5totalDesign/InsMem/Mram_data_mem551)       | 2333  |
rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o(rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_0_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o(rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_0_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o(rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_0_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o(rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_0_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o(rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_2_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o(rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_3_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o(rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_1_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o(rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_4_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o(rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_5_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o(rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_7_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o(rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_8_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o(rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_6_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o(rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_9_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o(rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_10_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o(rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_12_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o(rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_13_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o(rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_11_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o(rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_14_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o(rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_15_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o(rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_17_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o(rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_18_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o(rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_16_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o(rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_19_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o(rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_20_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o(rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_22_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o(rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_23_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o(rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_21_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o(rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_24_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o(rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_25_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o(rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_27_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o(rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_28_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o(rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_26_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o(rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_29_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o(rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_30_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o(rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_1_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o(rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o1:O)        | NONE(*)(rc5totalDesign/DataMem1/data_mem_29_31_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o(rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_3_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o(rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_4_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o(rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_2_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o(rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_6_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o(rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_7_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o(rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_5_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o(rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_8_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o(rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_9_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o(rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_11_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o(rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_12_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o(rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_10_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o(rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_13_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o(rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_14_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o(rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_16_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o(rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_17_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o(rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_15_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o(rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_18_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o(rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_19_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o(rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_21_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o(rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_22_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o(rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_20_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o(rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_24_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o(rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_25_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o(rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_23_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o(rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_27_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o(rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_28_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o(rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_26_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o(rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_29_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o(rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_30_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o(rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_1_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o(rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_28_31_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o(rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_2_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o(rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_3_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o(rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_5_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o(rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_6_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o(rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_4_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o(rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_7_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o(rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_8_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o(rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_10_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o(rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_11_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o(rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_9_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o(rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_13_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o(rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_14_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o(rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_12_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o(rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_16_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o(rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_17_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o(rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_15_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o(rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_18_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o(rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_19_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o(rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_21_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o(rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_22_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o(rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_20_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o(rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_23_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o(rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_24_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o(rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_26_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o(rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_27_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o(rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_25_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o(rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_28_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o(rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_29_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o(rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_31_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o(rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_27_30_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o(rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_1_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o(rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_2_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o(rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_4_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o(rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_5_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o(rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_3_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o(rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_6_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o(rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_7_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o(rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_9_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o(rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_10_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o(rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o1:O)            | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_8_LDC)    | 1     |
rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o(rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_11_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o(rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_12_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o(rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_14_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o(rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_15_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o(rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_13_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o(rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_16_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o(rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_17_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o(rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_19_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o(rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_20_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o(rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_18_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o(rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_22_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o(rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_23_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o(rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_21_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o(rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_25_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o(rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_26_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o(rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_24_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o(rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_27_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o(rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_28_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o(rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_30_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o(rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_31_LDC)   | 1     |
rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o(rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o1:O)          | NONE(*)(rc5totalDesign/DataMem1/data_mem_26_29_LDC)   | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_0_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_0_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_1_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_2_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_3_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_4_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_6_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_7_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_5_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_9_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_10_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_8_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_12_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_13_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_11_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_14_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_15_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_17_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_18_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_16_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_19_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_20_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_22_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_23_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_21_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_24_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_25_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_27_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_28_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_26_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_29_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_30_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_1_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_2_31_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_2_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_3_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_5_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_6_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_4_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_7_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_8_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_10_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_11_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_9_LDC) | 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_12_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_13_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_15_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_16_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_14_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_18_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_19_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_17_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_21_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_22_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_20_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_23_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_24_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_26_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_27_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_25_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_28_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_29_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_31_LDC)| 1     |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o(rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o1:O)| NONE(*)(rc5totalDesign/RegisterFile1/reg_mem_1_30_LDC)| 1     |
-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 193 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.633ns (Maximum Frequency: 115.832MHz)
   Minimum input arrival time before clock: 3.218ns
   Maximum output required time after clock: 1.322ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.157ns (frequency: 316.708MHz)
  Total number of paths / destination ports: 25857 / 1135
-------------------------------------------------------------------------
Delay:               3.157ns (Levels of Logic = 3)
  Source:            count_22 (FF)
  Destination:       data_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_22 to data_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.697  count_22 (count_22)
     LUT6:I0->O            1   0.097   0.693  GND_6_o_count[31]_equal_421_o<31>1 (GND_6_o_count[31]_equal_421_o<31>)
     LUT6:I0->O           34   0.097   0.486  GND_6_o_count[31]_equal_421_o<31>7 (GND_6_o_count[31]_equal_421_o)
     LUT2:I0->O            1   0.097   0.279  _n05491 (_n0549)
     FDR:R                     0.349          data_clk
    ----------------------------------------
    Total                      3.157ns (1.001ns logic, 2.156ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rc5_segment/uut1/count_15'
  Clock period: 1.517ns (frequency: 659.326MHz)
  Total number of paths / destination ports: 50 / 15
-------------------------------------------------------------------------
Delay:               1.517ns (Levels of Logic = 2)
  Source:            rc5_segment/display_selection_1 (FF)
  Destination:       rc5_segment/temporary_data_3 (FF)
  Source Clock:      rc5_segment/uut1/count_15 rising
  Destination Clock: rc5_segment/uut1/count_15 rising

  Data Path: rc5_segment/display_selection_1 to rc5_segment/temporary_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.361   0.772  rc5_segment/display_selection_1 (rc5_segment/display_selection_1)
     LUT6:I0->O            1   0.097   0.000  rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_3 (rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_3)
     MUXF7:I1->O           1   0.279   0.000  rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_2_f7 (rc5_segment/display_selection[2]_displayH[3]_wide_mux_8_OUT<0>)
     FD:D                      0.008          rc5_segment/temporary_data_0
    ----------------------------------------
    Total                      1.517ns (0.745ns logic, 0.772ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.633ns (frequency: 115.832MHz)
  Total number of paths / destination ports: 1210662176 / 4252
-------------------------------------------------------------------------
Delay:               8.633ns (Levels of Logic = 13)
  Source:            rc5totalDesign/InsMem/Mram_data_mem22 (RAM)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_0_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: rc5totalDesign/InsMem/Mram_data_mem22 to rc5totalDesign/RegisterFile1/reg_mem_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM64M:WCLK->DOC      1   1.369   0.556  rc5totalDesign/InsMem/Mram_data_mem22 (rc5totalDesign/N138)
     LUT6:I2->O          182   0.097   0.823  rc5totalDesign/inst_LPM_MUX1171 (rc5totalDesign/inst_LPM_MUX117)
     LUT6:I0->O            1   0.097   0.000  rc5totalDesign/RegisterFile1/Mmux_RdData2_834_F (N3139)
     MUXF7:I0->O           1   0.277   0.556  rc5totalDesign/RegisterFile1/Mmux_RdData2_834 (rc5totalDesign/RegisterFile1/Mmux_RdData2_834)
     LUT6:I2->O            1   0.097   0.000  rc5totalDesign/RegisterFile1/Mmux_RdData2_2_f7_10_G (N2688)
     MUXF7:I1->O          36   0.279   0.403  rc5totalDesign/RegisterFile1/Mmux_RdData2_2_f7_10 (rc5totalDesign/RdData2<1>)
     LUT5:I4->O           96   0.097   0.496  rc5totalDesign/Oprand2Mux/Mmux_z121 (rc5totalDesign/Oprand2<1>)
     LUT6:I4->O            2   0.097   0.383  rc5totalDesign/ALU1/Oprand2<1>911 (rc5totalDesign/ALU1/Oprand2<1>_mmx_out171)
     LUT5:I3->O            2   0.097   0.561  rc5totalDesign/ALU1/Oprand2<2>1611 (rc5totalDesign/ALU1/Oprand2<2>_mmx_out231)
     LUT6:I2->O            2   0.097   0.383  rc5totalDesign/ALU1/Mmux_ALUResult71121 (rc5totalDesign/ALU1/Mmux_ALUResult7112)
     LUT5:I3->O          293   0.097   0.526  rc5totalDesign/ALU1/Mmux_ALUResult713 (rc5totalDesign/ALUResult<0>)
     LUT6:I4->O            1   0.097   0.556  rc5totalDesign/DataMem1/mux31_92 (rc5totalDesign/DataMem1/mux31_92)
     LUT6:I2->O            3   0.097   0.389  rc5totalDesign/DataMem1/mux31_4 (rc5totalDesign/DataMem1/mux31_4)
     LUT5:I3->O           30   0.097   0.000  rc5totalDesign/ALU_DataMem_MUX/Mmux_z323 (rc5totalDesign/WrtData<9>)
     FDCE:D                    0.008          rc5totalDesign/RegisterFile1/reg_mem_5_9
    ----------------------------------------
    Total                      8.633ns (3.000ns logic, 5.633ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 528 / 368
-------------------------------------------------------------------------
Offset:              1.163ns (Levels of Logic = 2)
  Source:            changecommit (PAD)
  Destination:       c5_0 (FF)
  Destination Clock: clk rising

  Data Path: changecommit to c5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.584  changecommit_IBUF (changecommit_IBUF)
     LUT5:I1->O           32   0.097   0.386  _n0647_inv8 (_n0647_inv)
     FDE:CE                    0.095          c5_0
    ----------------------------------------
    Total                      1.163ns (0.193ns logic, 0.970ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5_segment/uut1/count_15'
  Total number of paths / destination ports: 1344 / 4
-------------------------------------------------------------------------
Offset:              3.218ns (Levels of Logic = 6)
  Source:            switch<1> (PAD)
  Destination:       rc5_segment/temporary_data_3 (FF)
  Destination Clock: rc5_segment/uut1/count_15 rising

  Data Path: switch<1> to rc5_segment/temporary_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           537   0.001   0.873  switch_1_IBUF (switch_1_IBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_LED_display_1298 (Mmux_LED_display_1298)
     LUT6:I2->O            1   0.097   0.556  Mmux_LED_display_732 (Mmux_LED_display_732)
     LUT6:I2->O            1   0.097   0.556  switch<5>161 (LED_display<24>)
     LUT6:I2->O            1   0.097   0.000  rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_3 (rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_3)
     MUXF7:I1->O           1   0.279   0.000  rc5_segment/Mmux_display_selection[2]_displayH[3]_wide_mux_8_OUT_2_f7 (rc5_segment/display_selection[2]_displayH[3]_wide_mux_8_OUT<0>)
     FD:D                      0.008          rc5_segment/temporary_data_0
    ----------------------------------------
    Total                      3.218ns (0.676ns logic, 2.542ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 4635 / 2427
-------------------------------------------------------------------------
Offset:              1.630ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_30_31 (FF)
  Destination Clock: clock rising

  Data Path: switch<15> to rc5totalDesign/RegisterFile1/reg_mem_30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.713  switch_15_IBUF (switch_15_IBUF)
     LUT3:I0->O          896   0.097   0.470  rc5totalDesign/RegisterFile1/key_in_enc_OR_97_o1 (rc5totalDesign/RegisterFile1/key_in_enc_OR_97_o)
     FDCE:CLR                  0.349          rc5totalDesign/RegisterFile1/reg_mem_5_0
    ----------------------------------------
    Total                      1.630ns (0.447ns logic, 1.183ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[96]_AND_510_o1 (rc5totalDesign/DataMem1/key_in_ukey[96]_AND_510_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_0_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[64]_AND_446_o1 (rc5totalDesign/DataMem1/key_in_ukey[64]_AND_446_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_0_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[32]_AND_382_o1 (rc5totalDesign/DataMem1/key_in_ukey[32]_AND_382_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_0_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[0]_AND_318_o1 (rc5totalDesign/DataMem1/key_in_ukey[0]_AND_318_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_0_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[98]_AND_506_o1 (rc5totalDesign/DataMem1/key_in_ukey[98]_AND_506_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_2_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[99]_AND_504_o1 (rc5totalDesign/DataMem1/key_in_ukey[99]_AND_504_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_3_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[97]_AND_508_o1 (rc5totalDesign/DataMem1/key_in_ukey[97]_AND_508_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_1_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[100]_AND_502_o1 (rc5totalDesign/DataMem1/key_in_ukey[100]_AND_502_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_4_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[101]_AND_500_o1 (rc5totalDesign/DataMem1/key_in_ukey[101]_AND_500_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_5_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[103]_AND_496_o1 (rc5totalDesign/DataMem1/key_in_ukey[103]_AND_496_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_7_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[104]_AND_494_o1 (rc5totalDesign/DataMem1/key_in_ukey[104]_AND_494_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_8_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[102]_AND_498_o1 (rc5totalDesign/DataMem1/key_in_ukey[102]_AND_498_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_6_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[105]_AND_492_o1 (rc5totalDesign/DataMem1/key_in_ukey[105]_AND_492_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_9_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[106]_AND_490_o1 (rc5totalDesign/DataMem1/key_in_ukey[106]_AND_490_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_10_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[108]_AND_486_o1 (rc5totalDesign/DataMem1/key_in_ukey[108]_AND_486_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_12_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[109]_AND_484_o1 (rc5totalDesign/DataMem1/key_in_ukey[109]_AND_484_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_13_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[107]_AND_488_o1 (rc5totalDesign/DataMem1/key_in_ukey[107]_AND_488_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_11_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[110]_AND_482_o1 (rc5totalDesign/DataMem1/key_in_ukey[110]_AND_482_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_14_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[111]_AND_480_o1 (rc5totalDesign/DataMem1/key_in_ukey[111]_AND_480_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_15_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[113]_AND_476_o1 (rc5totalDesign/DataMem1/key_in_ukey[113]_AND_476_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_17_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[114]_AND_474_o1 (rc5totalDesign/DataMem1/key_in_ukey[114]_AND_474_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_18_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[112]_AND_478_o1 (rc5totalDesign/DataMem1/key_in_ukey[112]_AND_478_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_16_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[115]_AND_472_o1 (rc5totalDesign/DataMem1/key_in_ukey[115]_AND_472_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_19_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[116]_AND_470_o1 (rc5totalDesign/DataMem1/key_in_ukey[116]_AND_470_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_20_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[118]_AND_466_o1 (rc5totalDesign/DataMem1/key_in_ukey[118]_AND_466_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_22_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[119]_AND_464_o1 (rc5totalDesign/DataMem1/key_in_ukey[119]_AND_464_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_23_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[117]_AND_468_o1 (rc5totalDesign/DataMem1/key_in_ukey[117]_AND_468_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_21_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[120]_AND_462_o1 (rc5totalDesign/DataMem1/key_in_ukey[120]_AND_462_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_24_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[121]_AND_460_o1 (rc5totalDesign/DataMem1/key_in_ukey[121]_AND_460_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_25_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[123]_AND_456_o1 (rc5totalDesign/DataMem1/key_in_ukey[123]_AND_456_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_27_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[124]_AND_454_o1 (rc5totalDesign/DataMem1/key_in_ukey[124]_AND_454_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_28_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[122]_AND_458_o1 (rc5totalDesign/DataMem1/key_in_ukey[122]_AND_458_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_26_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[125]_AND_452_o1 (rc5totalDesign/DataMem1/key_in_ukey[125]_AND_452_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_29_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[126]_AND_450_o1 (rc5totalDesign/DataMem1/key_in_ukey[126]_AND_450_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_30_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[65]_AND_444_o1 (rc5totalDesign/DataMem1/key_in_ukey[65]_AND_444_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_1_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_29_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_29_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[127]_AND_448_o1 (rc5totalDesign/DataMem1/key_in_ukey[127]_AND_448_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_29_31_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[67]_AND_440_o1 (rc5totalDesign/DataMem1/key_in_ukey[67]_AND_440_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_3_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[68]_AND_438_o1 (rc5totalDesign/DataMem1/key_in_ukey[68]_AND_438_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_4_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[66]_AND_442_o1 (rc5totalDesign/DataMem1/key_in_ukey[66]_AND_442_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_2_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[70]_AND_434_o1 (rc5totalDesign/DataMem1/key_in_ukey[70]_AND_434_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_6_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[71]_AND_432_o1 (rc5totalDesign/DataMem1/key_in_ukey[71]_AND_432_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_7_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[69]_AND_436_o1 (rc5totalDesign/DataMem1/key_in_ukey[69]_AND_436_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_5_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[72]_AND_430_o1 (rc5totalDesign/DataMem1/key_in_ukey[72]_AND_430_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_8_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[73]_AND_428_o1 (rc5totalDesign/DataMem1/key_in_ukey[73]_AND_428_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_9_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[75]_AND_424_o1 (rc5totalDesign/DataMem1/key_in_ukey[75]_AND_424_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_11_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[76]_AND_422_o1 (rc5totalDesign/DataMem1/key_in_ukey[76]_AND_422_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_12_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[74]_AND_426_o1 (rc5totalDesign/DataMem1/key_in_ukey[74]_AND_426_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_10_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[77]_AND_420_o1 (rc5totalDesign/DataMem1/key_in_ukey[77]_AND_420_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_13_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[78]_AND_418_o1 (rc5totalDesign/DataMem1/key_in_ukey[78]_AND_418_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_14_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[80]_AND_414_o1 (rc5totalDesign/DataMem1/key_in_ukey[80]_AND_414_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_16_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[81]_AND_412_o1 (rc5totalDesign/DataMem1/key_in_ukey[81]_AND_412_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_17_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[79]_AND_416_o1 (rc5totalDesign/DataMem1/key_in_ukey[79]_AND_416_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_15_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[82]_AND_410_o1 (rc5totalDesign/DataMem1/key_in_ukey[82]_AND_410_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_18_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[83]_AND_408_o1 (rc5totalDesign/DataMem1/key_in_ukey[83]_AND_408_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_19_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[85]_AND_404_o1 (rc5totalDesign/DataMem1/key_in_ukey[85]_AND_404_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_21_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[86]_AND_402_o1 (rc5totalDesign/DataMem1/key_in_ukey[86]_AND_402_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_22_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[84]_AND_406_o1 (rc5totalDesign/DataMem1/key_in_ukey[84]_AND_406_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_20_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[88]_AND_398_o1 (rc5totalDesign/DataMem1/key_in_ukey[88]_AND_398_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_24_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[89]_AND_396_o1 (rc5totalDesign/DataMem1/key_in_ukey[89]_AND_396_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_25_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[87]_AND_400_o1 (rc5totalDesign/DataMem1/key_in_ukey[87]_AND_400_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_23_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[91]_AND_392_o1 (rc5totalDesign/DataMem1/key_in_ukey[91]_AND_392_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_27_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[92]_AND_390_o1 (rc5totalDesign/DataMem1/key_in_ukey[92]_AND_390_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_28_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[90]_AND_394_o1 (rc5totalDesign/DataMem1/key_in_ukey[90]_AND_394_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_26_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[93]_AND_388_o1 (rc5totalDesign/DataMem1/key_in_ukey[93]_AND_388_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_29_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[94]_AND_386_o1 (rc5totalDesign/DataMem1/key_in_ukey[94]_AND_386_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_30_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[33]_AND_380_o1 (rc5totalDesign/DataMem1/key_in_ukey[33]_AND_380_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_1_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_28_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_28_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[95]_AND_384_o1 (rc5totalDesign/DataMem1/key_in_ukey[95]_AND_384_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_28_31_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[34]_AND_378_o1 (rc5totalDesign/DataMem1/key_in_ukey[34]_AND_378_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_2_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[35]_AND_376_o1 (rc5totalDesign/DataMem1/key_in_ukey[35]_AND_376_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_3_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[37]_AND_372_o1 (rc5totalDesign/DataMem1/key_in_ukey[37]_AND_372_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_5_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[38]_AND_370_o1 (rc5totalDesign/DataMem1/key_in_ukey[38]_AND_370_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_6_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[36]_AND_374_o1 (rc5totalDesign/DataMem1/key_in_ukey[36]_AND_374_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_4_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[39]_AND_368_o1 (rc5totalDesign/DataMem1/key_in_ukey[39]_AND_368_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_7_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[40]_AND_366_o1 (rc5totalDesign/DataMem1/key_in_ukey[40]_AND_366_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_8_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[42]_AND_362_o1 (rc5totalDesign/DataMem1/key_in_ukey[42]_AND_362_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_10_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[43]_AND_360_o1 (rc5totalDesign/DataMem1/key_in_ukey[43]_AND_360_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_11_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[41]_AND_364_o1 (rc5totalDesign/DataMem1/key_in_ukey[41]_AND_364_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_9_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[45]_AND_356_o1 (rc5totalDesign/DataMem1/key_in_ukey[45]_AND_356_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_13_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[46]_AND_354_o1 (rc5totalDesign/DataMem1/key_in_ukey[46]_AND_354_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_14_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[44]_AND_358_o1 (rc5totalDesign/DataMem1/key_in_ukey[44]_AND_358_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_12_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[48]_AND_350_o1 (rc5totalDesign/DataMem1/key_in_ukey[48]_AND_350_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_16_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[49]_AND_348_o1 (rc5totalDesign/DataMem1/key_in_ukey[49]_AND_348_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_17_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[47]_AND_352_o1 (rc5totalDesign/DataMem1/key_in_ukey[47]_AND_352_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_15_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[50]_AND_346_o1 (rc5totalDesign/DataMem1/key_in_ukey[50]_AND_346_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_18_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[51]_AND_344_o1 (rc5totalDesign/DataMem1/key_in_ukey[51]_AND_344_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_19_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[53]_AND_340_o1 (rc5totalDesign/DataMem1/key_in_ukey[53]_AND_340_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_21_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[54]_AND_338_o1 (rc5totalDesign/DataMem1/key_in_ukey[54]_AND_338_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_22_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[52]_AND_342_o1 (rc5totalDesign/DataMem1/key_in_ukey[52]_AND_342_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_20_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[55]_AND_336_o1 (rc5totalDesign/DataMem1/key_in_ukey[55]_AND_336_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_23_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[56]_AND_334_o1 (rc5totalDesign/DataMem1/key_in_ukey[56]_AND_334_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_24_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[58]_AND_330_o1 (rc5totalDesign/DataMem1/key_in_ukey[58]_AND_330_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_26_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[59]_AND_328_o1 (rc5totalDesign/DataMem1/key_in_ukey[59]_AND_328_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_27_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[57]_AND_332_o1 (rc5totalDesign/DataMem1/key_in_ukey[57]_AND_332_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_25_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[60]_AND_326_o1 (rc5totalDesign/DataMem1/key_in_ukey[60]_AND_326_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_28_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[61]_AND_324_o1 (rc5totalDesign/DataMem1/key_in_ukey[61]_AND_324_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_29_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[63]_AND_320_o1 (rc5totalDesign/DataMem1/key_in_ukey[63]_AND_320_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_31_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_27_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_27_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[62]_AND_322_o1 (rc5totalDesign/DataMem1/key_in_ukey[62]_AND_322_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_27_30_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[1]_AND_316_o1 (rc5totalDesign/DataMem1/key_in_ukey[1]_AND_316_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_1_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[2]_AND_314_o1 (rc5totalDesign/DataMem1/key_in_ukey[2]_AND_314_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_2_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[4]_AND_310_o1 (rc5totalDesign/DataMem1/key_in_ukey[4]_AND_310_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_4_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[5]_AND_308_o1 (rc5totalDesign/DataMem1/key_in_ukey[5]_AND_308_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_5_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[3]_AND_312_o1 (rc5totalDesign/DataMem1/key_in_ukey[3]_AND_312_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_3_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[6]_AND_306_o1 (rc5totalDesign/DataMem1/key_in_ukey[6]_AND_306_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_6_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[7]_AND_304_o1 (rc5totalDesign/DataMem1/key_in_ukey[7]_AND_304_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_7_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[9]_AND_300_o1 (rc5totalDesign/DataMem1/key_in_ukey[9]_AND_300_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_9_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[10]_AND_298_o1 (rc5totalDesign/DataMem1/key_in_ukey[10]_AND_298_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_10_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[8]_AND_302_o1 (rc5totalDesign/DataMem1/key_in_ukey[8]_AND_302_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_8_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[11]_AND_296_o1 (rc5totalDesign/DataMem1/key_in_ukey[11]_AND_296_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_11_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[12]_AND_294_o1 (rc5totalDesign/DataMem1/key_in_ukey[12]_AND_294_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_12_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[14]_AND_290_o1 (rc5totalDesign/DataMem1/key_in_ukey[14]_AND_290_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_14_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[15]_AND_288_o1 (rc5totalDesign/DataMem1/key_in_ukey[15]_AND_288_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_15_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[13]_AND_292_o1 (rc5totalDesign/DataMem1/key_in_ukey[13]_AND_292_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_13_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[16]_AND_286_o1 (rc5totalDesign/DataMem1/key_in_ukey[16]_AND_286_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_16_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[17]_AND_284_o1 (rc5totalDesign/DataMem1/key_in_ukey[17]_AND_284_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_17_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[19]_AND_280_o1 (rc5totalDesign/DataMem1/key_in_ukey[19]_AND_280_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_19_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[20]_AND_278_o1 (rc5totalDesign/DataMem1/key_in_ukey[20]_AND_278_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_20_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[18]_AND_282_o1 (rc5totalDesign/DataMem1/key_in_ukey[18]_AND_282_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_18_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[22]_AND_274_o1 (rc5totalDesign/DataMem1/key_in_ukey[22]_AND_274_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_22_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[23]_AND_272_o1 (rc5totalDesign/DataMem1/key_in_ukey[23]_AND_272_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_23_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[21]_AND_276_o1 (rc5totalDesign/DataMem1/key_in_ukey[21]_AND_276_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_21_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[25]_AND_268_o1 (rc5totalDesign/DataMem1/key_in_ukey[25]_AND_268_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_25_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[26]_AND_266_o1 (rc5totalDesign/DataMem1/key_in_ukey[26]_AND_266_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_26_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[24]_AND_270_o1 (rc5totalDesign/DataMem1/key_in_ukey[24]_AND_270_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_24_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[27]_AND_264_o1 (rc5totalDesign/DataMem1/key_in_ukey[27]_AND_264_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_27_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[28]_AND_262_o1 (rc5totalDesign/DataMem1/key_in_ukey[28]_AND_262_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_28_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[30]_AND_258_o1 (rc5totalDesign/DataMem1/key_in_ukey[30]_AND_258_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_30_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[31]_AND_256_o1 (rc5totalDesign/DataMem1/key_in_ukey[31]_AND_256_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_31_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.311ns (Levels of Logic = 2)
  Source:            switch<15> (PAD)
  Destination:       rc5totalDesign/DataMem1/data_mem_26_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o falling

  Data Path: switch<15> to rc5totalDesign/DataMem1/data_mem_26_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1245   0.001   0.581  switch_15_IBUF (switch_15_IBUF)
     LUT2:I0->O            2   0.097   0.283  rc5totalDesign/DataMem1/key_in_ukey[29]_AND_260_o1 (rc5totalDesign/DataMem1/key_in_ukey[29]_AND_260_o)
     LDC:CLR                   0.349          rc5totalDesign/DataMem1/data_mem_26_29_LDC
    ----------------------------------------
    Total                      1.311ns (0.447ns logic, 0.864ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_254_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_254_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_0_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_0_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_190_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_190_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_0_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_252_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_252_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_1_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_250_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_250_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_2_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_248_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_248_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_3_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_246_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_246_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_4_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_242_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_242_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_6_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_240_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_240_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_7_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_244_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_244_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_5_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_236_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_236_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_9_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_234_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_234_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_10_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_238_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_238_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_8_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_230_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_230_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_12_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_228_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_228_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_13_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_232_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_232_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_11_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_226_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_226_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_14_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_224_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_224_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_15_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_220_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_220_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_17_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_218_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_218_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_18_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_222_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_222_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_16_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_216_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_216_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_19_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_214_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_214_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_20_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_210_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_210_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_22_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_208_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_208_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_23_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_212_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_212_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_21_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_206_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_206_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_24_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_204_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_204_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_25_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_200_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_200_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_27_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_198_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_198_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_28_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_202_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_202_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_26_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_196_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_196_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_29_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_194_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_194_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_30_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_1_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_188_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_188_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_1_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_2_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_2_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_192_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_192_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_2_31_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_2_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_186_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_186_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_2_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_3_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_184_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_184_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_3_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_5_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_180_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_180_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_5_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_6_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_178_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_178_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_6_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_4_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_182_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_182_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_4_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_7_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_176_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_176_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_7_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_8_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_174_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_174_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_8_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_10_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_170_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_170_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_10_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_11_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_168_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_168_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_11_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_9_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_172_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_172_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_9_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_12_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_166_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_166_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_12_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_13_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_164_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_164_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_13_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_15_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_160_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_160_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_15_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_16_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_158_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_158_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_16_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_14_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_162_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_162_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_14_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_18_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_154_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_154_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_18_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_19_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_152_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_152_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_19_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_17_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_156_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_156_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_17_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_21_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_148_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_148_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_21_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_22_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_146_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_146_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_22_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_20_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_150_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_150_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_20_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_23_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_144_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_144_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_23_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_24_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_142_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_142_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_24_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_26_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_138_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_138_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_26_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_27_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_136_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_136_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_27_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_25_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_140_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_140_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_25_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_28_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_134_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_134_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_28_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_29_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_132_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_132_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_29_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_31_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_128_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_128_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_31_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.372ns (Levels of Logic = 2)
  Source:            switch<13> (PAD)
  Destination:       rc5totalDesign/RegisterFile1/reg_mem_1_30_LDC (LATCH)
  Destination Clock: rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o falling

  Data Path: switch<13> to rc5totalDesign/RegisterFile1/reg_mem_1_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           185   0.001   0.642  switch_13_IBUF (switch_13_IBUF)
     LUT4:I1->O            2   0.097   0.283  rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_130_o1 (rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_130_o)
     LDC:CLR                   0.349          rc5totalDesign/RegisterFile1/reg_mem_1_30_LDC
    ----------------------------------------
    Total                      1.372ns (0.447ns logic, 0.925ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rc5_segment/uut1/count_15'
  Total number of paths / destination ports: 36 / 15
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 2)
  Source:            rc5_segment/temporary_data_1 (FF)
  Destination:       segA (PAD)
  Source Clock:      rc5_segment/uut1/count_15 rising

  Data Path: rc5_segment/temporary_data_1 to segA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.361   0.584  rc5_segment/temporary_data_1 (rc5_segment/temporary_data_1)
     LUT4:I0->O            1   0.097   0.279  rc5_segment/segA1 (segA_OBUF)
     OBUF:I->O                 0.000          segA_OBUF (segA)
    ----------------------------------------
    Total                      1.322ns (0.458ns logic, 0.864ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            rc5totalDesign/PC1/key_rdy (FF)
  Destination:       key_rdy (PAD)
  Source Clock:      clock rising

  Data Path: rc5totalDesign/PC1/key_rdy to key_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.283  rc5totalDesign/PC1/key_rdy (rc5totalDesign/PC1/key_rdy)
     OBUF:I->O                 0.000          key_rdy_OBUF (key_rdy)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.157|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clk                                                   |    1.775|         |         |         |
clock                                                 |    8.633|         |         |         |
rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o      |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o    |         |    2.715|         |         |
rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o      |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o      |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o     |         |    2.889|         |         |
rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o     |         |    2.889|         |         |
rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o     |         |    2.889|         |         |
rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o     |         |    2.889|         |         |
rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o      |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o      |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o      |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o     |         |    2.805|         |         |
rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o     |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o     |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o     |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o     |         |    2.844|         |         |
rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o      |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o      |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o      |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o     |         |    2.760|         |         |
rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o     |         |    2.799|         |         |
rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o     |         |    2.799|         |         |
rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o     |         |    2.799|         |         |
rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o     |         |    2.799|         |         |
rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o      |         |    2.760|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o|         |    7.330|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o|         |    7.218|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o|         |    7.316|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o|         |    7.326|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o|         |    7.410|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o|         |    7.264|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o|         |    7.410|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o|         |    7.420|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o|         |    7.371|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o|         |    7.310|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o|         |    7.371|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o|         |    7.455|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o|         |    7.461|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o|         |    7.460|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o|         |    7.466|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o|         |    7.465|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o|         |    7.427|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o|         |    7.482|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o|         |    7.479|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o|         |    7.505|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o|         |    7.494|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o|         |    7.528|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o|         |    7.506|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o|         |    7.551|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o|         |    7.524|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o|         |    7.574|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o|         |    7.552|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o|         |    7.592|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o|         |    7.575|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o|         |    7.633|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o|         |    7.782|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o|         |    7.698|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o|         |    7.285|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o|         |    7.173|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o|         |    7.271|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o|         |    7.281|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o|         |    7.365|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o|         |    7.219|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o|         |    7.365|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o|         |    7.375|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o|         |    7.326|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o|         |    7.265|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o|         |    7.326|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o|         |    7.410|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o|         |    7.416|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o|         |    7.415|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o|         |    7.421|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o|         |    7.420|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o|         |    7.382|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o|         |    7.437|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o|         |    7.434|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o|         |    7.460|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o|         |    7.449|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o|         |    7.483|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o|         |    7.461|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o|         |    7.506|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o|         |    7.479|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o|         |    7.529|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o|         |    7.507|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o|         |    7.547|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o|         |    7.530|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o|         |    7.588|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o|         |    7.737|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o|         |    7.653|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5_segment/uut1/count_15
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clock                                                 |    3.701|         |         |         |
rc5_segment/uut1/count_15                             |    1.517|         |         |         |
rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o      |         |    3.681|         |         |
rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o    |         |    3.543|         |         |
rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o    |         |    3.543|         |         |
rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o    |         |    3.543|         |         |
rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o    |         |    3.543|         |         |
rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o    |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o    |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o    |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o    |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o    |         |    3.675|         |         |
rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o    |         |    3.675|         |         |
rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o     |         |    3.942|         |         |
rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o    |         |    3.675|         |         |
rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o    |         |    3.675|         |         |
rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o    |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o    |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o    |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o    |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o    |         |    3.545|         |         |
rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o    |         |    3.545|         |         |
rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o    |         |    3.545|         |         |
rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o    |         |    3.545|         |         |
rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o     |         |    3.942|         |         |
rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o    |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o    |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o    |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o    |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o    |         |    3.677|         |         |
rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o    |         |    3.677|         |         |
rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o    |         |    3.677|         |         |
rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o    |         |    3.677|         |         |
rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o     |         |    3.683|         |         |
rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o     |         |    3.683|         |         |
rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o     |         |    3.683|         |         |
rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o     |         |    3.683|         |         |
rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o      |         |    3.681|         |         |
rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o     |         |    3.767|         |         |
rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o     |         |    3.767|         |         |
rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o     |         |    3.767|         |         |
rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o     |         |    3.767|         |         |
rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o     |         |    3.944|         |         |
rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o     |         |    3.944|         |         |
rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o     |         |    3.944|         |         |
rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o     |         |    3.944|         |         |
rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o      |         |    3.681|         |         |
rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o     |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o     |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o     |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o     |         |    3.720|         |         |
rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o      |         |    3.681|         |         |
rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o     |         |    3.897|         |         |
rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o     |         |    3.852|         |         |
rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o     |         |    3.852|         |         |
rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o     |         |    3.852|         |         |
rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o     |         |    3.852|         |         |
rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o      |         |    3.765|         |         |
rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o     |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o     |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o     |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o     |         |    3.722|         |         |
rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o     |         |    3.899|         |         |
rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o      |         |    3.765|         |         |
rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o     |         |    3.854|         |         |
rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o     |         |    3.854|         |         |
rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o     |         |    3.854|         |         |
rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o     |         |    3.854|         |         |
rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o     |         |    3.375|         |         |
rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o     |         |    3.375|         |         |
rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o     |         |    3.375|         |         |
rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o     |         |    3.375|         |         |
rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o      |         |    3.765|         |         |
rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o     |         |    3.636|         |         |
rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o     |         |    3.591|         |         |
rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o     |         |    3.591|         |         |
rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o     |         |    3.591|         |         |
rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o     |         |    3.591|         |         |
rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o      |         |    3.765|         |         |
rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o     |         |    3.377|         |         |
rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o     |         |    3.377|         |         |
rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o     |         |    3.377|         |         |
rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o     |         |    3.377|         |         |
rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o     |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o     |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o     |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o     |         |    3.461|         |         |
rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o      |         |    3.942|         |         |
rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o     |         |    3.638|         |         |
rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o     |         |    3.593|         |         |
rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o     |         |    3.593|         |         |
rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o     |         |    3.593|         |         |
rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o     |         |    3.593|         |         |
rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o     |         |    3.459|         |         |
rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o      |         |    3.942|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o|         |    3.260|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o|         |    3.260|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o|         |    3.260|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o|         |    3.260|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o|         |    3.128|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o|         |    3.128|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o|         |    3.128|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o|         |    3.137|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o|         |    3.049|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o|         |    3.049|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o|         |    3.049|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o|         |    3.049|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o|         |    3.263|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o|         |    3.263|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o|         |    3.263|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o|         |    3.263|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o|         |    3.131|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o|         |    3.131|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o|         |    3.131|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o|         |    3.126|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o|         |    3.047|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o|         |    3.047|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o|         |    3.047|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o|         |    3.047|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o|         |    3.437|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o|         |    3.437|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o|         |    3.437|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o|         |    3.437|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o|         |    3.482|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o|         |    3.482|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o|         |    3.482|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o|         |    3.482|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o|         |    3.305|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o|         |    3.314|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o|         |    3.226|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o|         |    3.226|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o|         |    3.226|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o|         |    3.226|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o|         |    3.440|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o|         |    3.440|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o|         |    3.440|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o|         |    3.440|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o|         |    3.485|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o|         |    3.485|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o|         |    3.485|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o|         |    3.485|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o|         |    3.308|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o|         |    3.303|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o|         |    3.224|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o|         |    3.224|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o|         |    3.224|         |         |
rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o|         |    3.224|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[0]_AND_317_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[100]_AND_501_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[101]_AND_499_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[102]_AND_497_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[103]_AND_495_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[104]_AND_493_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[105]_AND_491_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[106]_AND_489_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[107]_AND_487_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[108]_AND_485_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[109]_AND_483_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[10]_AND_297_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[110]_AND_481_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[111]_AND_479_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[112]_AND_477_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[113]_AND_475_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[114]_AND_473_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[115]_AND_471_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[116]_AND_469_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[117]_AND_467_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[118]_AND_465_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[119]_AND_463_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[11]_AND_295_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[120]_AND_461_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[121]_AND_459_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[122]_AND_457_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[123]_AND_455_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[124]_AND_453_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[125]_AND_451_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[126]_AND_449_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[127]_AND_447_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[12]_AND_293_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[13]_AND_291_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[14]_AND_289_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[15]_AND_287_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[16]_AND_285_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[17]_AND_283_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[18]_AND_281_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[19]_AND_279_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[1]_AND_315_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[20]_AND_277_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[21]_AND_275_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[22]_AND_273_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[23]_AND_271_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[24]_AND_269_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[25]_AND_267_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[26]_AND_265_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[27]_AND_263_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[28]_AND_261_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[29]_AND_259_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[2]_AND_313_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[30]_AND_257_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[31]_AND_255_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[32]_AND_381_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[33]_AND_379_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[34]_AND_377_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[35]_AND_375_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[36]_AND_373_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[37]_AND_371_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[38]_AND_369_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[39]_AND_367_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[3]_AND_311_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[40]_AND_365_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[41]_AND_363_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[42]_AND_361_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[43]_AND_359_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[44]_AND_357_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[45]_AND_355_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[46]_AND_353_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[47]_AND_351_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[48]_AND_349_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[49]_AND_347_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[4]_AND_309_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[50]_AND_345_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[51]_AND_343_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[52]_AND_341_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[53]_AND_339_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[54]_AND_337_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[55]_AND_335_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[56]_AND_333_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[57]_AND_331_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[58]_AND_329_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[59]_AND_327_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[5]_AND_307_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[60]_AND_325_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[61]_AND_323_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[62]_AND_321_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[63]_AND_319_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[64]_AND_445_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[65]_AND_443_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[66]_AND_441_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[67]_AND_439_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[68]_AND_437_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[69]_AND_435_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[6]_AND_305_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[70]_AND_433_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[71]_AND_431_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[72]_AND_429_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[73]_AND_427_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[74]_AND_425_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[75]_AND_423_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[76]_AND_421_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[77]_AND_419_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[78]_AND_417_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[79]_AND_415_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[7]_AND_303_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[80]_AND_413_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[81]_AND_411_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[82]_AND_409_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[83]_AND_407_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[84]_AND_405_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[85]_AND_403_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[86]_AND_401_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[87]_AND_399_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[88]_AND_397_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[89]_AND_395_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[8]_AND_301_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[90]_AND_393_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[91]_AND_391_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[92]_AND_389_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[93]_AND_387_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[94]_AND_385_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[95]_AND_383_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[96]_AND_509_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[97]_AND_507_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[98]_AND_505_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[99]_AND_503_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/DataMem1/key_in_ukey[9]_AND_299_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.396|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_127_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_131_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_133_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_135_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_137_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_139_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_141_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_145_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_147_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_149_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_151_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_153_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_155_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_157_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_159_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_161_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_163_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_165_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_167_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_169_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_171_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_173_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_175_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_177_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_179_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_181_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_183_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_185_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_189_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_191_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_193_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_195_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_197_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_199_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_203_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_205_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_207_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_209_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_211_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_213_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_215_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_217_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_219_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_221_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_223_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_225_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_227_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_229_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_231_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_233_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_235_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_237_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_239_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_241_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_243_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_245_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_247_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_249_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_251_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rc5totalDesign/RegisterFile1/key_in_GND_43_o_AND_253_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.657|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 82.00 secs
Total CPU time to Xst completion: 81.24 secs
 
--> 

Total memory usage is 370432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    6 (   0 filtered)

