<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CTRL0: FDCPE port map (CTRL(0),'0',NOT PCLK,'0',CTRL(10),'1');
</td></tr><tr><td>
FTCPE_DQ0: FTCPE port map (DQ(0),'0',NOT PCLK,CTRL(10),'0','1');
</td></tr><tr><td>
FTCPE_DQ1: FTCPE port map (DQ(1),DQ(0),NOT PCLK,CTRL(10),'0','1');
</td></tr><tr><td>
FTCPE_DQ2: FTCPE port map (DQ(2),DQ_T(2),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(2) <= (DQ(0) AND DQ(1));
</td></tr><tr><td>
FTCPE_DQ3: FTCPE port map (DQ(3),DQ_T(3),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(3) <= (DQ(0) AND DQ(1) AND DQ(2));
</td></tr><tr><td>
FTCPE_DQ4: FTCPE port map (DQ(4),DQ_T(4),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(4) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3));
</td></tr><tr><td>
FTCPE_DQ5: FTCPE port map (DQ(5),DQ_T(5),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(5) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4));
</td></tr><tr><td>
FTCPE_DQ6: FTCPE port map (DQ(6),DQ_T(6),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(6) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5));
</td></tr><tr><td>
FTCPE_DQ7: FTCPE port map (DQ(7),DQ_T(7),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(7) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6));
</td></tr><tr><td>
FTCPE_DQ8: FTCPE port map (DQ(8),DQ_T(8),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(8) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7));
</td></tr><tr><td>
FTCPE_DQ9: FTCPE port map (DQ(9),DQ_T(9),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(9) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8));
</td></tr><tr><td>
FTCPE_DQ10: FTCPE port map (DQ(10),DQ_T(10),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(10) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9));
</td></tr><tr><td>
FTCPE_DQ11: FTCPE port map (DQ(11),DQ_T(11),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(11) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10));
</td></tr><tr><td>
FTCPE_DQ12: FTCPE port map (DQ(12),DQ_T(12),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(12) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11));
</td></tr><tr><td>
FTCPE_DQ13: FTCPE port map (DQ(13),DQ_T(13),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(13) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12));
</td></tr><tr><td>
FTCPE_DQ14: FTCPE port map (DQ(14),DQ_T(14),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(14) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13));
</td></tr><tr><td>
FTCPE_DQ15: FTCPE port map (DQ(15),DQ_T(15),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(15) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14));
</td></tr><tr><td>
FTCPE_DQ16: FTCPE port map (DQ(16),DQ_T(16),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(16) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15));
</td></tr><tr><td>
FTCPE_DQ17: FTCPE port map (DQ(17),DQ_T(17),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(17) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16));
</td></tr><tr><td>
FTCPE_DQ18: FTCPE port map (DQ(18),DQ_T(18),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(18) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17));
</td></tr><tr><td>
FTCPE_DQ19: FTCPE port map (DQ(19),DQ_T(19),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(19) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18));
</td></tr><tr><td>
FTCPE_DQ20: FTCPE port map (DQ(20),DQ_T(20),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(20) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19));
</td></tr><tr><td>
FTCPE_DQ21: FTCPE port map (DQ(21),DQ_T(21),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(21) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20));
</td></tr><tr><td>
FTCPE_DQ22: FTCPE port map (DQ(22),DQ_T(22),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(22) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21));
</td></tr><tr><td>
FTCPE_DQ23: FTCPE port map (DQ(23),DQ_T(23),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(23) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22));
</td></tr><tr><td>
FTCPE_DQ24: FTCPE port map (DQ(24),DQ_T(24),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(24) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23));
</td></tr><tr><td>
FTCPE_DQ25: FTCPE port map (DQ(25),DQ_T(25),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(25) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24));
</td></tr><tr><td>
FTCPE_DQ26: FTCPE port map (DQ(26),DQ_T(26),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(26) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25));
</td></tr><tr><td>
FTCPE_DQ27: FTCPE port map (DQ(27),DQ_T(27),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(27) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25) AND DQ(26));
</td></tr><tr><td>
FTCPE_DQ28: FTCPE port map (DQ(28),DQ_T(28),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(28) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25) AND DQ(26) AND DQ(27));
</td></tr><tr><td>
FTCPE_DQ29: FTCPE port map (DQ(29),DQ_T(29),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(29) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND DQ(28));
</td></tr><tr><td>
FTCPE_DQ30: FTCPE port map (DQ(30),DQ_T(30),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(30) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND DQ(28) AND DQ(29));
</td></tr><tr><td>
FTCPE_DQ31: FTCPE port map (DQ(31),DQ_T(31),NOT PCLK,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DQ_T(31) <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND DQ(28) AND DQ(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DQ(30));
</td></tr><tr><td>
</td></tr><tr><td>
FlashCS_n <= NOT ('0');
</td></tr><tr><td>
FDCPE_I2C_LEDs0: FDCPE port map (I2C_LEDs(0),i2c_slave/data_in(0),I2C_SCL,'0',CTRL(10),i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs1: FDCPE port map (I2C_LEDs(1),i2c_slave/data_in(1),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs2: FDCPE port map (I2C_LEDs(2),i2c_slave/data_in(2),I2C_SCL,'0',CTRL(10),i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs3: FDCPE port map (I2C_LEDs(3),i2c_slave/data_in(3),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs4: FDCPE port map (I2C_LEDs(4),i2c_slave/data_in(4),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs5: FDCPE port map (I2C_LEDs(5),i2c_slave/data_in(5),I2C_SCL,'0',CTRL(10),i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs6: FDCPE port map (I2C_LEDs(6),i2c_slave/data_in(6),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_in);
</td></tr><tr><td>
FDCPE_I2C_LEDs7: FDCPE port map (I2C_LEDs(7),i2c_slave/data_in(7),I2C_SCL,'0',CTRL(10),i2c_slave/latch_data_in);
</td></tr><tr><td>
</td></tr><tr><td>
INT <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
LED(0) <= NOT (((DQ(24) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(0))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(1) <= NOT (((DQ(25) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(1))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(2) <= NOT (((DQ(26) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(2))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(3) <= NOT (((DQ(27) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(3))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(4) <= NOT (((DQ(28) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(4))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(5) <= NOT (((DQ(29) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(5))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(6) <= NOT (((DQ(30) AND NOT Button(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Button(7) AND NOT I2C_LEDs(6))));
</td></tr><tr><td>
</td></tr><tr><td>
LED(7) <= NOT (((Button(7) AND NOT I2C_LEDs(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT Button(7) AND DQ(31))));
</td></tr><tr><td>
</td></tr><tr><td>
TX_MISO_I <= '0';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TX_MISO <= TX_MISO_I when TX_MISO_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;TX_MISO_OE <= '0';
</td></tr><tr><td>
FDCPE_ack_out: FDCPE port map (ack_out,ack_out_D,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ack_out_D <= ((NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1) AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(3) AND NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(6) AND i2c_slave/data_in(7) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(3)));
</td></tr><tr><td>
</td></tr><tr><td>
I2C_SDA <= ((NOT out_en AND NOT ack_out)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT ack_out AND sda_out));FDCPE_i2c_slave/data_in0: FDCPE port map (i2c_slave/data_in(0),I2C_SDA.PIN,I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in); -- Open Drain
</td></tr><tr><td>
FDCPE_i2c_slave/data_in1: FDCPE port map (i2c_slave/data_in(1),i2c_slave/data_in(0),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in2: FDCPE port map (i2c_slave/data_in(2),i2c_slave/data_in(1),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in3: FDCPE port map (i2c_slave/data_in(3),i2c_slave/data_in(2),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in4: FDCPE port map (i2c_slave/data_in(4),i2c_slave/data_in(3),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in5: FDCPE port map (i2c_slave/data_in(5),i2c_slave/data_in(4),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in6: FDCPE port map (i2c_slave/data_in(6),i2c_slave/data_in(5),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/data_in7: FDCPE port map (i2c_slave/data_in(7),i2c_slave/data_in(6),I2C_SCL,CTRL(10),'0',i2c_slave/shift_data_in);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input0: FDCPE port map (i2c_slave/gpio_input(0),Button(0),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input1: FDCPE port map (i2c_slave/gpio_input(1),Button(1),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input2: FDCPE port map (i2c_slave/gpio_input(2),Button(2),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input3: FDCPE port map (i2c_slave/gpio_input(3),Button(3),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input4: FDCPE port map (i2c_slave/gpio_input(4),Button(4),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input5: FDCPE port map (i2c_slave/gpio_input(5),Button(5),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input6: FDCPE port map (i2c_slave/gpio_input(6),Button(6),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/gpio_input7: FDCPE port map (i2c_slave/gpio_input(7),Button(7),I2C_SCL,CTRL(10),'0',i2c_slave/latch_data_out);
</td></tr><tr><td>
FDCPE_i2c_slave/index0: FDCPE port map (i2c_slave/index(0),i2c_slave/index_D(0),I2C_SCL,'0',CTRL(10),'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/index_D(0) <= NOT (((i2c_slave/index(0) AND NOT i2c_slave/start AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start)));
</td></tr><tr><td>
FDCPE_i2c_slave/index1: FDCPE port map (i2c_slave/index(1),i2c_slave/index_D(1),I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/index_D(1) <= ((i2c_slave/index(0) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(0) AND i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND NOT i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND NOT i2c_slave/start));
</td></tr><tr><td>
FTCPE_i2c_slave/index2: FTCPE port map (i2c_slave/index(2),i2c_slave/index_T(2),I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/index_T(2) <= ((i2c_slave/index(2) AND i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(0) AND i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND NOT i2c_slave/start));
</td></tr><tr><td>
FDCPE_i2c_slave/index3: FDCPE port map (i2c_slave/index(3),i2c_slave/index_D(3),I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/index_D(3) <= ((i2c_slave/index(2) AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND NOT i2c_slave/start AND NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1) AND NOT i2c_slave/start AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND i2c_slave/data_in(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND NOT i2c_slave/data_in(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(7) AND NOT i2c_slave/index(1) AND NOT i2c_slave/start AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(3)));
</td></tr><tr><td>
FDCPE_i2c_slave/latch_data_in: FDCPE port map (i2c_slave/latch_data_in,i2c_slave/latch_data_in_D,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/latch_data_in_D <= (i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd2 AND i2c_slave/index(1) AND NOT i2c_slave/index(3));
</td></tr><tr><td>
FDCPE_i2c_slave/latch_data_out: FDCPE port map (i2c_slave/latch_data_out,i2c_slave/latch_data_out_D,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/latch_data_out_D <= (i2c_slave/data_in(0) AND NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1) AND i2c_slave/index(3));
</td></tr><tr><td>
FDCPE_i2c_slave/present_state_FSM_FFd1: FDCPE port map (i2c_slave/present_state_FSM_FFd1,i2c_slave/present_state_FSM_FFd1_D,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/present_state_FSM_FFd1_D <= ((i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(3) AND NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(6) AND i2c_slave/data_in(7) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND i2c_slave/index(3)));
</td></tr><tr><td>
FDCPE_i2c_slave/present_state_FSM_FFd2: FDCPE port map (i2c_slave/present_state_FSM_FFd2,i2c_slave/present_state_FSM_FFd2_D,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/present_state_FSM_FFd2_D <= ((i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(3) AND NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(6) AND i2c_slave/data_in(7) AND NOT i2c_slave/index(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/data_in(0) AND NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND i2c_slave/data_in(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND NOT i2c_slave/data_in(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(7) AND NOT i2c_slave/index(1)));
</td></tr><tr><td>
FTCPE_i2c_slave/shift_data_in: FTCPE port map (i2c_slave/shift_data_in,i2c_slave/shift_data_in_T,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;i2c_slave/shift_data_in_T <= ((NOT i2c_slave/shift_data_in AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/shift_data_in AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd2 AND i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/shift_data_in AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/shift_data_in AND NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1) AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/shift_data_in AND NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(0) AND NOT i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND NOT i2c_slave/start AND i2c_slave/index(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/data_in(0) AND NOT i2c_slave/shift_data_in AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(2) AND NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(0) AND i2c_slave/present_state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND i2c_slave/data_in(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND NOT i2c_slave/data_in(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(7) AND NOT i2c_slave/index(1) AND NOT i2c_slave/start AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(3)));
</td></tr><tr><td>
FDCPE_i2c_slave/start: FDCPE port map (i2c_slave/start,I2C_SCL,I2C_SDA.PIN,i2c_slave/start_rst,'0','1');
</td></tr><tr><td>
FDCPE_i2c_slave/start_rst: FDCPE port map (i2c_slave/start_rst,i2c_slave/start,I2C_SCL,'0','0','1');
</td></tr><tr><td>
FTCPE_out_en: FTCPE port map (out_en,out_en_T,I2C_SCL,CTRL(10),'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;out_en_T <= ((NOT i2c_slave/present_state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd2 AND out_en)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd1 AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/index(1) AND i2c_slave/index(3) AND out_en)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/data_in(0) AND NOT i2c_slave/index(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/present_state_FSM_FFd1 AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/present_state_FSM_FFd2 AND NOT i2c_slave/data_in(1) AND i2c_slave/data_in(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/data_in(3) AND NOT i2c_slave/data_in(4) AND i2c_slave/data_in(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/data_in(6) AND i2c_slave/data_in(7) AND NOT i2c_slave/index(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/start AND i2c_slave/index(3) AND NOT out_en));
</td></tr><tr><td>
FDCPE_sda_out: FDCPE port map (sda_out,sda_out_D,I2C_SCL,'0',CTRL(10),'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sda_out_D <= ((NOT out_en AND sda_out)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT i2c_slave/index(2) AND NOT i2c_slave/index(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT i2c_slave/index(1) AND out_en AND i2c_slave/gpio_input(7)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
