<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>FPGA on My New Hugo Site</title>
    <link>/tags/fpga/</link>
    <description>Recent content in FPGA on My New Hugo Site</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Tue, 01 Dec 2015 00:00:00 -0600</lastBuildDate>
    
	<atom:link href="/tags/fpga/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Vindicator CPU</title>
      <link>/post/vindicator-cpu/</link>
      <pubDate>Tue, 01 Dec 2015 00:00:00 -0600</pubDate>
      
      <guid>/post/vindicator-cpu/</guid>
      <description>During my Mechanical Engineering Computational Methods class, the professor explained the basic operation of a processor. This re-ignited my interest in the function of low level logic gate operations. Initially I used logic-gate modeling software to try and design basic components like an Arithmetic Logic Unit, but after making some progress I moved to designing these components in Verilog so it could be ported to actual hardware on an FPGA board.</description>
    </item>
    
  </channel>
</rss>