$date
	Sat Oct 22 21:30:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#722821
b11100 !
1"
#722822
b11100 &
b11100 %
1$
#722823
0"
#722826
b1110 &
b1110 %
#722830
b111 &
b111 %
#722834
b10110 &
b10110 %
#722838
b1011 &
b1011 %
#722842
b100010 &
b100010 %
#722846
b10001 &
b10001 %
#722850
b110100 &
b110100 %
#722854
b11010 &
b11010 %
#722858
b1101 &
b1101 %
#722862
b101000 &
b101000 %
#722866
b10100 &
b10100 %
#722870
b1010 &
b1010 %
#722874
b101 &
b101 %
#722878
b10000 &
b10000 %
#722882
b1000 &
b1000 %
#722886
b100 &
b100 %
#722890
b10 &
b10 %
#722894
b1 &
1#
b1 %
#722898
b0 &
b0 %
0#
0$
#1689075
b1010 !
1"
#1689078
b1010 &
b1010 %
1$
#1689079
0"
#1689082
b101 &
b101 %
#1689086
b10000 &
b10000 %
#1689090
b1000 &
b1000 %
#1689094
b100 &
b100 %
#1689098
b10 &
b10 %
#1689102
b1 &
1#
b1 %
#1689106
b0 &
b0 %
0#
0$
#2703451
b10001 !
1"
#2703454
b10001 &
b10001 %
1$
#2703455
0"
#2703458
b110100 &
b110100 %
#2703462
b11010 &
b11010 %
#2703466
b1101 &
b1101 %
#2703470
b101000 &
b101000 %
#2703474
b10100 &
b10100 %
#2703478
b1010 &
b1010 %
#2703482
b101 &
b101 %
#2703486
b10000 &
b10000 %
#2703490
b1000 &
b1000 %
#2703494
b100 &
b100 %
#2703498
b10 &
b10 %
#2703502
b1 &
1#
b1 %
#2703506
b0 &
b0 %
0#
0$
#4500012
