
\begin{DoxyItemize}
\item \mbox{\hyperlink{ASerialLdd1}{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{AudioAmp}{Audio\+Amp (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{BitIoLdd1}{Bit\+Io\+Ldd1 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{BitIoLdd2}{Bit\+Io\+Ldd2 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{BitIoLdd3}{Bit\+Io\+Ldd3 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{SM2}{S\+M2 (S\+P\+I\+Master\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DacLdd1}{Dac\+Ldd1 (D\+A\+C\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_Data_Bits}{L\+C\+D\+\_\+\+Data\+\_\+\+Bits (Bits\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{TPM1_0}{T\+P\+M1\+\_\+0 (Timer\+Unit\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_BL_PWM}{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM (P\+W\+M\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_D_NC}{L\+C\+D\+\_\+\+D\+\_\+\+NC (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_NWR}{L\+C\+D\+\_\+\+N\+WR (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_NRD}{L\+C\+D\+\_\+\+N\+RD (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{LCD_NRST}{L\+C\+D\+\_\+\+N\+R\+ST (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{AdcLdd1}{Adc\+Ldd1 (A\+D\+C\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_1}{D\+B\+G\+\_\+1 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_2}{D\+B\+G\+\_\+2 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_3}{D\+B\+G\+\_\+3 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_4}{D\+B\+G\+\_\+4 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_5}{D\+B\+G\+\_\+5 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_6}{D\+B\+G\+\_\+6 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{DBG_7}{D\+B\+G\+\_\+7 (Bit\+I\+O\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{CI2C1}{C\+I2\+C1 (I2\+C\+\_\+\+L\+DD)}}
\item \mbox{\hyperlink{HBLED}{H\+B\+L\+ED (Bit\+I\+O\+\_\+\+L\+DD)}} 
\end{DoxyItemize}\hypertarget{ASerialLdd1}{}\doxysection{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}\label{ASerialLdd1}
This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel.


\begin{DoxyItemize}
\item \mbox{\hyperlink{ASerialLdd1_settings}{Component Settings}}
\item \mbox{\hyperlink{ASerialLdd1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{ASerialLdd1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___a_serial_ldd1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{ASerialLdd1_settings}{}\doxysubsection{Component Settings}\label{ASerialLdd1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : ASerialLdd1}
\DoxyCodeLine{            Device                                         : UART0}
\DoxyCodeLine{            Interrupt service/event                        : Enabled}
\DoxyCodeLine{              Interrupt RxD                                : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}}}
\DoxyCodeLine{              Interrupt RxD priority                       : medium priority}
\DoxyCodeLine{              Interrupt TxD                                : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}}}
\DoxyCodeLine{              Interrupt TxD priority                       : medium priority}
\DoxyCodeLine{              Interrupt Error                              : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}}}
\DoxyCodeLine{              Interrupt Error priority                     : medium priority}
\DoxyCodeLine{            Settings                                       : }
\DoxyCodeLine{              Data width                                   : 8 bits}
\DoxyCodeLine{              Parity                                       : None}
\DoxyCodeLine{              Stop bits                                    : 1}
\DoxyCodeLine{              Loop mode                                    : Normal}
\DoxyCodeLine{              Baud rate                                    : 19200 baud}
\DoxyCodeLine{              Wakeup condition                             : Idle line wakeup}
\DoxyCodeLine{              Stop in wait mode                            : no}
\DoxyCodeLine{              Idle line mode                               : Starts after start bit}
\DoxyCodeLine{              Transmitter output                           : Not inverted}
\DoxyCodeLine{              Receiver input                               : Not inverted}
\DoxyCodeLine{              Break generation length                      : 10/11 bits}
\DoxyCodeLine{              Receiver                                     : Enabled}
\DoxyCodeLine{                RxD                                        : TSI0\_CH2/PTA1/UART0\_RX/TPM2\_CH0}
\DoxyCodeLine{                RxD pin signal                             : }
\DoxyCodeLine{              Transmitter                                  : Enabled}
\DoxyCodeLine{                TxD                                        : TSI0\_CH3/PTA2/UART0\_TX/TPM2\_CH1}
\DoxyCodeLine{                TxD pin signal                             : }
\DoxyCodeLine{              Flow control                                 : None}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnBlockSent                                : Enabled}
\DoxyCodeLine{                OnBlockReceived                            : Enabled}
\DoxyCodeLine{                OnTxComplete                               : Disabled}
\DoxyCodeLine{                OnError                                    : Enabled}
\DoxyCodeLine{                OnBreak                                    : Enabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{ASerialLdd1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{ASerialLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{A\+Serial\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0000430 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049004&P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049008&P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E40C&N\+V\+I\+C\+\_\+\+I\+P\+R3 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00001000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A002&U\+A\+R\+T0\+\_\+\+C1 &0x00000000 &U\+A\+R\+T0\+\_\+\+C1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A006&U\+A\+R\+T0\+\_\+\+C3 &0x00000000 &U\+A\+R\+T0\+\_\+\+C3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A00A&U\+A\+R\+T0\+\_\+\+C4 &0x00000000 &U\+A\+R\+T0\+\_\+\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A005&U\+A\+R\+T0\+\_\+\+S2 &0x00000000 &U\+A\+R\+T0\+\_\+\+S2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{ASerialLdd1_regs_details}{}\doxysubsection{Register Initialization Details}\label{ASerialLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+P\+I1 }&\multirow{2}{*}{S\+P\+I0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{C\+MP}&\multirow{2}{*}{U\+S\+B\+O\+TG}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{U\+A\+R\+T2}&\multirow{2}{*}{U\+A\+R\+T1}&\multirow{2}{*}{U\+A\+R\+T0 }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{I2\+C1 }&\multirow{2}{*}{I2\+C0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x\+F0000430 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x00&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x00&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x00&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40049004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40049008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+15}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+14  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+13}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+12  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E40C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+15&0x00&Priority of interrupt 15 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+14&0x00&Priority of interrupt 14 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+13&0x00&Priority of interrupt 12 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+12&0x80&Priority of interrupt 11 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00001000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{L\+O\+O\+PS}&\multirow{2}{*}{D\+O\+Z\+E\+EN }&\multirow{2}{*}{R\+S\+RC}&\multirow{2}{*}{M}&\multirow{2}{*}{W\+A\+KE }&\multirow{2}{*}{I\+LT}&\multirow{2}{*}{PE}&\multirow{2}{*}{PT  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4006\+A002 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+O\+O\+PS&0x00&Loop Mode Select \\\cline{1-4}
6&D\+O\+Z\+E\+EN&0x00&Doze Enable \\\cline{1-4}
5&R\+S\+RC&0x00&Receiver Source Select \\\cline{1-4}
4&M&0x00&9-\/Bit or 8-\/Bit Mode Select \\\cline{1-4}
3&W\+A\+KE&0x00&Receiver Wakeup Method Select \\\cline{1-4}
2&I\+LT&0x00&Idle Line Type Select \\\cline{1-4}
1&PE&0x00&Parity Enable \\\cline{1-4}
0&PT&0x00&Parity Type \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{R8\+T9}&\multirow{2}{*}{R9\+T8 }&\multirow{2}{*}{T\+X\+D\+IR}&\multirow{2}{*}{T\+X\+I\+NV}&\multirow{2}{*}{O\+R\+IE }&\multirow{2}{*}{N\+E\+IE}&\multirow{2}{*}{F\+E\+IE}&\multirow{2}{*}{P\+E\+IE  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4006\+A006 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&R8\+T9&0x00&Receive Bit 8 / Transmit Bit 9 \\\cline{1-4}
6&R9\+T8&0x00&Receive Bit 9 / Transmit Bit 8 \\\cline{1-4}
5&T\+X\+D\+IR&0x00&U\+A\+RT \+\_\+\+TX Pin Direction in Single-\/\+Wire Mode \\\cline{1-4}
4&T\+X\+I\+NV&0x00&Transmit Data Inversion \\\cline{1-4}
3&O\+R\+IE&0x00&Overrun Interrupt Enable \\\cline{1-4}
2&N\+E\+IE&0x00&Noise Error Interrupt Enable \\\cline{1-4}
1&F\+E\+IE&0x00&Framing Error Interrupt Enable \\\cline{1-4}
0&P\+E\+IE&0x00&Parity Error Interrupt Enable \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{M\+A\+E\+N1}&\multirow{2}{*}{M\+A\+E\+N2 }&\multirow{2}{*}{M10}&\multicolumn{5}{l|}{\multirow{2}{*}{O\+SR  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&1&1&1&1  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4006\+A00A }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x0000000F }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&M\+A\+E\+N1&0x00&Match Address Mode Enable 1 \\\cline{1-4}
6&M\+A\+E\+N2&0x00&Match Address Mode Enable 2 \\\cline{1-4}
5&M10&0x00&10-\/bit Mode select \\\cline{1-4}
0 -\/ 4&O\+SR&0x00&Over Sampling Ratio \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+S2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{L\+B\+K\+D\+IF}&\multirow{2}{*}{R\+X\+E\+D\+G\+IF }&\multirow{2}{*}{M\+S\+BF}&\multirow{2}{*}{R\+X\+I\+NV}&\multirow{2}{*}{R\+W\+U\+ID }&\multirow{2}{*}{B\+R\+K13}&\multirow{2}{*}{L\+B\+K\+DE}&\multirow{1}{*}{R\+AF  }\\\cline{1-1}\cline{9-9}
W &&&&&&&&\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4006\+A005 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+B\+K\+D\+IF&0x00&L\+IN Break Detect Interrupt Flag \\\cline{1-4}
6&R\+X\+E\+D\+G\+IF&0x00&U\+A\+RT \+\_\+\+RX Pin Active Edge Interrupt Flag \\\cline{1-4}
5&M\+S\+BF&0x00&M\+SB First \\\cline{1-4}
4&R\+X\+I\+NV&0x00&Receive Data Inversion \\\cline{1-4}
3&R\+W\+U\+ID&0x00&Receive Wake Up Idle Detect \\\cline{1-4}
2&B\+R\+K13&0x00&Break Character Generation Length \\\cline{1-4}
1&L\+B\+K\+DE&0x00&L\+IN Break Detection Enable \\\cline{1-4}
0&R\+AF&0x00&Receiver Active Flag \\\cline{1-4}
\end{longtabu}
\hypertarget{AudioAmp}{}\doxysection{Audio\+Amp (Bit\+I\+O\+\_\+\+L\+DD)}\label{AudioAmp}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{AudioAmp_settings}{Component Settings}}
\item \mbox{\hyperlink{AudioAmp_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{AudioAmp_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___audio_amp__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{AudioAmp_settings}{}\doxysubsection{Component Settings}\label{AudioAmp_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : AudioAmp}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : CMP0\_IN5/ADC0\_SE4b/PTE29/TPM0\_CH2/TPM\_CLKIN0}
\DoxyCodeLine{            Pin signal                                     : AudioAmp}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{AudioAmp_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{AudioAmp_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Audio\+Amp Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F114&G\+P\+I\+O\+E\+\_\+\+P\+D\+DR &0x20000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+DR register, peripheral Audio\+Amp. \\\cline{1-4}
0x400\+F\+F100&G\+P\+I\+O\+E\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+OR register, peripheral Audio\+Amp. \\\cline{1-4}
0x4004\+D074&P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 register, peripheral Audio\+Amp. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{AudioAmp_regs_details}{}\doxysubsection{Register Initialization Details}\label{AudioAmp_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+E\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F114 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x20000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+E\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F100 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R29  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D074 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{BitIoLdd1}{}\doxysection{Bit\+Io\+Ldd1 (Bit\+I\+O\+\_\+\+L\+DD)}\label{BitIoLdd1}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{BitIoLdd1_settings}{Component Settings}}
\item \mbox{\hyperlink{BitIoLdd1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{BitIoLdd1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___bit_io_ldd1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{BitIoLdd1_settings}{}\doxysubsection{Component Settings}\label{BitIoLdd1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : BitIoLdd1}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : TSI0\_CH11/PTB18/TPM2\_CH0}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Input/Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : yes}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{BitIoLdd1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{BitIoLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Bit\+Io\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x00040000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral Bit\+Io\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{BitIoLdd1_regs_details}{}\doxysubsection{Register Initialization Details}\label{BitIoLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00040000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{BitIoLdd2}{}\doxysection{Bit\+Io\+Ldd2 (Bit\+I\+O\+\_\+\+L\+DD)}\label{BitIoLdd2}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{BitIoLdd2_settings}{Component Settings}}
\item \mbox{\hyperlink{BitIoLdd2_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{BitIoLdd2_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___bit_io_ldd2__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{BitIoLdd2_settings}{}\doxysubsection{Component Settings}\label{BitIoLdd2_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : BitIoLdd2}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : TSI0\_CH12/PTB19/TPM2\_CH1}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Input/Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : yes}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{BitIoLdd2_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{BitIoLdd2_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Bit\+Io\+Ldd2 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C0000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral Bit\+Io\+Ldd2. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{BitIoLdd2_regs_details}{}\doxysubsection{Register Initialization Details}\label{BitIoLdd2_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C0000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{BitIoLdd3}{}\doxysection{Bit\+Io\+Ldd3 (Bit\+I\+O\+\_\+\+L\+DD)}\label{BitIoLdd3}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{BitIoLdd3_settings}{Component Settings}}
\item \mbox{\hyperlink{BitIoLdd3_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{BitIoLdd3_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___bit_io_ldd3__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{BitIoLdd3_settings}{}\doxysubsection{Component Settings}\label{BitIoLdd3_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : BitIoLdd3}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : ADC0\_SE5b/PTD1/SPI0\_SCK/TPM0\_CH1}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Input/Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : yes}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{BitIoLdd3_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{BitIoLdd3_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Bit\+Io\+Ldd3 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F0\+D4&G\+P\+I\+O\+D\+\_\+\+P\+D\+DR &0x00000002 &G\+P\+I\+O\+D\+\_\+\+P\+D\+DR register, peripheral Bit\+Io\+Ldd3. \\\cline{1-4}
0x400\+F\+F0\+C0&G\+P\+I\+O\+D\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+D\+\_\+\+P\+D\+OR register, peripheral Bit\+Io\+Ldd3. \\\cline{1-4}
0x4004\+C004&P\+O\+R\+T\+D\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+D\+\_\+\+P\+C\+R1 register, peripheral Bit\+Io\+Ldd3. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{BitIoLdd3_regs_details}{}\doxysubsection{Register Initialization Details}\label{BitIoLdd3_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+D\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F0\+D4 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+D\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F0\+C0 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+D\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+C004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{SM2}{}\doxysection{S\+M2 (S\+P\+I\+Master\+\_\+\+L\+DD)}\label{SM2}
This component \char`\"{}\+S\+P\+I\+Master\+\_\+\+L\+D\+D\char`\"{} implements M\+A\+S\+T\+ER part of synchronous serial master-\/slave communication.


\begin{DoxyItemize}
\item \mbox{\hyperlink{SM2_settings}{Component Settings}}
\item \mbox{\hyperlink{SM2_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{SM2_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___s_m2__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{SM2_settings}{}\doxysubsection{Component Settings}\label{SM2_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : SM2}
\DoxyCodeLine{            Device                                         : SPI1}
\DoxyCodeLine{            Interrupt service/event                        : Enabled}
\DoxyCodeLine{              Input interrupt                              : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f}{INT\_SPI1}}}
\DoxyCodeLine{              Input interrupt priority                     : medium priority}
\DoxyCodeLine{              Output interrupt                             : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f}{INT\_SPI1}}}
\DoxyCodeLine{              Output interrupt priority                    : medium priority}
\DoxyCodeLine{            Settings                                       : }
\DoxyCodeLine{              Input pin                                    : Enabled}
\DoxyCodeLine{                Pin                                        : PTE3/SPI1\_MISO/SPI1\_MOSI}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Output pin                                   : Enabled}
\DoxyCodeLine{                Pin                                        : PTE1/SPI1\_MOSI/UART1\_RX/SPI1\_MISO/I2C1\_SCL}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Clock pin                                    : }
\DoxyCodeLine{                Pin                                        : PTE2/SPI1\_SCK}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Chip select list                             : 1}
\DoxyCodeLine{                Chip select 0                              : }
\DoxyCodeLine{                  Pin                                      : PTE4/SPI1\_PCS0}
\DoxyCodeLine{                  Pin signal                               : }
\DoxyCodeLine{                  Active level                             : Low}
\DoxyCodeLine{              Attribute set list                           : 2}
\DoxyCodeLine{                Attribute set 0                            : }
\DoxyCodeLine{                  Width                                    : 8 bits}
\DoxyCodeLine{                  MSB first                                : yes}
\DoxyCodeLine{                  Clock polarity                           : Low}
\DoxyCodeLine{                  Clock phase                              : Capture on leading edge}
\DoxyCodeLine{                  Parity                                   : None}
\DoxyCodeLine{                  Chip select toggling                     : yes}
\DoxyCodeLine{                  Clock rate index                         : 0}
\DoxyCodeLine{                Attribute set 1                            : }
\DoxyCodeLine{                  Width                                    : 8 bits}
\DoxyCodeLine{                  MSB first                                : yes}
\DoxyCodeLine{                  Clock polarity                           : Low}
\DoxyCodeLine{                  Clock phase                              : Capture on leading edge}
\DoxyCodeLine{                  Parity                                   : None}
\DoxyCodeLine{                  Chip select toggling                     : yes}
\DoxyCodeLine{                  Clock rate index                         : 1}
\DoxyCodeLine{              Clock rate                                   : 375 kHz}
\DoxyCodeLine{              HW input buffer size                         : 1}
\DoxyCodeLine{              HW input watermark                           : 1}
\DoxyCodeLine{              Receiver DMA                                 : Disabled}
\DoxyCodeLine{              HW output buffer size                        : 1}
\DoxyCodeLine{              HW output watermark                          : 1}
\DoxyCodeLine{              Transmitter DMA                              : Disabled}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Initial chip select                          : 0}
\DoxyCodeLine{              Initial attribute set                        : 0}
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnBlockSent                                : Disabled}
\DoxyCodeLine{                OnBlockReceived                            : Enabled}
\DoxyCodeLine{                OnError                                    : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{SM2_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{SM2_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{S\+M2 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0800430 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral S\+M2. \\\cline{1-4}
0x\+E000\+E408&N\+V\+I\+C\+\_\+\+I\+P\+R2 &0x80000000 &N\+V\+I\+C\+\_\+\+I\+P\+R2 register, peripheral S\+M2. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00001800 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral S\+M2. \\\cline{1-4}
0x4004\+D00C&P\+O\+R\+T\+E\+\_\+\+P\+C\+R3 &0x00000200 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R3 register, peripheral S\+M2. \\\cline{1-4}
0x4004\+D004&P\+O\+R\+T\+E\+\_\+\+P\+C\+R1 &0x00000200 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R1 register, peripheral S\+M2. \\\cline{1-4}
0x4004\+D008&P\+O\+R\+T\+E\+\_\+\+P\+C\+R2 &0x00000200 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R2 register, peripheral S\+M2. \\\cline{1-4}
0x4004\+D010&P\+O\+R\+T\+E\+\_\+\+P\+C\+R4 &0x00000200 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R4 register, peripheral S\+M2. \\\cline{1-4}
0x40077000&S\+P\+I1\+\_\+\+C1 &0x00000056 &S\+P\+I1\+\_\+\+C1 register, peripheral S\+M2. \\\cline{1-4}
0x40077001&S\+P\+I1\+\_\+\+C2 &0x00000010 &S\+P\+I1\+\_\+\+C2 register, peripheral S\+M2. \\\cline{1-4}
0x40077002&S\+P\+I1\+\_\+\+BR &0x00000006 &S\+P\+I1\+\_\+\+BR register, peripheral S\+M2. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{SM2_regs_details}{}\doxysubsection{Register Initialization Details}\label{SM2_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+P\+I1 }&\multirow{2}{*}{S\+P\+I0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{C\+MP}&\multirow{2}{*}{U\+S\+B\+O\+TG}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{U\+A\+R\+T2}&\multirow{2}{*}{U\+A\+R\+T1}&\multirow{2}{*}{U\+A\+R\+T0 }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{I2\+C1 }&\multirow{2}{*}{I2\+C0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x\+F0800430 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x01&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x00&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x00&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+11}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+10  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+9}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+8  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E408 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x80000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+11&0x80&Priority of interrupt 11 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+10&0x00&Priority of interrupt 10 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+9&0x00&Priority of interrupt 9 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+8&0x00&Priority of interrupt 8 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00001800 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
S\+P\+I1\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{S\+P\+IE}&\multirow{2}{*}{S\+PE }&\multirow{2}{*}{S\+P\+T\+IE}&\multirow{2}{*}{M\+S\+TR}&\multirow{2}{*}{C\+P\+OL }&\multirow{2}{*}{C\+P\+HA}&\multirow{2}{*}{S\+S\+OE}&\multirow{2}{*}{L\+S\+B\+FE  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&1&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40077000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000056 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000004 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\+P\+IE&0x00&S\+PI interrupt enable\+: for S\+P\+RF and M\+O\+DF \\\cline{1-4}
6&S\+PE&0x01&S\+PI system enable \\\cline{1-4}
5&S\+P\+T\+IE&0x00&S\+PI transmit interrupt enable \\\cline{1-4}
4&M\+S\+TR&0x01&Master/slave mode select \\\cline{1-4}
3&C\+P\+OL&0x00&Clock polarity \\\cline{1-4}
2&C\+P\+HA&0x01&Clock phase \\\cline{1-4}
1&S\+S\+OE&0x01&Slave select output enable \\\cline{1-4}
0&L\+S\+B\+FE&0x00&L\+SB first (shifter direction) \\\cline{1-4}
\end{longtabu}
S\+P\+I1\+\_\+\+C2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{S\+P\+M\+IE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{T\+X\+D\+M\+AE}&\multirow{2}{*}{M\+O\+D\+F\+EN}&\multirow{2}{*}{B\+I\+D\+I\+R\+OE }&\multirow{2}{*}{R\+X\+D\+M\+AE}&\multirow{2}{*}{S\+P\+I\+S\+W\+AI}&\multirow{2}{*}{S\+P\+C0  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40077001 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000010 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\+P\+M\+IE&0x00&S\+PI match interrupt enable \\\cline{1-4}
5&T\+X\+D\+M\+AE&0x00&Transmit D\+MA enable \\\cline{1-4}
4&M\+O\+D\+F\+EN&0x01&Master mode-\/fault function enable \\\cline{1-4}
3&B\+I\+D\+I\+R\+OE&0x00&Bidirectional mode output enable \\\cline{1-4}
2&R\+X\+D\+M\+AE&0x00&Receive D\+MA enable \\\cline{1-4}
1&S\+P\+I\+S\+W\+AI&0x00&S\+PI stop in wait mode \\\cline{1-4}
0&S\+P\+C0&0x00&S\+PI pin control 0 \\\cline{1-4}
\end{longtabu}
S\+P\+I1\+\_\+\+BR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{S\+P\+PR }}&\multicolumn{4}{l|}{\multirow{2}{*}{S\+PR  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{4}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40077002 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000006 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4 -\/ 6&S\+P\+PR&0x00&S\+PI baud rate prescale divisor \\\cline{1-4}
0 -\/ 3&S\+PR&0x00&S\+PI baud rate divisor \\\cline{1-4}
\end{longtabu}
\hypertarget{DacLdd1}{}\doxysection{Dac\+Ldd1 (D\+A\+C\+\_\+\+L\+DD)}\label{DacLdd1}
This component implements an internal D/A converter of the M\+CU. It contains settings for converting various format of a values to supported format of the D/A converter.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DacLdd1_settings}{Component Settings}}
\item \mbox{\hyperlink{DacLdd1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DacLdd1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___dac_ldd1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DacLdd1_settings}{}\doxysubsection{Component Settings}\label{DacLdd1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DacLdd1}
\DoxyCodeLine{            D/A converter                                  : DAC0}
\DoxyCodeLine{            Interrupt service/event                        : Enabled}
\DoxyCodeLine{              D/A interrupt                                : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a}{INT\_DAC0}}}
\DoxyCodeLine{              D/A interrupt priority                       : medium priority}
\DoxyCodeLine{            Output pin                                     : yes}
\DoxyCodeLine{              D/A channel (pin)                            : DAC0\_OUT/ADC0\_SE23/CMP0\_IN4/PTE30/TPM0\_CH3/TPM\_CLKIN1}
\DoxyCodeLine{              D/A channel (pin) signal                     : }
\DoxyCodeLine{            Init value                                     : 0}
\DoxyCodeLine{            D/A resolution                                 : 12 bits}
\DoxyCodeLine{            Data mode                                      : unsigned 16 bits, right justified}
\DoxyCodeLine{            Low power mode                                 : Disabled}
\DoxyCodeLine{            Voltage reference source                       : internal}
\DoxyCodeLine{            Hardware buffer                                : Disabled}
\DoxyCodeLine{            DMA                                            : Enabled}
\DoxyCodeLine{              DMA requests                                 : }
\DoxyCodeLine{                Buffer start                               : Disabled}
\DoxyCodeLine{                Buffer end                                 : Enabled}
\DoxyCodeLine{              DMA version                                  : Recommended}
\DoxyCodeLine{                DMA Channel                                : DMAChannel}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnBufferEnd                                : Disabled}
\DoxyCodeLine{                OnBufferStart                              : Disabled}
\DoxyCodeLine{                OnComplete                                 : Enabled}
\DoxyCodeLine{                OnError                                    : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DacLdd1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DacLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Dac\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x80000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4004\+D078&P\+O\+R\+T\+E\+\_\+\+P\+C\+R30 &0x00000000 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R30 register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F001&D\+A\+C0\+\_\+\+D\+A\+T0H &0x00000000 &D\+A\+C0\+\_\+\+D\+A\+T0H register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F000&D\+A\+C0\+\_\+\+D\+A\+T0L &0x00000000 &D\+A\+C0\+\_\+\+D\+A\+T0L register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F023&D\+A\+C0\+\_\+\+C2 &0x0000000F &D\+A\+C0\+\_\+\+C2 register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F022&D\+A\+C0\+\_\+\+C1 &0x00000080 &D\+A\+C0\+\_\+\+C1 register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F020&D\+A\+C0\+\_\+\+SR &0x00000000 &D\+A\+C0\+\_\+\+SR register, peripheral Dac\+Ldd1. \\\cline{1-4}
0x4003\+F021&D\+A\+C0\+\_\+\+C0 &0x00000081 &D\+A\+C0\+\_\+\+C0 register, peripheral Dac\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DacLdd1_regs_details}{}\doxysubsection{Register Initialization Details}\label{DacLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{D\+A\+C0}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{R\+TC}&\multirow{2}{*}{-\/}&\multirow{2}{*}{A\+D\+C0 }&\multirow{2}{*}{T\+P\+M2}&\multirow{2}{*}{T\+P\+M1}&\multirow{2}{*}{T\+P\+M0 }&\multirow{2}{*}{P\+IT}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+M\+A\+M\+UX }&\multirow{2}{*}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x80000001 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x01&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x00&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x00&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R30  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D078 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+D\+A\+T0H  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multicolumn{4}{l|}{\multirow{2}{*}{D\+A\+T\+A1  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F001 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 3&D\+A\+T\+A1&0x00&When the D\+AC Buffer is not enabled, D\+A\+TA\mbox{[}11\+:0\mbox{]} controls the output voltage based on the following formula. V out = V in $\ast$ (1 + D\+A\+C\+D\+A\+T0\mbox{[}11\+:0\mbox{]})/4096 When the D\+AC buffer is enabled, D\+A\+TA\mbox{[}11\+:0\mbox{]} is mapped to the 16-\/word buffer \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+D\+A\+T0L  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multicolumn{8}{l|}{\multirow{2}{*}{D\+A\+T\+A0  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 7&D\+A\+T\+A0&0x00&When the D\+AC buffer is not enabled, D\+A\+TA\mbox{[}11\+:0\mbox{]} controls the output voltage based on the following formula\+: V out = V in $\ast$ (1 + D\+A\+C\+D\+A\+T0\mbox{[}11\+:0\mbox{]})/4096 When the D\+AC buffer is enabled, D\+A\+TA is mapped to the 16-\/word buffer \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+C2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+A\+C\+B\+F\+RP}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+A\+C\+B\+F\+UP  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&1  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F023 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x0000000F }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4&D\+A\+C\+B\+F\+RP&0x00&D\+AC Buffer Read Pointer \\\cline{1-4}
0&D\+A\+C\+B\+F\+UP&0x01&D\+AC Buffer Upper Limit \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{D\+M\+A\+EN}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+A\+C\+B\+F\+MD}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+A\+C\+B\+F\+EN  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F022 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&D\+M\+A\+EN&0x01&D\+MA Enable Select \\\cline{1-4}
2&D\+A\+C\+B\+F\+MD&0x00&D\+AC Buffer Work Mode Select \\\cline{1-4}
0&D\+A\+C\+B\+F\+EN&0x00&D\+AC Buffer Enable \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+SR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+A\+C\+B\+F\+R\+P\+TF}&\multirow{2}{*}{D\+A\+C\+B\+F\+R\+P\+BF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&1&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000002 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
1&D\+A\+C\+B\+F\+R\+P\+TF&0x00&D\+AC Buffer Read Pointer Top Position Flag \\\cline{1-4}
0&D\+A\+C\+B\+F\+R\+P\+BF&0x00&D\+AC Buffer Read Pointer Bottom Position Flag \\\cline{1-4}
\end{longtabu}
D\+A\+C0\+\_\+\+C0  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{D\+A\+C\+EN}&\multirow{2}{*}{D\+A\+C\+R\+FS }&\multirow{2}{*}{D\+A\+C\+T\+R\+G\+S\+EL}&&\multirow{2}{*}{L\+P\+EN }&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+A\+C\+B\+T\+I\+EN}&\multirow{2}{*}{D\+A\+C\+B\+B\+I\+EN  }\\\cline{1-1}\cline{5-5}
W &&&&D\+A\+C\+S\+W\+T\+RG  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+F021 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000081 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&D\+A\+C\+EN&0x01&D\+AC Enable \\\cline{1-4}
6&D\+A\+C\+R\+FS&0x00&D\+AC Reference Select \\\cline{1-4}
5&D\+A\+C\+T\+R\+G\+S\+EL&0x00&D\+AC Trigger Select \\\cline{1-4}
4&D\+A\+C\+S\+W\+T\+RG&0x00&D\+AC Software Trigger \\\cline{1-4}
3&L\+P\+EN&0x00&D\+AC Low Power Control \\\cline{1-4}
1&D\+A\+C\+B\+T\+I\+EN&0x00&D\+AC Buffer Read Pointer Top Flag Interrupt Enable \\\cline{1-4}
0&D\+A\+C\+B\+B\+I\+EN&0x01&D\+AC Buffer Read Pointer Bottom Flag Interrupt Enable \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_Data_Bits}{}\doxysection{L\+C\+D\+\_\+\+Data\+\_\+\+Bits (Bits\+I\+O\+\_\+\+L\+DD)}\label{LCD_Data_Bits}
The H\+AL Bits\+IO component provides a low level A\+PI for unified access to general purpose digital input/output 32 pins across various device designs.

R\+T\+OS drivers using H\+AL Bits\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_Data_Bits_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_Data_Bits_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_Data_Bits_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___data___bits__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_Data_Bits_settings}{}\doxysubsection{Component Settings}\label{LCD_Data_Bits_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_Data\_Bits}
\DoxyCodeLine{            Port                                           : PTC}
\DoxyCodeLine{            Pins                                           : 8}
\DoxyCodeLine{              Pin0                                         : }
\DoxyCodeLine{                Pin                                        : PTC3/LLWU\_P7/UART1\_RX/TPM0\_CH2/CLKOUTa}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin1                                         : }
\DoxyCodeLine{                Pin                                        : PTC4/LLWU\_P8/SPI0\_PCS0/UART1\_TX/TPM0\_CH3}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin2                                         : }
\DoxyCodeLine{                Pin                                        : PTC5/LLWU\_P9/SPI0\_SCK/LPTMR0\_ALT2/CMP0\_OUT}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin3                                         : }
\DoxyCodeLine{                Pin                                        : CMP0\_IN0/PTC6/LLWU\_P10/SPI0\_MOSI/EXTRG\_IN/SPI0\_MISO}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin4                                         : }
\DoxyCodeLine{                Pin                                        : CMP0\_IN1/PTC7/SPI0\_MISO/SPI0\_MOSI}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin5                                         : }
\DoxyCodeLine{                Pin                                        : CMP0\_IN2/PTC8/I2C0\_SCL/TPM0\_CH4}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin6                                         : }
\DoxyCodeLine{                Pin                                        : CMP0\_IN3/PTC9/I2C0\_SDA/TPM0\_CH5}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{              Pin7                                         : }
\DoxyCodeLine{                Pin                                        : PTC10/I2C1\_SCL}
\DoxyCodeLine{                Pin signal                                 : }
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_Data_Bits_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_Data_Bits_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+Data\+\_\+\+Bits Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F094&G\+P\+I\+O\+C\+\_\+\+P\+D\+DR &0x000007\+F8 &G\+P\+I\+O\+C\+\_\+\+P\+D\+DR register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x400\+F\+F080&G\+P\+I\+O\+C\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+C\+\_\+\+P\+D\+OR register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B00C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B010&P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B014&P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B018&P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B01C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B020&P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B024&P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
0x4004\+B028&P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 register, peripheral L\+C\+D\+\_\+\+Data\+\_\+\+Bits. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_Data_Bits_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_Data_Bits_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+C\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F094 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000007\+F8 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+C\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F080 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R5  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B018 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R7  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B01C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{TPM1_0}{}\doxysection{T\+P\+M1\+\_\+0 (Timer\+Unit\+\_\+\+L\+DD)}\label{TPM1_0}
This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure.


\begin{DoxyItemize}
\item \mbox{\hyperlink{TPM1_0_settings}{Component Settings}}
\item \mbox{\hyperlink{TPM1_0_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{TPM1_0_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___t_p_m1__0__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{TPM1_0_settings}{}\doxysubsection{Component Settings}\label{TPM1_0_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : TPM1\_0}
\DoxyCodeLine{            Module name                                    : TPM1}
\DoxyCodeLine{            Counter                                        : TPM1\_CNT}
\DoxyCodeLine{            Counter direction                              : Up}
\DoxyCodeLine{            Counter width                                  : 16 bits}
\DoxyCodeLine{            Value type                                     : uint16\_t}
\DoxyCodeLine{            Input clock source                             : Internal}
\DoxyCodeLine{              Counter frequency                            : Auto select}
\DoxyCodeLine{            Counter restart                                : On-\/match}
\DoxyCodeLine{              Period device                                : TPM1\_MOD}
\DoxyCodeLine{              Period                                       : 1.2 kHz}
\DoxyCodeLine{              Interrupt                                    : Disabled}
\DoxyCodeLine{            Channel list                                   : 1}
\DoxyCodeLine{              Channel 0                                    : }
\DoxyCodeLine{                Mode                                       : Compare}
\DoxyCodeLine{                  Compare                                  : TPM1\_C0V}
\DoxyCodeLine{                  Offset                                   : 0.277778 ms}
\DoxyCodeLine{                  Output on compare                        : Set}
\DoxyCodeLine{                    Output on overrun                      : Clear}
\DoxyCodeLine{                    Initial state                          : Low}
\DoxyCodeLine{                    Output pin                             : PTA12/TPM1\_CH0}
\DoxyCodeLine{                    Output pin signal                      : }
\DoxyCodeLine{                  Interrupt                                : Disabled}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnCounterRestart                           : Disabled}
\DoxyCodeLine{                OnChannel0                                 : Disabled}
\DoxyCodeLine{                OnChannel1                                 : Disabled}
\DoxyCodeLine{                OnChannel2                                 : Disabled}
\DoxyCodeLine{                OnChannel3                                 : Disabled}
\DoxyCodeLine{                OnChannel4                                 : Disabled}
\DoxyCodeLine{                OnChannel5                                 : Disabled}
\DoxyCodeLine{                OnChannel6                                 : Disabled}
\DoxyCodeLine{                OnChannel7                                 : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{TPM1_0_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{TPM1_0_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{T\+P\+M1\+\_\+0 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x82000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40039000&T\+P\+M1\+\_\+\+SC &0x00000008 &T\+P\+M1\+\_\+\+SC register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40039004&T\+P\+M1\+\_\+\+C\+NT &0x00000000 &T\+P\+M1\+\_\+\+C\+NT register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x4003900C&T\+P\+M1\+\_\+\+C0\+SC &0x0000002C &T\+P\+M1\+\_\+\+C0\+SC register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40039014&T\+P\+M1\+\_\+\+C1\+SC &0x00000000 &T\+P\+M1\+\_\+\+C1\+SC register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40039008&T\+P\+M1\+\_\+\+M\+OD &0x00009\+C3F &T\+P\+M1\+\_\+\+M\+OD register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40039010&T\+P\+M1\+\_\+\+C0V &0x00003415 &T\+P\+M1\+\_\+\+C0V register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
0x40049030&P\+O\+R\+T\+A\+\_\+\+P\+C\+R12 &0x00000300 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R12 register, peripheral T\+P\+M1\+\_\+0. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{TPM1_0_regs_details}{}\doxysubsection{Register Initialization Details}\label{TPM1_0_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{D\+A\+C0}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{R\+TC}&\multirow{2}{*}{-\/}&\multirow{2}{*}{A\+D\+C0 }&\multirow{2}{*}{T\+P\+M2}&\multirow{2}{*}{T\+P\+M1}&\multirow{2}{*}{T\+P\+M0 }&\multirow{2}{*}{P\+IT}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+M\+A\+M\+UX }&\multirow{2}{*}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x82000001 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x01&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x00&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x01&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+MA}&\multirow{2}{*}{T\+OF }&\multirow{2}{*}{T\+O\+IE}&\multirow{2}{*}{C\+P\+W\+MS}&\multicolumn{2}{l|}{\multirow{2}{*}{C\+M\+OD }}&\multicolumn{3}{l|}{\multirow{2}{*}{PS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}&\multicolumn{3}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000008 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
7&T\+OF&0x00&Timer Overflow Flag \\\cline{1-4}
6&T\+O\+IE&0x00&Timer Overflow Interrupt Enable \\\cline{1-4}
5&C\+P\+W\+MS&0x00&Center-\/aligned P\+WM Select \\\cline{1-4}
3 -\/ 4&C\+M\+OD&0x00&Clock Mode Selection \\\cline{1-4}
0 -\/ 2&PS&0x00&Prescale Factor Selection \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C\+NT  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{C\+O\+U\+NT  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+U\+NT&0x00&Counter value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{C\+HF }&\multirow{2}{*}{C\+H\+IE}&\multirow{2}{*}{M\+SB}&\multirow{2}{*}{M\+SA }&\multirow{2}{*}{E\+L\+SB}&\multirow{2}{*}{E\+L\+SA}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003900C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x0000002C }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x01&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x01&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x01&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C1\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{C\+HF }&\multirow{2}{*}{C\+H\+IE}&\multirow{2}{*}{M\+SB}&\multirow{2}{*}{M\+SA }&\multirow{2}{*}{E\+L\+SB}&\multirow{2}{*}{E\+L\+SA}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x00&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x00&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x00&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+M\+OD  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{M\+OD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&1&1&1&1&1&1&1&1&1&1 &1&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00009\+C3F }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x0000\+F\+F\+FF }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&M\+OD&0x8000&Modulo value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0V  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{V\+AL  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00003415 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&V\+AL&0x00&Channel Value \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40049030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000300 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_BL_PWM}{}\doxysection{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM (P\+W\+M\+\_\+\+L\+DD)}\label{LCD_BL_PWM}
This component implements a pulse-\/width modulation generator that generates signal with variable duty and fixed cycle. This P\+WM component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_BL_PWM_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_BL_PWM_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_BL_PWM_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___b_l___p_w_m__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_BL_PWM_settings}{}\doxysubsection{Component Settings}\label{LCD_BL_PWM_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_BL\_PWM}
\DoxyCodeLine{            Period device                                  : TPM1\_MOD}
\DoxyCodeLine{            Duty device                                    : TPM1\_C0V}
\DoxyCodeLine{            Output pin                                     : PTA12/TPM1\_CH0}
\DoxyCodeLine{            Output pin signal                              : }
\DoxyCodeLine{            Counter                                        : TPM1\_CNT}
\DoxyCodeLine{            Interrupt service/event                        : Disabled}
\DoxyCodeLine{            Period                                         : 1.2 kHz}
\DoxyCodeLine{            Starting pulse width                           : 0.277778 ms}
\DoxyCodeLine{            Initial polarity                               : low}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnEnd                                      : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{            Referenced components                          : }
\DoxyCodeLine{              Linked component                             : TPM1\_0}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_BL_PWM_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_BL_PWM_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x82000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40039000&T\+P\+M1\+\_\+\+SC &0x00000008 &T\+P\+M1\+\_\+\+SC register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40039004&T\+P\+M1\+\_\+\+C\+NT &0x00000000 &T\+P\+M1\+\_\+\+C\+NT register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x4003900C&T\+P\+M1\+\_\+\+C0\+SC &0x0000002C &T\+P\+M1\+\_\+\+C0\+SC register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40039014&T\+P\+M1\+\_\+\+C1\+SC &0x00000000 &T\+P\+M1\+\_\+\+C1\+SC register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40039008&T\+P\+M1\+\_\+\+M\+OD &0x00009\+C3F &T\+P\+M1\+\_\+\+M\+OD register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40039010&T\+P\+M1\+\_\+\+C0V &0x00003415 &T\+P\+M1\+\_\+\+C0V register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
0x40049030&P\+O\+R\+T\+A\+\_\+\+P\+C\+R12 &0x00000300 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R12 register, peripheral L\+C\+D\+\_\+\+B\+L\+\_\+\+P\+WM. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_BL_PWM_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_BL_PWM_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{D\+A\+C0}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{R\+TC}&\multirow{2}{*}{-\/}&\multirow{2}{*}{A\+D\+C0 }&\multirow{2}{*}{T\+P\+M2}&\multirow{2}{*}{T\+P\+M1}&\multirow{2}{*}{T\+P\+M0 }&\multirow{2}{*}{P\+IT}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+M\+A\+M\+UX }&\multirow{2}{*}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x82000001 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x01&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x00&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x01&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+MA}&\multirow{2}{*}{T\+OF }&\multirow{2}{*}{T\+O\+IE}&\multirow{2}{*}{C\+P\+W\+MS}&\multicolumn{2}{l|}{\multirow{2}{*}{C\+M\+OD }}&\multicolumn{3}{l|}{\multirow{2}{*}{PS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}&\multicolumn{3}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000008 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
8&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
7&T\+OF&0x00&Timer Overflow Flag \\\cline{1-4}
6&T\+O\+IE&0x00&Timer Overflow Interrupt Enable \\\cline{1-4}
5&C\+P\+W\+MS&0x00&Center-\/aligned P\+WM Select \\\cline{1-4}
3 -\/ 4&C\+M\+OD&0x00&Clock Mode Selection \\\cline{1-4}
0 -\/ 2&PS&0x00&Prescale Factor Selection \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C\+NT  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{C\+O\+U\+NT  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+U\+NT&0x00&Counter value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{C\+HF }&\multirow{2}{*}{C\+H\+IE}&\multirow{2}{*}{M\+SB}&\multirow{2}{*}{M\+SA }&\multirow{2}{*}{E\+L\+SB}&\multirow{2}{*}{E\+L\+SA}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003900C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x0000002C }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x01&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x01&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x01&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C1\+SC  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{C\+HF }&\multirow{2}{*}{C\+H\+IE}&\multirow{2}{*}{M\+SB}&\multirow{2}{*}{M\+SA }&\multirow{2}{*}{E\+L\+SB}&\multirow{2}{*}{E\+L\+SA}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{D\+MA  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+HF&0x00&Channel Flag \\\cline{1-4}
6&C\+H\+IE&0x00&Channel Interrupt Enable \\\cline{1-4}
5&M\+SB&0x00&Channel Mode Select \\\cline{1-4}
4&M\+SA&0x00&Channel Mode Select \\\cline{1-4}
3&E\+L\+SB&0x00&Edge or Level Select \\\cline{1-4}
2&E\+L\+SA&0x00&Edge or Level Select \\\cline{1-4}
0&D\+MA&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+M\+OD  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{M\+OD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&1&1&1&1&1&1&1&1&1&1 &1&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00009\+C3F }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x0000\+F\+F\+FF }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&M\+OD&0x8000&Modulo value \\\cline{1-4}
\end{longtabu}
T\+P\+M1\+\_\+\+C0V  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{V\+AL  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40039010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00003415 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&V\+AL&0x00&Channel Value \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40049030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000300 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_D_NC}{}\doxysection{L\+C\+D\+\_\+\+D\+\_\+\+NC (Bit\+I\+O\+\_\+\+L\+DD)}\label{LCD_D_NC}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_D_NC_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_D_NC_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_D_NC_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___d___n_c__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_D_NC_settings}{}\doxysubsection{Component Settings}\label{LCD_D_NC_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_D\_NC}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTC12/TPM\_CLKIN0}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_D_NC_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_D_NC_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+D\+\_\+\+NC Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F094&G\+P\+I\+O\+C\+\_\+\+P\+D\+DR &0x000017\+F8 &G\+P\+I\+O\+C\+\_\+\+P\+D\+DR register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x400\+F\+F080&G\+P\+I\+O\+C\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+C\+\_\+\+P\+D\+OR register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B00C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B010&P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B014&P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B018&P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B01C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B020&P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B024&P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B028&P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
0x4004\+B030&P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 register, peripheral L\+C\+D\+\_\+\+D\+\_\+\+NC. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_D_NC_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_D_NC_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+C\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F094 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000017\+F8 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+C\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F080 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R5  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B018 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R7  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B01C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_NWR}{}\doxysection{L\+C\+D\+\_\+\+N\+WR (Bit\+I\+O\+\_\+\+L\+DD)}\label{LCD_NWR}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_NWR_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_NWR_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_NWR_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___n_w_r__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_NWR_settings}{}\doxysubsection{Component Settings}\label{LCD_NWR_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_NWR}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTC13/TPM\_CLKIN1}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_NWR_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_NWR_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+N\+WR Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F094&G\+P\+I\+O\+C\+\_\+\+P\+D\+DR &0x000037\+F8 &G\+P\+I\+O\+C\+\_\+\+P\+D\+DR register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x400\+F\+F080&G\+P\+I\+O\+C\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+C\+\_\+\+P\+D\+OR register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B00C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B010&P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B014&P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B018&P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B01C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B020&P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B024&P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B028&P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B030&P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
0x4004\+B034&P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 register, peripheral L\+C\+D\+\_\+\+N\+WR. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_NWR_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_NWR_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+C\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F094 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000037\+F8 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+C\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F080 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R5  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B018 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R7  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B01C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R13  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_NRD}{}\doxysection{L\+C\+D\+\_\+\+N\+RD (Bit\+I\+O\+\_\+\+L\+DD)}\label{LCD_NRD}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_NRD_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_NRD_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_NRD_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___n_r_d__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_NRD_settings}{}\doxysubsection{Component Settings}\label{LCD_NRD_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_NRD}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTC16}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_NRD_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_NRD_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+N\+RD Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F094&G\+P\+I\+O\+C\+\_\+\+P\+D\+DR &0x000137\+F8 &G\+P\+I\+O\+C\+\_\+\+P\+D\+DR register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x400\+F\+F080&G\+P\+I\+O\+C\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+C\+\_\+\+P\+D\+OR register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B00C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B010&P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B014&P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B018&P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B01C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B020&P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B024&P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B028&P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B030&P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B034&P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
0x4004\+B040&P\+O\+R\+T\+C\+\_\+\+P\+C\+R16 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R16 register, peripheral L\+C\+D\+\_\+\+N\+RD. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_NRD_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_NRD_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+C\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F094 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000137\+F8 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+C\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F080 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R5  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B018 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R7  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B01C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R13  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R16  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{LCD_NRST}{}\doxysection{L\+C\+D\+\_\+\+N\+R\+ST (Bit\+I\+O\+\_\+\+L\+DD)}\label{LCD_NRST}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{LCD_NRST_settings}{Component Settings}}
\item \mbox{\hyperlink{LCD_NRST_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{LCD_NRST_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___l_c_d___n_r_s_t__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{LCD_NRST_settings}{}\doxysubsection{Component Settings}\label{LCD_NRST_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : LCD\_NRST}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTC17}
\DoxyCodeLine{            Pin signal                                     : }
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{LCD_NRST_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{LCD_NRST_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{L\+C\+D\+\_\+\+N\+R\+ST Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F094&G\+P\+I\+O\+C\+\_\+\+P\+D\+DR &0x000337\+F8 &G\+P\+I\+O\+C\+\_\+\+P\+D\+DR register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x400\+F\+F080&G\+P\+I\+O\+C\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+C\+\_\+\+P\+D\+OR register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B00C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R3 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B010&P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R4 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B014&P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R5 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B018&P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R6 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B01C&P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R7 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B020&P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R8 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B024&P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R9 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B028&P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R10 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B030&P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R12 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B034&P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R13 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B040&P\+O\+R\+T\+C\+\_\+\+P\+C\+R16 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R16 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
0x4004\+B044&P\+O\+R\+T\+C\+\_\+\+P\+C\+R17 &0x00000100 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R17 register, peripheral L\+C\+D\+\_\+\+N\+R\+ST. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{LCD_NRST_regs_details}{}\doxysubsection{Register Initialization Details}\label{LCD_NRST_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+C\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F094 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000337\+F8 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+C\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F080 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B010 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R5  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B014 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B018 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R7  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B01C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R12  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B030 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R13  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R16  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R17  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B044 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{AdcLdd1}{}\doxysection{Adc\+Ldd1 (A\+D\+C\+\_\+\+L\+DD)}\label{AdcLdd1}
This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure.


\begin{DoxyItemize}
\item \mbox{\hyperlink{AdcLdd1_settings}{Component Settings}}
\item \mbox{\hyperlink{AdcLdd1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{AdcLdd1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___adc_ldd1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{AdcLdd1_settings}{}\doxysubsection{Component Settings}\label{AdcLdd1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : AdcLdd1}
\DoxyCodeLine{            A/D converter                                  : ADC0}
\DoxyCodeLine{            Discontinuous mode                             : no}
\DoxyCodeLine{            Interrupt service/event                        : Disabled}
\DoxyCodeLine{            DMA                                            : Disabled}
\DoxyCodeLine{            A/D channel list                               : 4}
\DoxyCodeLine{              Channel 0                                    : }
\DoxyCodeLine{                Channel mode                               : Single Ended}
\DoxyCodeLine{                  Input                                    : }
\DoxyCodeLine{                    A/D channel (pin)                      : ADC0\_SE14/TSI0\_CH13/PTC0/EXTRG\_IN/CMP0\_OUT}
\DoxyCodeLine{                    A/D channel (pin) signal               : LCD\_TS\_YD}
\DoxyCodeLine{              Channel 1                                    : }
\DoxyCodeLine{                Channel mode                               : Single Ended}
\DoxyCodeLine{                  Input                                    : }
\DoxyCodeLine{                    A/D channel (pin)                      : ADC0\_SE15/TSI0\_CH14/PTC1/LLWU\_P6/RTC\_CLKIN/I2C1\_SCL/TPM0\_CH0}
\DoxyCodeLine{                    A/D channel (pin) signal               : LCD\_TS\_XL}
\DoxyCodeLine{              Channel 2                                    : }
\DoxyCodeLine{                Channel mode                               : Single Ended}
\DoxyCodeLine{                  Input                                    : }
\DoxyCodeLine{                    A/D channel (pin)                      : ADC0\_DP3/ADC0\_SE3/PTE22/TPM2\_CH0/UART2\_TX}
\DoxyCodeLine{                    A/D channel (pin) signal               : LCD\_TS\_YU}
\DoxyCodeLine{              Channel 3                                    : }
\DoxyCodeLine{                Channel mode                               : Single Ended}
\DoxyCodeLine{                  Input                                    : }
\DoxyCodeLine{                    A/D channel (pin)                      : ADC0\_DM3/ADC0\_SE7a/PTE23/TPM2\_CH1/UART2\_RX}
\DoxyCodeLine{                    A/D channel (pin) signal               : LCD\_TS\_XR}
\DoxyCodeLine{            Static sample groups                           : Disabled}
\DoxyCodeLine{            Max. samples                                   : 8}
\DoxyCodeLine{            A/D resolution                                 : 16 bits}
\DoxyCodeLine{            Low-\/power mode                                 : Enabled}
\DoxyCodeLine{            High-\/speed conversion mode                     : Enabled}
\DoxyCodeLine{            Asynchro clock output                          : Disabled}
\DoxyCodeLine{            Sample time                                    : 24 clock periods}
\DoxyCodeLine{            Number of conversions                          : 1}
\DoxyCodeLine{            Conversion time                                : 3.916667 s}
\DoxyCodeLine{            ADC clock                                      : 12 MHz (83.333 ns)}
\DoxyCodeLine{            Single conversion time -\/ Single-\/ended          : 4.375 us}
\DoxyCodeLine{            Single conversion time -\/ Differential          : 5.125 us}
\DoxyCodeLine{            Additional conversion time -\/ Single-\/ended      : 3.916 us}
\DoxyCodeLine{            Additional conversion time -\/ Differential      : 4.666 us}
\DoxyCodeLine{            Result type                                    : unsigned 16 bits, right justified}
\DoxyCodeLine{            Trigger                                        : Disabled}
\DoxyCodeLine{            Voltage reference                              : }
\DoxyCodeLine{              High voltage reference                       : }
\DoxyCodeLine{                Volt. ref. pin                             : VREFH}
\DoxyCodeLine{                Volt. ref pin signal                       : }
\DoxyCodeLine{              Low voltage reference                        : }
\DoxyCodeLine{                Volt. ref. pin                             : VREFL}
\DoxyCodeLine{                Volt. ref pin signal                       : }
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init. code                        : yes}
\DoxyCodeLine{              Auto initialization                          : no}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnMeasurementComplete                      : Disabled}
\DoxyCodeLine{                OnError                                    : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{AdcLdd1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{AdcLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{Adc\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4003\+B000&A\+D\+C0\+\_\+\+S\+C1A &0x0000000F &A\+D\+C0\+\_\+\+S\+C1A register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x8\+A000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004\+B000&P\+O\+R\+T\+C\+\_\+\+P\+C\+R0 &0x00000000 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R0 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004\+B004&P\+O\+R\+T\+C\+\_\+\+P\+C\+R1 &0x00000000 &P\+O\+R\+T\+C\+\_\+\+P\+C\+R1 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004\+D058&P\+O\+R\+T\+E\+\_\+\+P\+C\+R22 &0x00000000 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R22 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004\+D05C&P\+O\+R\+T\+E\+\_\+\+P\+C\+R23 &0x00000000 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R23 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B00C&A\+D\+C0\+\_\+\+C\+F\+G2 &0x00000004 &A\+D\+C0\+\_\+\+C\+F\+G2 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B008&A\+D\+C0\+\_\+\+C\+F\+G1 &0x000000\+BC &A\+D\+C0\+\_\+\+C\+F\+G1 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B020&A\+D\+C0\+\_\+\+S\+C2 &0x00000000 &A\+D\+C0\+\_\+\+S\+C2 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B024&A\+D\+C0\+\_\+\+S\+C3 &0x00000040 &A\+D\+C0\+\_\+\+S\+C3 register, peripheral Adc\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{AdcLdd1_regs_details}{}\doxysubsection{Register Initialization Details}\label{AdcLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

A\+D\+C0\+\_\+\+S\+C1A  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{1}{*}{C\+O\+CO }&\multirow{2}{*}{A\+I\+EN}&\multirow{2}{*}{D\+I\+FF}&\multicolumn{5}{l|}{\multirow{2}{*}{A\+D\+CH  }}\\\cline{1-1}\cline{10-10}
W &&&&&&&&&&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+B000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x0000000F }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x0000001F }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+O\+CO&0x00&Conversion Complete Flag \\\cline{1-4}
6&A\+I\+EN&0x00&Interrupt Enable \\\cline{1-4}
5&D\+I\+FF&0x00&Differential Mode Enable \\\cline{1-4}
0 -\/ 4&A\+D\+CH&0x00&Input channel select \\\cline{1-4}
\end{longtabu}
S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{D\+A\+C0}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{R\+TC}&\multirow{2}{*}{-\/}&\multirow{2}{*}{A\+D\+C0 }&\multirow{2}{*}{T\+P\+M2}&\multirow{2}{*}{T\+P\+M1}&\multirow{2}{*}{T\+P\+M0 }&\multirow{2}{*}{P\+IT}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+M\+A\+M\+UX }&\multirow{2}{*}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x8\+A000001 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x01&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x01&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x01&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R0  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B000 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+C\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+B004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R22  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D058 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R23  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D05C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+C\+F\+G2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{M\+U\+X\+S\+EL }&\multirow{2}{*}{A\+D\+A\+C\+K\+EN}&\multirow{2}{*}{A\+D\+H\+SC}&\multicolumn{2}{l|}{\multirow{2}{*}{A\+D\+L\+S\+TS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+B00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000004 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4&M\+U\+X\+S\+EL&0x00&A\+DC Mux Select \\\cline{1-4}
3&A\+D\+A\+C\+K\+EN&0x00&Asynchronous Clock Output Enable \\\cline{1-4}
2&A\+D\+H\+SC&0x01&High-\/\+Speed Configuration \\\cline{1-4}
0 -\/ 1&A\+D\+L\+S\+TS&0x00&Long Sample Time Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+C\+F\+G1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{A\+D\+L\+PC }&\multicolumn{2}{l|}{\multirow{2}{*}{A\+D\+IV}}&\multirow{2}{*}{A\+D\+L\+S\+MP}&\multicolumn{2}{l|}{\multirow{2}{*}{M\+O\+DE }}&\multicolumn{2}{l|}{\multirow{2}{*}{A\+D\+I\+C\+LK  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}&\multicolumn{2}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+B008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000000\+BC }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&A\+D\+L\+PC&0x01&Low-\/\+Power Configuration \\\cline{1-4}
5 -\/ 6&A\+D\+IV&0x00&Clock Divide Select \\\cline{1-4}
4&A\+D\+L\+S\+MP&0x01&Sample time configuration \\\cline{1-4}
2 -\/ 3&M\+O\+DE&0x02&Conversion mode selection \\\cline{1-4}
0 -\/ 1&A\+D\+I\+C\+LK&0x00&Input Clock Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+S\+C2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{1}{*}{A\+D\+A\+CT }&\multirow{2}{*}{A\+D\+T\+RG}&\multirow{2}{*}{A\+C\+FE}&\multirow{2}{*}{A\+C\+F\+GT }&\multirow{2}{*}{A\+C\+R\+EN}&\multirow{2}{*}{D\+M\+A\+EN}&\multicolumn{2}{l|}{\multirow{2}{*}{R\+E\+F\+S\+EL  }}\\\cline{1-1}\cline{10-10}
W &&&&&&&&&&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+B020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&A\+D\+A\+CT&0x00&Conversion Active \\\cline{1-4}
6&A\+D\+T\+RG&0x00&Conversion Trigger Select \\\cline{1-4}
5&A\+C\+FE&0x00&Compare Function Enable \\\cline{1-4}
4&A\+C\+F\+GT&0x00&Compare Function Greater Than Enable \\\cline{1-4}
3&A\+C\+R\+EN&0x00&Compare Function Range Enable \\\cline{1-4}
2&D\+M\+A\+EN&0x00&D\+MA Enable \\\cline{1-4}
0 -\/ 1&R\+E\+F\+S\+EL&0x00&Voltage Reference Selection \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+S\+C3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{C\+AL }&\multirow{2}{*}{C\+A\+LF}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{A\+D\+CO}&\multirow{2}{*}{A\+V\+GE}&\multicolumn{2}{l|}{\multirow{2}{*}{A\+V\+GS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4003\+B024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000040 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+AL&0x00&Calibration \\\cline{1-4}
6&C\+A\+LF&0x01&Calibration Failed Flag \\\cline{1-4}
3&A\+D\+CO&0x00&Continuous Conversion Enable \\\cline{1-4}
2&A\+V\+GE&0x00&Hardware Average Enable \\\cline{1-4}
0 -\/ 1&A\+V\+GS&0x00&Hardware Average Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_1}{}\doxysection{D\+B\+G\+\_\+1 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_1}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_1_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_1_settings}{}\doxysubsection{Component Settings}\label{DBG_1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_1}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : ADC0\_SE9/TSI0\_CH6/PTB1/I2C0\_SDA/TPM1\_CH1}
\DoxyCodeLine{            Pin signal                                     : DBG\_1}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C0002 &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+1. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+1. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+1. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+1. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_1_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C0002 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_2}{}\doxysection{D\+B\+G\+\_\+2 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_2}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_2_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_2_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_2_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__2__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_2_settings}{}\doxysubsection{Component Settings}\label{DBG_2_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_2}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : ADC0\_SE12/TSI0\_CH7/PTB2/I2C0\_SCL/TPM2\_CH0}
\DoxyCodeLine{            Pin signal                                     : DBG\_2}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_2_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_2_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+2 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C0006 &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+2. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_2_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_2_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C0006 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_3}{}\doxysection{D\+B\+G\+\_\+3 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_3}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_3_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_3_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_3_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__3__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_3_settings}{}\doxysubsection{Component Settings}\label{DBG_3_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_3}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : ADC0\_SE13/TSI0\_CH8/PTB3/I2C0\_SDA/TPM2\_CH1}
\DoxyCodeLine{            Pin signal                                     : DBG\_3}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_3_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_3_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+3 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C000E &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
0x4004\+A00C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 register, peripheral D\+B\+G\+\_\+3. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_3_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_3_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C000E }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_4}{}\doxysection{D\+B\+G\+\_\+4 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_4}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_4_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_4_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_4_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__4__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_4_settings}{}\doxysubsection{Component Settings}\label{DBG_4_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_4}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTB8/EXTRG\_IN}
\DoxyCodeLine{            Pin signal                                     : DBG\_4}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_4_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_4_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+4 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C010E &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A00C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
0x4004\+A020&P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 register, peripheral D\+B\+G\+\_\+4. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_4_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_4_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C010E }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_5}{}\doxysection{D\+B\+G\+\_\+5 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_5}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_5_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_5_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_5_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__5__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_5_settings}{}\doxysubsection{Component Settings}\label{DBG_5_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_5}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTB9}
\DoxyCodeLine{            Pin signal                                     : DBG\_5}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_5_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_5_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+5 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C030E &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A00C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A020&P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
0x4004\+A024&P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 register, peripheral D\+B\+G\+\_\+5. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_5_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_5_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C030E }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_6}{}\doxysection{D\+B\+G\+\_\+6 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_6}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_6_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_6_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_6_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__6__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_6_settings}{}\doxysubsection{Component Settings}\label{DBG_6_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_6}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTB10/SPI1\_PCS0}
\DoxyCodeLine{            Pin signal                                     : DBG\_6}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_6_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_6_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+6 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C070E &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A00C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A020&P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A024&P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
0x4004\+A028&P\+O\+R\+T\+B\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R10 register, peripheral D\+B\+G\+\_\+6. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_6_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_6_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C070E }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{DBG_7}{}\doxysection{D\+B\+G\+\_\+7 (Bit\+I\+O\+\_\+\+L\+DD)}\label{DBG_7}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{DBG_7_settings}{Component Settings}}
\item \mbox{\hyperlink{DBG_7_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{DBG_7_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___d_b_g__7__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{DBG_7_settings}{}\doxysubsection{Component Settings}\label{DBG_7_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : DBG\_7}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTB11/SPI1\_SCK}
\DoxyCodeLine{            Pin signal                                     : DBG\_7}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 0}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{DBG_7_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{DBG_7_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{D\+B\+G\+\_\+7 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F054&G\+P\+I\+O\+B\+\_\+\+P\+D\+DR &0x000\+C0\+F0E &G\+P\+I\+O\+B\+\_\+\+P\+D\+DR register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x400\+F\+F040&G\+P\+I\+O\+B\+\_\+\+P\+D\+OR &0x00000000 &G\+P\+I\+O\+B\+\_\+\+P\+D\+OR register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A048&P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R18 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A04C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R19 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A004&P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R1 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A008&P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R2 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A00C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R3 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A020&P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R8 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A024&P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R9 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A028&P\+O\+R\+T\+B\+\_\+\+P\+C\+R10 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R10 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
0x4004\+A02C&P\+O\+R\+T\+B\+\_\+\+P\+C\+R11 &0x00000100 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R11 register, peripheral D\+B\+G\+\_\+7. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{DBG_7_regs_details}{}\doxysubsection{Register Initialization Details}\label{DBG_7_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+B\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F054 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x000\+C0\+F0E }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x00&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+B\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F040 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x00&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R18  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A048 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R19  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A04C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A004 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R3  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A00C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R8  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A020 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R9  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A024 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R10  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A028 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R11  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+A02C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
\hypertarget{CI2C1}{}\doxysection{C\+I2\+C1 (I2\+C\+\_\+\+L\+DD)}\label{CI2C1}
This component encapsulates the internal I2C communication interface. The implementation of the interface is based on the Philips I2\+C-\/bus specification version 2.\+0. Interface features\+: M\+A\+S\+T\+ER mode
\begin{DoxyItemize}
\item Multi master communication
\item The combined format of communication possible (see Send\+Stop parameter in Master\+Send/\+Receive\+Block method)
\item 7-\/bit slave addressing (10-\/bit addressing can be made as well)
\item Acknowledge polling provided
\item No wait state initiated when a slave device holds the S\+CL line low
\item Holding of the S\+CL line low by slave device recognized as \textquotesingle{}not available bus\textquotesingle{}
\item Invalid start/stop condition detection provided S\+L\+A\+VE mode
\item 7-\/bit slave addressing
\item General call address detection provided
\end{DoxyItemize}

\mbox{\hyperlink{CI2C1_settings}{Component Settings}}
\begin{DoxyItemize}
\item \mbox{\hyperlink{CI2C1_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{CI2C1_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___c_i2_c1__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{CI2C1_settings}{}\doxysubsection{Component Settings}\label{CI2C1_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : CI2C1}
\DoxyCodeLine{            I2C channel                                    : I2C0}
\DoxyCodeLine{            Interrupt service                              : Enabled}
\DoxyCodeLine{              Interrupt                                    : \mbox{\hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc}{INT\_I2C0}}}
\DoxyCodeLine{              Interrupt priority                           : medium priority}
\DoxyCodeLine{            Settings                                       : }
\DoxyCodeLine{              Mode selection                               : MASTER}
\DoxyCodeLine{              MASTER mode                                  : Enabled}
\DoxyCodeLine{                Initialization                             : }
\DoxyCodeLine{                  Address mode                             : 7-\/bit addressing}
\DoxyCodeLine{                  Target slave address init                : 0x1D}
\DoxyCodeLine{              SLAVE mode                                   : Disabled}
\DoxyCodeLine{              Pins                                         : }
\DoxyCodeLine{                SDA pin                                    : }
\DoxyCodeLine{                  SDA pin                                  : PTE25/TPM0\_CH1/I2C0\_SDA}
\DoxyCodeLine{                  SDA pin signal                           : }
\DoxyCodeLine{                SCL pin                                    : }
\DoxyCodeLine{                  SCL pin                                  : PTE24/TPM0\_CH0/I2C0\_SCL}
\DoxyCodeLine{                  SCL pin signal                           : }
\DoxyCodeLine{                High drive select                          : Disabled}
\DoxyCodeLine{                Input Glitch filter                        : 0}
\DoxyCodeLine{              Internal frequency (multiplier factor)       : 24 MHz}
\DoxyCodeLine{              Bits 0-\/2 of Frequency divider register       : 000}
\DoxyCodeLine{              Bits 3-\/5 of Frequency divider register       : 000}
\DoxyCodeLine{              SCL frequency                                : 1200 kHz}
\DoxyCodeLine{              SDA Hold                                     : 0.292 us}
\DoxyCodeLine{              SCL start Hold                               : 0.25 us}
\DoxyCodeLine{              SCL stop Hold                                : 0.458 us}
\DoxyCodeLine{              Control acknowledge bit                      : Disabled}
\DoxyCodeLine{              Low timeout                                  : Disabled}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Enabled in init code                         : yes}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{              Event mask                                   : }
\DoxyCodeLine{                OnMasterBlockSent                          : Enabled}
\DoxyCodeLine{                OnMasterBlockReceived                      : Enabled}
\DoxyCodeLine{                OnMasterByteReceived                       : Disabled}
\DoxyCodeLine{                OnSlaveBlockSent                           : Disabled}
\DoxyCodeLine{                OnSlaveBlockReceived                       : Disabled}
\DoxyCodeLine{                OnSlaveByteReceived                        : Disabled}
\DoxyCodeLine{                OnSlaveRxRequest                           : Disabled}
\DoxyCodeLine{                OnSlaveTxRequest                           : Disabled}
\DoxyCodeLine{                OnSlaveGeneralCallAddr                     : Disabled}
\DoxyCodeLine{                OnSlaveSmBusCallAddr                       : Disabled}
\DoxyCodeLine{                OnSlaveSmBusAlertResponse                  : Disabled}
\DoxyCodeLine{                OnError                                    : Disabled}
\DoxyCodeLine{                OnBusStopDetected                          : Disabled}
\DoxyCodeLine{            CPU clock/configuration selection              : }
\DoxyCodeLine{              Clock configuration 0                        : This component enabled}
\DoxyCodeLine{              Clock configuration 1                        : This component disabled}
\DoxyCodeLine{              Clock configuration 2                        : This component disabled}
\DoxyCodeLine{              Clock configuration 3                        : This component disabled}
\DoxyCodeLine{              Clock configuration 4                        : This component disabled}
\DoxyCodeLine{              Clock configuration 5                        : This component disabled}
\DoxyCodeLine{              Clock configuration 6                        : This component disabled}
\DoxyCodeLine{              Clock configuration 7                        : This component disabled}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{CI2C1_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{CI2C1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{C\+I2\+C1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0800470 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066002&I2\+C0\+\_\+\+C1 &0x00000000 &I2\+C0\+\_\+\+C1 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066006&I2\+C0\+\_\+\+F\+LT &0x00000040 &I2\+C0\+\_\+\+F\+LT register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066003&I2\+C0\+\_\+S &0x00000002 &I2\+C0\+\_\+S register, peripheral C\+I2\+C1. \\\cline{1-4}
0x4004\+D064&P\+O\+R\+T\+E\+\_\+\+P\+C\+R25 &0x00000500 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R25 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x4004\+D060&P\+O\+R\+T\+E\+\_\+\+P\+C\+R24 &0x00000500 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R24 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x\+E000\+E408&N\+V\+I\+C\+\_\+\+I\+P\+R2 &0x80000080 &N\+V\+I\+C\+\_\+\+I\+P\+R2 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00001901 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066005&I2\+C0\+\_\+\+C2 &0x00000000 &I2\+C0\+\_\+\+C2 register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066008&I2\+C0\+\_\+\+S\+MB &0x00000008 &I2\+C0\+\_\+\+S\+MB register, peripheral C\+I2\+C1. \\\cline{1-4}
0x40066001&I2\+C0\+\_\+F &0x00000000 &I2\+C0\+\_\+F register, peripheral C\+I2\+C1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{CI2C1_regs_details}{}\doxysubsection{Register Initialization Details}\label{CI2C1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+P\+I1 }&\multirow{2}{*}{S\+P\+I0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{C\+MP}&\multirow{2}{*}{U\+S\+B\+O\+TG}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{U\+A\+R\+T2}&\multirow{2}{*}{U\+A\+R\+T1}&\multirow{2}{*}{U\+A\+R\+T0 }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{I2\+C1 }&\multirow{2}{*}{I2\+C0}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x\+F0800470 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x01&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x00&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x01&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{I\+I\+C\+EN}&\multirow{2}{*}{I\+I\+C\+IE }&\multirow{2}{*}{M\+ST}&\multirow{2}{*}{TX}&\multirow{2}{*}{T\+X\+AK }&&\multirow{2}{*}{W\+U\+EN}&\multirow{2}{*}{D\+M\+A\+EN  }\\\cline{1-1}\cline{7-7}
W &&&&&&R\+S\+TA  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066002 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&I\+I\+C\+EN&0x00&I2C Enable \\\cline{1-4}
6&I\+I\+C\+IE&0x00&I2C Interrupt Enable \\\cline{1-4}
5&M\+ST&0x00&Master Mode Select \\\cline{1-4}
4&TX&0x00&Transmit Mode Select \\\cline{1-4}
3&T\+X\+AK&0x00&Transmit Acknowledge Enable \\\cline{1-4}
2&R\+S\+TA&0x00&Repeat S\+T\+A\+RT \\\cline{1-4}
1&W\+U\+EN&0x00&Wakeup Enable \\\cline{1-4}
0&D\+M\+A\+EN&0x00&D\+MA Enable \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+\+F\+LT  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{S\+H\+EN}&\multirow{2}{*}{S\+T\+O\+PF }&\multirow{2}{*}{S\+T\+O\+P\+IE}&\multicolumn{5}{l|}{\multirow{2}{*}{F\+LT  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066006 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000040 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&S\+H\+EN&0x00&Stop Hold Enable \\\cline{1-4}
6&S\+T\+O\+PF&0x01&I2C Bus Stop Detect Flag \\\cline{1-4}
5&S\+T\+O\+P\+IE&0x00&I2C Bus Stop Interrupt Enable \\\cline{1-4}
0 -\/ 4&F\+LT&0x00&I2C Programmable Filter Factor \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+S  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{1}{*}{T\+CF}&\multirow{2}{*}{I\+A\+AS }&\multirow{1}{*}{B\+U\+SY}&\multirow{2}{*}{A\+R\+BL}&\multirow{2}{*}{R\+AM }&\multirow{1}{*}{S\+RW}&\multirow{2}{*}{I\+I\+C\+IF}&\multirow{1}{*}{R\+X\+AK  }\\\cline{1-2}\cline{4-4}\cline{7-7}\cline{9-9}
W &&&&&&&&\\\cline{1-9}
Reset&1&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066003 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000002 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000080 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&T\+CF&0x00&Transfer Complete Flag \\\cline{1-4}
6&I\+A\+AS&0x00&Addressed As A Slave \\\cline{1-4}
5&B\+U\+SY&0x00&Bus Busy \\\cline{1-4}
4&A\+R\+BL&0x00&Arbitration Lost \\\cline{1-4}
3&R\+AM&0x00&Range Address Match \\\cline{1-4}
2&S\+RW&0x00&Slave Read/\+Write \\\cline{1-4}
1&I\+I\+C\+IF&0x01&Interrupt Flag \\\cline{1-4}
0&R\+X\+AK&0x00&Receive Acknowledge \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R25  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D064 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000500 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x04&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R24  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D060 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000500 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x04&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+11}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+10  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+9}}&\multicolumn{8}{l|}{\multirow{2}{*}{P\+R\+I\+\_\+8  }}\\\cline{1-1}
W  &\multicolumn{8}{}|}{}&\multicolumn{8}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E408 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x80000080 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+11&0x80&Priority of interrupt 11 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+10&0x00&Priority of interrupt 10 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+9&0x00&Priority of interrupt 9 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+8&0x80&Priority of interrupt 8 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00001901 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+\+C2  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{G\+C\+A\+EN}&\multirow{2}{*}{A\+D\+E\+XT }&\multirow{2}{*}{H\+D\+RS}&\multirow{2}{*}{S\+B\+RC}&\multirow{2}{*}{R\+M\+EN }&\multicolumn{3}{l|}{\multirow{2}{*}{AD  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066005 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&G\+C\+A\+EN&0x00&General Call Address Enable \\\cline{1-4}
6&A\+D\+E\+XT&0x00&Address Extension \\\cline{1-4}
5&H\+D\+RS&0x00&High Drive Select \\\cline{1-4}
4&S\+B\+RC&0x00&Slave Baud Rate Control \\\cline{1-4}
3&R\+M\+EN&0x00&Range Address Matching Enable \\\cline{1-4}
0 -\/ 2&AD&0x00&Slave Address \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+\+S\+MB  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{*}{F\+A\+CK}&\multirow{2}{*}{A\+L\+E\+R\+T\+EN }&\multirow{2}{*}{S\+I\+I\+C\+A\+EN}&\multirow{2}{*}{T\+C\+K\+S\+EL}&\multirow{2}{*}{S\+L\+TF }&\multirow{1}{*}{S\+H\+T\+F1}&\multirow{2}{*}{S\+H\+T\+F2}&\multirow{2}{*}{S\+H\+T\+F2\+IE  }\\\cline{1-1}\cline{7-7}
W &&&&&&&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066008 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000008 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&F\+A\+CK&0x00&Fast N\+A\+C\+K/\+A\+CK Enable \\\cline{1-4}
6&A\+L\+E\+R\+T\+EN&0x00&S\+M\+Bus Alert Response Address Enable \\\cline{1-4}
5&S\+I\+I\+C\+A\+EN&0x00&Second I2C Address Enable \\\cline{1-4}
4&T\+C\+K\+S\+EL&0x00&Timeout Counter Clock Select \\\cline{1-4}
3&S\+L\+TF&0x01&S\+CL Low Timeout Flag \\\cline{1-4}
2&S\+H\+T\+F1&0x00&S\+CL High Timeout Flag 1 \\\cline{1-4}
1&S\+H\+T\+F2&0x00&S\+CL High Timeout Flag 2 \\\cline{1-4}
0&S\+H\+T\+F2\+IE&0x00&S\+H\+T\+F2 Interrupt Enable \\\cline{1-4}
\end{longtabu}
I2\+C0\+\_\+F  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multicolumn{2}{l|}{\multirow{2}{*}{M\+U\+LT}}&\multicolumn{6}{l|}{\multirow{2}{*}{I\+CR  }}\\\cline{1-1}
W  &\multicolumn{2}{}|}{}&\multicolumn{6}{}|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x40066001 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
6 -\/ 7&M\+U\+LT&0x00&The M\+U\+LT bits define the multiplier factor mul. This factor is used along with the S\+CL divider to generate the I2C baud rate \\\cline{1-4}
0 -\/ 5&I\+CR&0x00&Clock\+Rate \\\cline{1-4}
\end{longtabu}
\hypertarget{HBLED}{}\doxysection{H\+B\+L\+ED (Bit\+I\+O\+\_\+\+L\+DD)}\label{HBLED}
The H\+AL Bit\+IO component provides a low level A\+PI for unified access to general purpose digital input/output pins across various device designs.

R\+T\+OS drivers using H\+AL Bit\+IO A\+PI are simpler and more portable to various microprocessors.


\begin{DoxyItemize}
\item \mbox{\hyperlink{HBLED_settings}{Component Settings}}
\item \mbox{\hyperlink{HBLED_regs_overview}{Registers Initialization Overview}} ~\newline

\item \mbox{\hyperlink{HBLED_regs_details}{Register Initialization Details}}
\item \mbox{\hyperlink{group___h_b_l_e_d__module}{Component documentation}} 
\end{DoxyItemize}\hypertarget{HBLED_settings}{}\doxysubsection{Component Settings}\label{HBLED_settings}

\begin{DoxyCode}{0}
\DoxyCodeLine{            Component name                                 : HBLED}
\DoxyCodeLine{            Pin \textcolor{keywordflow}{for} I/O                                    : PTE31/TPM0\_CH4}
\DoxyCodeLine{            Pin signal                                     : HBLED}
\DoxyCodeLine{            Direction                                      : Output}
\DoxyCodeLine{            Initialization                                 : }
\DoxyCodeLine{              Init. direction                              : Output}
\DoxyCodeLine{              Init. value                                  : 1}
\DoxyCodeLine{              Auto initialization                          : yes}
\DoxyCodeLine{            Safe mode                                      : no}
\DoxyCodeLine{<h1>}
\end{DoxyCode}
 \hypertarget{HBLED_regs_overview}{}\doxysubsection{Registers Initialization Overview}\label{HBLED_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|l|}{H\+B\+L\+ED Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x400\+F\+F114&G\+P\+I\+O\+E\+\_\+\+P\+D\+DR &0x\+A0000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+DR register, peripheral H\+B\+L\+ED. \\\cline{1-4}
0x400\+F\+F100&G\+P\+I\+O\+E\+\_\+\+P\+D\+OR &0x80000000 &G\+P\+I\+O\+E\+\_\+\+P\+D\+OR register, peripheral H\+B\+L\+ED. \\\cline{1-4}
0x4004\+D074&P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R29 register, peripheral H\+B\+L\+ED. \\\cline{1-4}
0x4004\+D07C&P\+O\+R\+T\+E\+\_\+\+P\+C\+R31 &0x00000100 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R31 register, peripheral H\+B\+L\+ED. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{HBLED_regs_details}{}\doxysubsection{Register Initialization Details}\label{HBLED_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

G\+P\+I\+O\+E\+\_\+\+P\+D\+DR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DD  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F114 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x\+A0000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DD&0x80000000&Port Data Direction \\\cline{1-4}
\end{longtabu}
G\+P\+I\+O\+E\+\_\+\+P\+D\+OR  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{16}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{l|}{\multirow{2}{*}{P\+DO  }}\\\cline{1-1}
W  &\multicolumn{32}{}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x400\+F\+F100 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x80000000 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&P\+DO&0x80000000&Port Data Output \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R29  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D074 }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R31  \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{I\+SF}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multicolumn{4}{l|}{\multirow{2}{*}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{-\/}&\multirow{2}{*}{-\/}&\multicolumn{3}{l|}{\multirow{2}{*}{M\+UX }}&\multirow{2}{*}{-\/}&\multirow{2}{*}{D\+SE}&\multirow{2}{*}{-\/ }&\multirow{2}{*}{P\+FE}&\multirow{2}{*}{-\/}&\multirow{2}{*}{S\+RE }&\multirow{2}{*}{PE}&\multirow{2}{*}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|l|}{Address}&\multicolumn{2}{l|}{0x4004\+D07C }\\\cline{1-4}
\multicolumn{2}{|l|}{Initial value}&\multicolumn{2}{l|}{0x00000100 }\\\cline{1-4}
\multicolumn{2}{|l|}{After-\/reset value}&\multicolumn{2}{l|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
