VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run011/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml UART_RECEIVER_TOP.blif --clock_modeling route


Architecture file: /home/fizza/work/uart_receiver/run011/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm.xml
Circuit name: UART_RECEIVER_TOP

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.00 seconds (max_rss 18.2 MiB, delta_rss +1.2 MiB)

Timing analysis: ON
Circuit netlist file: UART_RECEIVER_TOP.net
Circuit placement file: UART_RECEIVER_TOP.place
Circuit routing file: UART_RECEIVER_TOP.route
Circuit SDC file: UART_RECEIVER_TOP.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.9 MiB)
Circuit file: UART_RECEIVER_TOP.blif
# Load circuit
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.5 MiB)
# Clean circuit
Absorbed 2 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 5
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 96
    .input :       3
    .latch :      25
    .output:       7
    0-LUT  :       1
    6-LUT  :      60
  Nets  : 89
    Avg Fanout:     3.6
    Max Fanout:    25.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 412
  Timing Graph Edges: 639
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.2 MiB)
Netlist contains 1 clocks
  Netlist Clock 'i_clk' Fanout: 25 pins (6.1%), 25 blocks (26.0%)
# Load Timing Constraints

SDC file 'UART_RECEIVER_TOP.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'i_clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'i_clk' Source: 'i_clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 3: Specified device dimensions (10x10) exceed those of the largest fixed-size device. Using the largest fixed-size device
Begin packing 'UART_RECEIVER_TOP.blif'.

After removing unused inputs...
	total blocks: 96, total nets: 89, total inputs: 3, total outputs: 7
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     2/71        2%                            1     5 x 5     
     4/71        5%                            1     5 x 5     
     6/71        8%                            1     5 x 5     
     8/71       11%                            1     5 x 5     
    10/71       14%                            1     5 x 5     
    12/71       16%                            2     5 x 5     
    14/71       19%                            2     5 x 5     
    16/71       22%                            2     5 x 5     
    18/71       25%                            2     5 x 5     
    20/71       28%                            2     5 x 5     
    22/71       30%                            3     5 x 5     
    24/71       33%                            3     5 x 5     
    26/71       36%                            3     5 x 5     
    28/71       39%                            3     5 x 5     
    30/71       42%                            3     5 x 5     
    32/71       45%                            4     5 x 5     
    34/71       47%                            4     5 x 5     
    36/71       50%                            4     5 x 5     
    38/71       53%                            4     5 x 5     
    40/71       56%                            4     5 x 5     
    42/71       59%                            5     5 x 5     
    44/71       61%                            5     5 x 5     
    46/71       64%                            5     5 x 5     
    48/71       67%                            5     5 x 5     
    50/71       70%                            5     5 x 5     
    52/71       73%                            6     5 x 5     
    54/71       76%                            6     5 x 5     
    56/71       78%                            6     5 x 5     
    58/71       81%                            6     5 x 5     
    60/71       84%                            6     5 x 5     
    62/71       87%                            7     5 x 5     
    64/71       90%                            9     5 x 5     
    66/71       92%                           11     5 x 5     
    68/71       95%                           13     5 x 5     
    70/71       98%                           15     5 x 5     

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 61
  LEs used for logic and registers    : 25
  LEs used for logic only             : 36
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.531e-06 sec
Full Max Req/Worst Slack updates 1 in 3.714e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.6401e-05 sec
FPGA sized to 5 x 5 (6x6)
Device Utilization: 0.33 (target 1.00)
	Block Utilization: 0.10 Type: io
	Block Utilization: 0.78 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 21.0 MiB, delta_rss +0.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'UART_RECEIVER_TOP.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.048477 seconds).
Warning 4: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 59.1 MiB, delta_rss +38.1 MiB)
Warning 5: Netlist contains 1 global net to non-global architecture pin connections
Warning 6: Logic block #6 ($undef) has only 1 output pin '$undef.O[9]'. It may be a constant generator.

Pb types usage...
  io         : 10
   inpad     : 3
   outpad    : 7
  clb        : 7
   fle       : 61
    ble6     : 61
     lut6    : 61
      lut    : 61
     ff      : 25

# Create Device
## Build Device Grid
FPGA sized to 5 x 5: 25 grid tiles (6x6)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		96	blocks of type: io
	Netlist
		7	blocks of type: clb
	Architecture
		9	blocks of type: clb

Device Utilization: 0.33 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.10 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.78 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 1860
OPIN->CHANX/CHANY edge count after creating direct connections: 1860
CHAN->CHAN type edge count:10785
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 2151
  RR Graph Edges: 13296
# Create Device took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 1152
OPIN->CHANX/CHANY edge count after creating direct connections: 1152
CHAN->CHAN type edge count:6886
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1719
  RR Graph Edges: 8689
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

There are 89 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 216

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 3.38122 td_cost: 1.19732e-08
Initial placement estimated Critical Path Delay (CPD): 2.01375 ns
Initial placement estimated setup Total Negative Slack (sTNS): -48.1262 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.01375 ns

Initial placement estimated setup slack histogram:
[   -2e-09: -1.9e-09) 15 ( 50.0%) |************************************************
[ -1.9e-09: -1.7e-09)  3 ( 10.0%) |**********
[ -1.7e-09: -1.6e-09)  3 ( 10.0%) |**********
[ -1.6e-09: -1.5e-09)  0 (  0.0%) |
[ -1.5e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.2e-09)  1 (  3.3%) |***
[ -1.2e-09: -1.1e-09)  3 ( 10.0%) |**********
[ -1.1e-09: -9.3e-10)  0 (  0.0%) |
[ -9.3e-10:   -8e-10)  1 (  3.3%) |***
[   -8e-10: -6.6e-10)  4 ( 13.3%) |*************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 21
Warning 7: Starting t: 6 of 17 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.6e-04   0.986       2.96 1.104e-08    2.092      -47.9   -2.092   0.333  0.0102    4.0     1.00        21  0.200
   2    0.0 4.4e-04   1.000       2.95 9.2884e-09   2.004      -47.3   -2.004   0.143  0.0000    3.6     2.00        42  0.950
   3    0.0 4.1e-04   0.998       2.95 6.1006e-09   2.104      -47.8   -2.104   0.190  0.0021    2.5     4.47        63  0.950
   4    0.0 3.9e-04   0.986       2.87 5.831e-09    2.014      -46.9   -2.014   0.524  0.0090    1.9     5.94        84  0.950
   5    0.0 3.7e-04   0.974       2.82 5.7717e-09   2.084      -48.5   -2.084   0.476  0.0181    2.0     5.57       105  0.950
   6    0.0 3.6e-04   0.999       2.78 6.1856e-09   1.940      -46.3   -1.940   0.190  0.0006    2.1     5.39       126  0.950
   7    0.0 3.4e-04   0.991       2.76 5.5888e-09   1.940      -46.3   -1.940   0.286  0.0052    1.6     6.63       147  0.950
   8    0.0 3.2e-04   0.997       2.75 5.8868e-09   1.919      -46.6   -1.919   0.238  0.0030    1.3     7.20       168  0.950
   9    0.0 3.0e-04   0.999       2.75 4.489e-09    2.039      -46.7   -2.039   0.333  0.0025    1.1     7.83       189  0.950
  10    0.0 2.9e-04   0.993       2.76 5.6527e-09   1.918      -46.3   -1.918   0.429  0.0001    1.0     8.00       210  0.950
  11    0.0 2.7e-04   1.001       2.78 5.9359e-09   1.918      -46.4   -1.918   0.333  0.0009    1.0     8.00       231  0.950
  12    0.0 2.6e-04   0.997       2.78 5.8822e-09   1.918      -46.6   -1.918   0.381  0.0020    1.0     8.00       252  0.950
  13    0.0 2.5e-04   0.998       2.75 5.8604e-09   1.918      -46.5   -1.918   0.333  0.0011    1.0     8.00       273  0.950
  14    0.0 2.4e-04   0.999       2.74 5.3773e-09   1.897      -45.1   -1.897   0.476  0.0014    1.0     8.00       294  0.950
  15    0.0 2.2e-04   0.997       2.73 5.6066e-09   1.918      -46.5   -1.918   0.286  0.0039    1.0     7.92       315  0.950
  16    0.0 2.1e-04   1.000       2.73 5.8597e-09   1.918      -46.5   -1.918   0.190  0.0001    1.0     8.00       336  0.950
  17    0.0 2.0e-04   1.000       2.73 5.9259e-09   1.918      -46.4   -1.918   0.286  0.0002    1.0     8.00       357  0.950
  18    0.0 1.9e-04   1.000       2.73 5.8654e-09   1.918      -46.5   -1.918   0.286  0.0000    1.0     8.00       378  0.950
  19    0.0 1.8e-04   1.000       2.73 4.6192e-09   2.090      -47.6   -2.090   0.381  0.0013    1.0     8.00       399  0.950
  20    0.0 1.7e-04   0.993       2.73 5.5098e-09   1.918      -46.3   -1.918   0.190  0.0000    1.0     8.00       420  0.950
  21    0.0 1.6e-04   1.000       2.73 5.9352e-09   1.918      -46.4   -1.918   0.381  0.0000    1.0     8.00       441  0.950
  22    0.0 1.6e-04   1.000       2.73 5.9353e-09   1.918      -46.4   -1.918   0.190  0.0000    1.0     8.00       462  0.950
  23    0.0 1.5e-04   0.998       2.72 5.8683e-09   1.918      -46.5   -1.918   0.190  0.0014    1.0     8.00       483  0.950
  24    0.0 1.4e-04   1.000       2.72 4.4518e-09   2.070      -46.9   -2.070   0.238  0.0003    1.0     8.00       504  0.950
  25    0.0 1.3e-04   1.000       2.72 4.4461e-09   2.070      -46.9   -2.070   0.190  0.0001    1.0     8.00       525  0.950
  26    0.0 1.3e-04   1.000       2.72 5.9271e-09   1.918      -46.3   -1.918   0.190  0.0001    1.0     8.00       546  0.950
  27    0.0 1.2e-04   1.000       2.72 4.5996e-09   1.983      -46.4   -1.983   0.143  0.0001    1.0     8.00       567  0.950
  28    0.0 0.0e+00   1.000       2.72 4.5977e-09   1.983      -46.4   -1.983   0.000  0.0000    1.0     8.00       588  0.800
## Placement Quench took 0.00 seconds (max_rss 59.3 MiB)
post-quench CPD = 1.98268 (ns) 

BB estimate of min-dist (placement) wire length: 174

Completed placement consistency check successfully.

Swaps called: 605

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.98268 ns, Fmax: 504.367 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.98268 ns
Placement estimated setup Total Negative Slack (sTNS): -46.3991 ns

Placement estimated setup slack histogram:
[   -2e-09: -1.8e-09)  9 ( 30.0%) |***************************************
[ -1.8e-09: -1.7e-09) 11 ( 36.7%) |************************************************
[ -1.7e-09: -1.5e-09)  1 (  3.3%) |****
[ -1.5e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.3e-09)  0 (  0.0%) |
[ -1.3e-09: -1.1e-09)  4 ( 13.3%) |*****************
[ -1.1e-09: -9.6e-10)  0 (  0.0%) |
[ -9.6e-10: -8.1e-10)  0 (  0.0%) |
[ -8.1e-10: -6.7e-10)  1 (  3.3%) |****
[ -6.7e-10: -5.2e-10)  4 ( 13.3%) |*****************

Placement estimated geomean non-virtual intra-domain period: 1.98268 ns (504.367 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.98268 ns (504.367 MHz)

Placement cost: 1, bb_cost: 2.71869, td_cost: 4.59774e-09, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 7

Placement number of temperatures: 28
Placement total # of swap attempts: 605
	Swaps accepted: 170 (28.1 %)
	Swaps rejected: 385 (63.6 %)
	Swaps aborted :  50 ( 8.3 %)


Percentage of different move types:
	Uniform move: 6.12 % (acc=18.92 %, rej=81.08 %, aborted=0.00 %)
	Median move: 35.37 % (acc=19.16 %, rej=58.41 %, aborted=22.43 %)
	W. Centroid move: 44.79 % (acc=36.90 %, rej=63.10 %, aborted=0.00 %)
	Centroid move: 12.23 % (acc=29.73 %, rej=67.57 %, aborted=2.70 %)
	W. Median move: 0.33 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Crit. Uniform move: 0.83 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.33 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000135253 seconds (0.000101984 STA, 3.3269e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0048069 seconds (0.00389112 STA, 0.000915786 slack) (30 full updates: 30 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 1044
OPIN->CHANX/CHANY edge count after creating direct connections: 1044
CHAN->CHAN type edge count:5577
## Build routing resource graph took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1575
  RR Graph Edges: 7272
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4) 10 ( 11.0%) |**********************
[      0.4:      0.5)  6 (  6.6%) |*************
[      0.5:      0.6)  6 (  6.6%) |*************
[      0.6:      0.7)  8 (  8.8%) |*****************
[      0.7:      0.8)  7 (  7.7%) |***************
[      0.8:      0.9) 22 ( 24.2%) |************************************************
[      0.9:        1) 22 ( 24.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2053      42      89      27 ( 1.714%)     208 (16.7%)    2.202     -53.22     -2.202   -0.05950     -0.015      N/A
Incr Slack updates 30 in 0.000266993 sec
Full Max Req/Worst Slack updates 23 in 8.5368e-05 sec
Incr Max Req/Worst Slack updates 7 in 2.0619e-05 sec
Incr Criticality updates 7 in 0.000163592 sec
Full Criticality updates 23 in 0.00026858 sec
   2    0.0     0.5    0    1599      27      68      14 ( 0.889%)     213 (17.1%)    2.202     -53.24     -2.202   -0.05950     -0.015      N/A
   3    0.0     0.6    0    1445      21      59      11 ( 0.698%)     215 (17.2%)    2.204     -53.26     -2.204   -0.05950     -0.015      N/A
   4    0.0     0.8    0    1354      18      51       8 ( 0.508%)     214 (17.1%)    2.204     -53.27     -2.204   -0.05950     -0.015      N/A
   5    0.0     1.1    0    1171      15      38       8 ( 0.508%)     214 (17.1%)    2.204     -53.27     -2.204   -0.05950     -0.015      N/A
   6    0.0     1.4    0     994      11      30       5 ( 0.317%)     226 (18.1%)    2.204     -53.24     -2.204   -0.05950     -0.015      N/A
   7    0.0     1.9    0     293       6      15       2 ( 0.127%)     233 (18.7%)    2.204     -52.95     -2.204   -0.05950     -0.015      N/A
   8    0.0     2.4    0      47       2       3       2 ( 0.127%)     233 (18.7%)    2.204     -52.95     -2.204   -0.05950     -0.015      N/A
   9    0.0     3.1    0     653       3       9       0 ( 0.000%)     231 (18.5%)    2.204     -52.95     -2.204   -0.05950     -0.015      N/A
Restoring best routing
Critical path: 2.20436 ns
Successfully routed after 9 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  4 (  4.4%) |******
[      0.3:      0.4)  2 (  2.2%) |***
[      0.4:      0.5)  9 (  9.9%) |**************
[      0.5:      0.6)  7 (  7.7%) |***********
[      0.6:      0.7)  3 (  3.3%) |*****
[      0.7:      0.8) 11 ( 12.1%) |*****************
[      0.8:      0.9) 16 ( 17.6%) |*************************
[      0.9:        1) 31 ( 34.1%) |************************************************
Router Stats: total_nets_routed: 145 total_connections_routed: 362 total_heap_pushes: 9609 total_heap_pops: 3674

Attempting to route at 26 channels (binary search bounds: [-1, 52])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 618
OPIN->CHANX/CHANY edge count after creating direct connections: 618
CHAN->CHAN type edge count:2795
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1263
  RR Graph Edges: 4064
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4) 10 ( 11.0%) |**********************
[      0.4:      0.5)  6 (  6.6%) |*************
[      0.5:      0.6)  6 (  6.6%) |*************
[      0.6:      0.7)  8 (  8.8%) |*****************
[      0.7:      0.8)  7 (  7.7%) |***************
[      0.8:      0.9) 22 ( 24.2%) |************************************************
[      0.9:        1) 22 ( 24.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1881      42      89      44 ( 3.484%)     223 (35.7%)    2.375     -55.87     -2.375      0.000      0.000      N/A
   2    0.0     0.5    0    1805      35      81      36 ( 2.850%)     220 (35.3%)    2.375     -55.87     -2.375    -0.1296     -0.032      N/A
   3    0.0     0.6    0    1851      30      72      24 ( 1.900%)     233 (37.3%)    2.373     -56.42     -2.373    -0.1296     -0.032      N/A
   4    0.0     0.8    0    1732      27      63      20 ( 1.584%)     226 (36.2%)    2.373     -55.71     -2.373    -0.1296     -0.032      N/A
   5    0.0     1.1    0    1726      26      57      18 ( 1.425%)     234 (37.5%)    2.376     -55.93     -2.376    -0.1296     -0.032      N/A
   6    0.0     1.4    0    1987      23      52      14 ( 1.108%)     234 (37.5%)    2.376     -56.18     -2.376    -0.1296     -0.032      N/A
   7    0.0     1.9    0    1756      22      52      18 ( 1.425%)     253 (40.5%)    2.373     -57.46     -2.373    -0.1296     -0.032      N/A
   8    0.0     2.4    0    2013      22      53      16 ( 1.267%)     258 (41.3%)    2.376     -57.70     -2.376    -0.1296     -0.032      N/A
   9    0.0     3.1    0    1935      19      51       8 ( 0.633%)     268 (42.9%)    2.376     -57.35     -2.376    -0.1296     -0.032      N/A
  10    0.0     4.1    0    1635      18      47      11 ( 0.871%)     280 (44.9%)    2.373     -57.85     -2.373    -0.1296     -0.032       25
  11    0.0     5.3    0    1615      13      35       8 ( 0.633%)     287 (46.0%)    2.376     -58.10     -2.376    -0.1296     -0.032       28
  12    0.0     6.9    0    1586      16      47       9 ( 0.713%)     299 (47.9%)    2.373     -58.28     -2.373    -0.3057     -0.076       26
  13    0.0     9.0    0     785      13      28      10 ( 0.792%)     291 (46.6%)    2.373     -57.84     -2.373    -0.3057     -0.076       26
  14    0.0    11.6    0    1333      14      38       3 ( 0.238%)     320 (51.3%)    2.375     -58.95     -2.375    -0.3057     -0.076       33
  15    0.0    15.1    0     160       4      10       3 ( 0.238%)     324 (51.9%)    2.434     -59.39     -2.434    -0.3057     -0.076       24
  16    0.0    19.7    0     540       9      31       3 ( 0.238%)     327 (52.4%)    2.376     -58.71     -2.376    -0.3057     -0.076       22
  17    0.0    25.6    0     272       4      14       1 ( 0.079%)     333 (53.4%)    2.548     -61.49     -2.548    -0.3057     -0.076       22
  18    0.0    33.3    0     275       6      18       5 ( 0.396%)     338 (54.2%)    2.376     -59.02     -2.376    -0.3057     -0.076       19
  19    0.0    43.3    0    1047       5      18       0 ( 0.000%)     338 (54.2%)    2.497     -60.31     -2.497    -0.5922     -0.076       21
Restoring best routing
Critical path: 2.49696 ns
Successfully routed after 19 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  3 (  3.3%) |*****
[      0.3:      0.4)  3 (  3.3%) |*****
[      0.4:      0.5)  5 (  5.5%) |********
[      0.5:      0.6)  4 (  4.4%) |*******
[      0.6:      0.7) 12 ( 13.2%) |********************
[      0.7:      0.8)  8 (  8.8%) |*************
[      0.8:      0.9) 29 ( 31.9%) |************************************************
[      0.9:        1) 19 ( 20.9%) |*******************************
Router Stats: total_nets_routed: 348 total_connections_routed: 856 total_heap_pushes: 25934 total_heap_pops: 11724

Attempting to route at 14 channels (binary search bounds: [-1, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 318
OPIN->CHANX/CHANY edge count after creating direct connections: 318
CHAN->CHAN type edge count:1510
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1119
  RR Graph Edges: 2479
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 8: Found no more sample locations for SOURCE in clb
Warning 9: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 56 ( 61.5%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5) 18 ( 19.8%) |***************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.9:        1) 17 ( 18.7%) |***************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 10: No routing path for connection to sink_rr 697, retrying with full device bounding box
Cannot route from clb[0].O[7] (RR node: 452 class: 8 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:452 (2,2)) to clb[0].I[0:39] (RR node: 697 class: 0 capacity: 40 fan-in: 40 fan-out: 0 SINK:697 (3,2)) -- no possible path
Failed to route connection from 'n92' to 'n72' for net '$abc$2350$new_n58_' (#1)
Routing failed for net 1

Attempting to route at 20 channels (binary search bounds: [14, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 372
OPIN->CHANX/CHANY edge count after creating direct connections: 372
CHAN->CHAN type edge count:2252
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1191
  RR Graph Edges: 3275
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4) 10 ( 11.0%) |**********************
[      0.4:      0.5)  6 (  6.6%) |*************
[      0.5:      0.6)  6 (  6.6%) |*************
[      0.6:      0.7)  8 (  8.8%) |*****************
[      0.7:      0.8)  7 (  7.7%) |***************
[      0.8:      0.9) 22 ( 24.2%) |************************************************
[      0.9:        1) 22 ( 24.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2005      42      89      45 ( 3.778%)     222 (46.2%)    2.475     -57.32     -2.475     -1.355     -0.175      N/A
   2    0.0     0.5    0    1808      33      74      33 ( 2.771%)     222 (46.2%)    2.475     -57.32     -2.475     -1.355     -0.175      N/A
   3    0.0     0.6    0    1851      30      66      35 ( 2.939%)     227 (47.3%)    2.477     -57.38     -2.477     -1.355     -0.175      N/A
   4    0.0     0.8    0    2041      31      68      29 ( 2.435%)     232 (48.3%)    2.477     -57.38     -2.477     -1.355     -0.175      N/A
   5    0.0     1.1    0    2104      29      67      31 ( 2.603%)     254 (52.9%)    2.475     -58.31     -2.475     -1.355     -0.175      N/A
   6    0.0     1.4    0    2001      26      63      29 ( 2.435%)     251 (52.3%)    2.475     -57.56     -2.475     -1.355     -0.175      N/A
   7    0.0     1.9    0    2220      26      58      22 ( 1.847%)     287 (59.8%)    2.477     -59.82     -2.477     -1.415     -0.175      N/A
   8    0.0     2.4    0    1623      21      53      19 ( 1.595%)     276 (57.5%)    2.475     -59.23     -2.475     -1.501     -0.175      N/A
   9    0.0     3.1    0    1989      22      59      22 ( 1.847%)     293 (61.0%)    2.475     -60.75     -2.475     -1.501     -0.175      N/A
  10    0.0     4.1    0    1572      22      52      19 ( 1.595%)     295 (61.5%)    2.517     -60.26     -2.517     -1.501     -0.175       36
  11    0.0     5.3    0    1741      21      55      21 ( 1.763%)     304 (63.3%)    2.592     -62.24     -2.592     -1.681     -0.292       45
  12    0.0     6.9    0    2277      24      58      24 ( 2.015%)     309 (64.4%)    2.623     -63.94     -2.623     -1.681     -0.292       65
  13    0.0     9.0    0    2132      27      66      21 ( 1.763%)     317 (66.0%)    2.698     -64.09     -2.698     -2.173     -0.357      inf
  14    0.0    11.6    0    2321      22      57      15 ( 1.259%)     336 (70.0%)    2.676     -64.20     -2.676     -2.083     -0.334      inf
  15    0.0    15.1    0    2175      27      61      13 ( 1.092%)     325 (67.7%)    2.930     -66.59     -2.930     -2.143     -0.334      158
  16    0.0    19.7    0    1870      18      42      14 ( 1.175%)     334 (69.6%)    2.843     -65.28     -2.843     -3.078     -0.379       71
  17    0.0    25.6    0    1943      20      54      12 ( 1.008%)     333 (69.4%)    2.977     -64.16     -2.977     -3.823     -0.357       52
  18    0.0    33.3    0    1882      18      49       9 ( 0.756%)     319 (66.5%)    2.748     -63.50     -2.748     -3.476     -0.379       49
  19    0.0    43.3    0    1497      16      40       7 ( 0.588%)     313 (65.2%)    2.857     -62.32     -2.857     -6.313     -0.436       41
  20    0.0    56.2    0    1678      17      43       6 ( 0.504%)     312 (65.0%)    2.771     -65.42     -2.771     -7.102     -0.586       37
  21    0.0    73.1    0    1933      17      48      13 ( 1.092%)     338 (70.4%)    2.771     -66.20     -2.771     -6.381     -0.586       33
  22    0.0    95.0    0    2162      20      56       7 ( 0.588%)     309 (64.4%)    3.171     -68.46     -3.171     -7.701     -0.748       39
  23    0.0   123.5    0    2067      15      46       6 ( 0.504%)     309 (64.4%)    3.096     -70.51     -3.096     -11.28     -0.842       39
  24    0.0   160.6    0    1994      15      46       5 ( 0.420%)     308 (64.2%)    3.096     -70.71     -3.096     -10.89     -0.842       39
  25    0.0   208.8    0    1730      15      45       6 ( 0.504%)     305 (63.5%)    3.041     -71.02     -3.041     -10.74     -0.806       39
  26    0.0   271.4    0    1462      13      38       3 ( 0.252%)     313 (65.2%)    3.902     -79.20     -3.902     -20.17     -1.501       41
  27    0.0   352.8    0    1489      11      34       3 ( 0.252%)     317 (66.0%)    4.100     -81.56     -4.100     -20.96     -1.578       39
  28    0.0   458.7    0    1300      10      29       2 ( 0.168%)     326 (67.9%)    4.359     -84.75     -4.359     -26.24     -1.887       38
  29    0.0   596.3    0    1503      12      34       2 ( 0.168%)     344 (71.7%)    4.359     -86.02     -4.359     -24.08     -1.837       36
  30    0.0   775.1    0    1550      15      40       3 ( 0.252%)     341 (71.0%)    4.676     -91.97     -4.676     -27.67     -2.136       35
  31    0.0  1007.7    0    1436      12      36       4 ( 0.336%)     335 (69.8%)    4.117     -82.47     -4.117     -20.96     -1.578       36
  32    0.0  1310.0    0    1439      12      35       3 ( 0.252%)     345 (71.9%)    4.376     -86.87     -4.376     -24.08     -1.837       38
  33    0.0  1703.0    0    1421      13      37       3 ( 0.252%)     341 (71.0%)    4.676     -91.97     -4.676     -27.67     -2.136       40
  34    0.0  2213.9    0    1439      13      37       5 ( 0.420%)     309 (64.4%)    3.544     -74.05     -3.544     -15.74     -1.125       41
  35    0.0  2878.1    0    1632      14      40       7 ( 0.588%)     359 (74.8%)    4.296     -83.90     -4.296     -20.96     -1.578       46
  36    0.0  3741.5    0    1468      11      31       2 ( 0.168%)     339 (70.6%)    3.611     -78.42     -3.611     -24.58     -1.501       55
  37    0.0  4863.9    0    1638      14      41       2 ( 0.168%)     327 (68.1%)    3.542     -72.33     -3.542     -21.72     -1.501       54
  38    0.0  6323.1    0     611      12      32       4 ( 0.336%)     335 (69.8%)    3.542     -72.33     -3.542     -21.72     -1.501       52
  39    0.0  8220.0    0    1638      11      34       3 ( 0.252%)     335 (69.8%)    3.611     -77.72     -3.611     -24.58     -1.501       57
  40    0.0 10686.0    0    1807      13      39       3 ( 0.252%)     342 (71.2%)    4.474     -83.08     -4.474     -20.26     -1.578       59
  41    0.0 13891.9    0    1516       8      24       2 ( 0.168%)     354 (73.8%)    4.733     -87.49     -4.733     -23.37     -1.837       61
  42    0.0 18059.4    0    1570      11      32       4 ( 0.336%)     336 (70.0%)    5.033     -92.53     -5.033     -26.96     -2.136       59
  43    0.0 23477.2    0    1242       8      28       3 ( 0.252%)     316 (65.8%)    3.688     -71.48     -3.688     -11.16     -0.842       79
  44    0.0 30520.4    0     381       5      15       2 ( 0.168%)     321 (66.9%)    3.688     -71.48     -3.688     -10.61     -0.842       83
  45    0.0 39676.5    0    1169       6      21       4 ( 0.336%)     334 (69.6%)    3.929     -74.98     -3.929     -12.52     -1.033       88
  46    0.0 51579.5    0    1224       8      20       4 ( 0.336%)     349 (72.7%)    4.733     -87.81     -4.733     -23.08     -1.837      105
  47    0.0 67053.3    0    1783      12      36       6 ( 0.504%)     334 (69.6%)    3.688     -71.53     -3.688     -10.88     -0.842      196
  48    0.0 87169.3    0     614       6      19       3 ( 0.252%)     342 (71.2%)    3.688     -71.53     -3.688     -10.88     -0.842    10276
  49    0.0 1.1e+05    0    1304       5      18       4 ( 0.336%)     343 (71.5%)    3.510     -71.35     -3.510     -11.63     -0.842      inf
  50    0.0 1.5e+05    0    1533      10      35       4 ( 0.336%)     332 (69.2%)    3.688     -70.93     -3.688     -10.82     -0.806      inf
Routing failed.

Failed routing attempt #0
Total number of overused nodes: 4
Routing Failure Diagnostics: Printing Overused Nodes Information
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
   No.  NodeId  Occupancy  Capacity  RR Node    Direction    Side     PTC    Xlow    Ylow   Xhigh   Yhigh
                                        type                          NUM                                
------ ------- ---------- --------- -------- ------------ ------- ------- ------- ------- ------- -------
     0     954          2         1    CHANX      DEC_DIR     N/A       3       1       0       1       0
     1    1026          2         1    CHANX      DEC_DIR     N/A      17       1       2       2       2
     2    1071          2         1    CHANY      INC_DIR     N/A       0       0       1       0       3
     3    1108          2         1    CHANY      DEC_DIR     N/A       7       1       1       1       2

Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |******************
[      0.1:      0.2)  2 (  2.2%) |*****
[      0.2:      0.3)  3 (  3.3%) |*******
[      0.3:      0.4)  7 (  7.7%) |****************
[      0.4:      0.5)  8 (  8.8%) |******************
[      0.5:      0.6)  6 (  6.6%) |**************
[      0.6:      0.7) 15 ( 16.5%) |**********************************
[      0.7:      0.8) 18 ( 19.8%) |*****************************************
[      0.8:      0.9) 21 ( 23.1%) |************************************************
[      0.9:        1)  3 (  3.3%) |*******
Router Stats: total_nets_routed: 839 total_connections_routed: 2200 total_heap_pushes: 82785 total_heap_pops: 37394

Attempting to route at 24 channels (binary search bounds: [20, 26])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 408
OPIN->CHANX/CHANY edge count after creating direct connections: 408
CHAN->CHAN type edge count:2616
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1239
  RR Graph Edges: 3675
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4) 10 ( 11.0%) |**********************
[      0.4:      0.5)  6 (  6.6%) |*************
[      0.5:      0.6)  6 (  6.6%) |*************
[      0.6:      0.7)  8 (  8.8%) |*****************
[      0.7:      0.8)  7 (  7.7%) |***************
[      0.8:      0.9) 22 ( 24.2%) |************************************************
[      0.9:        1) 22 ( 24.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2161      42      89      44 ( 3.551%)     227 (39.4%)    2.423     -55.99     -2.423     -1.527     -0.149      N/A
   2    0.0     0.5    0    2013      36      80      23 ( 1.856%)     231 (40.1%)    2.423     -56.00     -2.423     -1.445     -0.149      N/A
   3    0.0     0.6    0    1811      27      59      21 ( 1.695%)     231 (40.1%)    2.423     -56.16     -2.423     -1.533     -0.149      N/A
   4    0.0     0.8    0    1763      23      51      17 ( 1.372%)     230 (39.9%)    2.425     -55.87     -2.425     -1.463     -0.149      N/A
   5    0.0     1.1    0    1543      16      37      13 ( 1.049%)     233 (40.5%)    2.425     -55.91     -2.425    -0.9139     -0.173      N/A
   6    0.0     1.4    0    1555      15      39      12 ( 0.969%)     233 (40.5%)    2.423     -55.93     -2.423    -0.9287     -0.173      N/A
   7    0.0     1.9    0    1364      14      36       8 ( 0.646%)     249 (43.2%)    2.423     -56.48     -2.423    -0.9671     -0.173      N/A
   8    0.0     2.4    0    1174      12      29       9 ( 0.726%)     255 (44.3%)    2.425     -56.46     -2.425     -1.046     -0.173      N/A
   9    0.0     3.1    0    1302      13      35       9 ( 0.726%)     269 (46.7%)    2.424     -57.37     -2.424     -1.046     -0.173      N/A
  10    0.0     4.1    0    1165      11      29      10 ( 0.807%)     260 (45.1%)    2.425     -57.19     -2.425     -1.046     -0.173       30
  11    0.0     5.3    0    1112      12      30       6 ( 0.484%)     254 (44.1%)    2.525     -58.67     -2.525     -1.449     -0.272       99
  12    0.0     6.9    0    1234      14      37       6 ( 0.484%)     256 (44.4%)    2.522     -58.65     -2.522     -1.449     -0.272       36
  13    0.0     9.0    0    1218      14      39       7 ( 0.565%)     264 (45.8%)    2.523     -59.84     -2.523     -1.449     -0.272       38
  14    0.0    11.6    0     618      16      41       7 ( 0.565%)     257 (44.6%)    2.526     -58.66     -2.526     -1.449     -0.272       45
  15    0.0    15.1    0     572      13      38       4 ( 0.323%)     260 (45.1%)    2.526     -58.69     -2.526     -1.358     -0.272       43
  16    0.0    19.7    0     549      12      32       2 ( 0.161%)     263 (45.7%)    2.526     -59.73     -2.526     -1.358     -0.272       32
  17    0.0    25.6    0    1060      11      32       3 ( 0.242%)     263 (45.7%)    2.526     -59.82     -2.526     -1.281     -0.272       23
  18    0.0    33.3    0     444      11      29       1 ( 0.081%)     267 (46.4%)    2.601     -60.33     -2.601     -1.281     -0.272       23
  19    0.0    43.3    0     539      12      32       2 ( 0.161%)     269 (46.7%)    2.526     -58.71     -2.526     -1.207     -0.272       20
  20    0.0    56.2    0     278       7      17       2 ( 0.161%)     275 (47.7%)    2.601     -60.16     -2.601     -1.207     -0.272       21
  21    0.0    73.1    0     888       8      24       1 ( 0.081%)     278 (48.3%)    2.601     -59.29     -2.601     -1.207     -0.272       22
  22    0.0    95.0    0    1007       8      24       1 ( 0.081%)     278 (48.3%)    2.601     -59.29     -2.601     -1.207     -0.272       22
  23    0.0   123.5    0    1062       8      23       3 ( 0.242%)     282 (49.0%)    2.601     -58.98     -2.601     -1.360     -0.272       22
  24    0.0   160.6    0     253       6      16       1 ( 0.081%)     285 (49.5%)    2.601     -58.98     -2.601     -1.360     -0.272       24
  25    0.0   208.8    0    1122       8      24       1 ( 0.081%)     278 (48.3%)    2.601     -59.29     -2.601     -1.207     -0.272       24
  26    0.0   271.4    0    1134       7      22       1 ( 0.081%)     280 (48.6%)    2.601     -58.98     -2.601     -1.360     -0.272       24
  27    0.0   352.8    0     247       6      16       1 ( 0.081%)     280 (48.6%)    2.601     -58.98     -2.601     -1.360     -0.272       25
  28    0.0   458.7    0     265       6      17       1 ( 0.081%)     278 (48.3%)    2.601     -58.98     -2.601     -1.360     -0.272       25
  29    0.0   596.3    0     287       6      18       0 ( 0.000%)     278 (48.3%)    2.601     -59.34     -2.601     -1.360     -0.272       26
Restoring best routing
Critical path: 2.60102 ns
Successfully routed after 29 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  1 (  1.1%) |**
[      0.3:      0.4)  6 (  6.6%) |************
[      0.4:      0.5)  1 (  1.1%) |**
[      0.5:      0.6)  8 (  8.8%) |****************
[      0.6:      0.7) 13 ( 14.3%) |**************************
[      0.7:      0.8) 10 ( 11.0%) |********************
[      0.8:      0.9) 24 ( 26.4%) |************************************************
[      0.9:        1) 20 ( 22.0%) |****************************************
Router Stats: total_nets_routed: 394 total_connections_routed: 995 total_heap_pushes: 29740 total_heap_pops: 13935

Attempting to route at 22 channels (binary search bounds: [20, 24])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 390
OPIN->CHANX/CHANY edge count after creating direct connections: 390
CHAN->CHAN type edge count:2440
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1215
  RR Graph Edges: 3481
Confirming router algorithm: TIMING_DRIVEN.
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |*****************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  2 (  2.2%) |****
[      0.3:      0.4) 10 ( 11.0%) |**********************
[      0.4:      0.5)  6 (  6.6%) |*************
[      0.5:      0.6)  6 (  6.6%) |*************
[      0.6:      0.7)  8 (  8.8%) |*****************
[      0.7:      0.8)  7 (  7.7%) |***************
[      0.8:      0.9) 22 ( 24.2%) |************************************************
[      0.9:        1) 22 ( 24.2%) |************************************************
## Initializing router criticalities took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2129      42      89      46 ( 3.786%)     226 (42.8%)    2.414     -56.16     -2.414     -1.945     -0.187      N/A
   2    0.0     0.5    0    1964      34      77      34 ( 2.798%)     220 (41.7%)    2.414     -56.17     -2.414     -1.856     -0.187      N/A
   3    0.0     0.6    0    2065      30      73      33 ( 2.716%)     227 (43.0%)    2.414     -56.30     -2.414     -1.987     -0.263      N/A
   4    0.0     0.8    0    2180      31      73      34 ( 2.798%)     228 (43.2%)    2.414     -56.39     -2.414     -1.661     -0.263      N/A
   5    0.0     1.1    0    2039      26      60      24 ( 1.975%)     238 (45.1%)    2.414     -56.65     -2.414     -1.975     -0.263      N/A
   6    0.0     1.4    0    2103      26      66      22 ( 1.811%)     260 (49.2%)    2.414     -58.30     -2.414     -1.514     -0.263      N/A
   7    0.0     1.9    0    2186      26      63      25 ( 2.058%)     246 (46.6%)    2.414     -57.00     -2.414     -1.199     -0.263      N/A
   8    0.0     2.4    0    2299      25      64      22 ( 1.811%)     257 (48.7%)    2.414     -57.84     -2.414     -1.673     -0.263      N/A
   9    0.0     3.1    0    2434      22      57      20 ( 1.646%)     275 (52.1%)    2.414     -58.74     -2.414     -1.975     -0.263      N/A
  10    0.0     4.1    0    2104      19      44      14 ( 1.152%)     277 (52.5%)    2.608     -60.85     -2.608     -2.379     -0.319       92
  11    0.0     5.3    0    2481      23      61      13 ( 1.070%)     295 (55.9%)    2.469     -58.75     -2.469     -2.166     -0.263       35
  12    0.0     6.9    0    2277      22      60      16 ( 1.317%)     291 (55.1%)    2.470     -58.96     -2.470     -1.809     -0.319       31
  13    0.0     9.0    0    2233      21      56      14 ( 1.152%)     297 (56.2%)    2.601     -59.92     -2.601     -1.278     -0.320       34
  14    0.0    11.6    0    2302      23      58      12 ( 0.988%)     322 (61.0%)    2.781     -59.95     -2.781     -2.368     -0.320       38
  15    0.0    15.1    0    2006      16      38       9 ( 0.741%)     304 (57.6%)    2.488     -59.03     -2.488     -2.364     -0.320       43
  16    0.0    19.7    0    1956      22      56      11 ( 0.905%)     328 (62.1%)    2.664     -59.35     -2.664     -3.437     -0.320       38
  17    0.0    25.6    0    1874      18      49       6 ( 0.494%)     330 (62.5%)    2.610     -60.44     -2.610     -2.790     -0.315       45
  18    0.0    33.3    0     865      17      41       3 ( 0.247%)     340 (64.4%)    2.730     -60.00     -2.730     -3.263     -0.315       36
  19    0.0    43.3    0     410       8      16       6 ( 0.494%)     318 (60.2%)    2.371     -58.60     -2.371     -3.263     -0.315       28
  20    0.0    56.2    0    1250       7      22       3 ( 0.247%)     327 (61.9%)    2.340     -57.73     -2.340     -3.607     -0.387       30
  21    0.0    73.1    0    1197       5      20       1 ( 0.082%)     331 (62.7%)    2.371     -58.00     -2.371     -3.607     -0.387       27
  22    0.0    95.0    0    1699      14      44       1 ( 0.082%)     325 (61.6%)    2.371     -58.05     -2.371     -3.607     -0.387       24
  23    0.0   123.5    0    1674      13      39       1 ( 0.082%)     329 (62.3%)    2.672     -60.55     -2.672     -4.680     -0.745       23
  24    0.0   160.6    0    1447      11      32       1 ( 0.082%)     313 (59.3%)    2.371     -57.92     -2.371     -3.607     -0.387       23
  25    0.0   208.8    0     570      12      33       2 ( 0.165%)     312 (59.1%)    2.371     -57.78     -2.371     -3.607     -0.387       23
  26    0.0   271.4    0     678      13      37       1 ( 0.082%)     324 (61.4%)    2.456     -58.74     -2.456     -3.607     -0.387       24
  27    0.0   352.8    0     538      11      29       2 ( 0.165%)     328 (62.1%)    2.646     -60.34     -2.646     -3.607     -0.387       25
  28    0.0   458.7    0     447       9      25       1 ( 0.082%)     322 (61.0%)    2.456     -58.64     -2.456     -3.607     -0.387       26
  29    0.0   596.3    0     505      11      29       4 ( 0.329%)     325 (61.6%)    2.456     -58.89     -2.456     -3.607     -0.387       26
  30    0.0   775.1    0     501      10      28       1 ( 0.082%)     325 (61.6%)    2.553     -60.67     -2.553     -3.607     -0.387       29
  31    0.0  1007.7    0     459      10      28       0 ( 0.000%)     314 (59.5%)    2.553     -60.48     -2.553     -3.607     -0.387       30
Restoring best routing
Critical path: 2.55253 ns
Successfully routed after 31 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 (  8.8%) |**************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  3 (  3.3%) |*****
[      0.3:      0.4)  3 (  3.3%) |*****
[      0.4:      0.5)  1 (  1.1%) |**
[      0.5:      0.6)  9 (  9.9%) |****************
[      0.6:      0.7)  7 (  7.7%) |************
[      0.7:      0.8) 13 ( 14.3%) |***********************
[      0.8:      0.9) 27 ( 29.7%) |************************************************
[      0.9:        1) 20 ( 22.0%) |************************************
Router Stats: total_nets_routed: 577 total_connections_routed: 1467 total_heap_pushes: 48872 total_heap_pops: 22843
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:651
OPIN->CHANX/CHANY edge count before creating direct connections: 390
OPIN->CHANX/CHANY edge count after creating direct connections: 390
CHAN->CHAN type edge count:2440
## Build routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1215
  RR Graph Edges: 3481
Best routing used a channel width factor of 22.
# Routing took 0.14 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -3649573
Circuit successfully routed with a channel width factor of 22.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 120 mismatches between routing and packing results.
Fixed 75 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         10                                    0.7                          0.3   
       clb          7                                     12                      5.71429   
Absorbed logical nets 46 out of 89 nets, 43 nets not absorbed.


Average number of bends per net: 2.42857  Maximum # of bends: 20

Number of global nets: 1
Number of routed nets (nonglobal): 42
Wire length results (in units of 1 clb segments)...
	Total wirelength: 314, average net length: 7.47619
	Maximum net length: 51

Wire length results in terms of physical segments...
	Total wiring segments used: 156, average wire segments per net: 3.71429
	Maximum segments used by a net: 25
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8) 10 ( 31.2%) |**********************************
[      0.5:      0.6) 14 ( 43.8%) |************************************************
[      0.4:      0.5)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[        0:      0.1)  8 ( 25.0%) |***************************
Maximum routing channel utilization:      0.73 at (2,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   9.000       22
                         1      16   8.600       22
                         2      12   7.200       22
                         3      13   7.800       22
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   7.400       22
                         1      13   7.200       22
                         2      15   8.200       22
                         3      14   7.400       22

Total tracks in x-direction: 88, in y-direction: 88

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 485046
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 25108.5, per logic tile: 1004.34

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4    132
                                                      Y      4    132

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.621

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.561

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0        1.18

Final hold Worst Negative Slack (hWNS): -0.387197 ns
Final hold Total Negative Slack (hTNS): -3.60693 ns

Final hold slack histogram:
[ -3.9e-10: -1.8e-10) 11 ( 36.7%) |************************************************
[ -1.8e-10:  2.9e-11)  4 ( 13.3%) |*****************
[  2.9e-11:  2.4e-10)  9 ( 30.0%) |***************************************
[  2.4e-10:  4.4e-10)  1 (  3.3%) |****
[  4.4e-10:  6.5e-10)  0 (  0.0%) |
[  6.5e-10:  8.6e-10)  0 (  0.0%) |
[  8.6e-10:  1.1e-09)  0 (  0.0%) |
[  1.1e-09:  1.3e-09)  2 (  6.7%) |*********
[  1.3e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.7e-09)  3 ( 10.0%) |*************

Final critical path delay (least slack): 2.55253 ns, Fmax: 391.768 MHz
Final setup Worst Negative Slack (sWNS): -2.55253 ns
Final setup Total Negative Slack (sTNS): -60.4847 ns

Final setup slack histogram:
[ -2.6e-09: -2.4e-09) 7 ( 23.3%) |*************************************************
[ -2.4e-09: -2.3e-09) 3 ( 10.0%) |*********************
[ -2.3e-09: -2.2e-09) 7 ( 23.3%) |*************************************************
[ -2.2e-09:   -2e-09) 1 (  3.3%) |*******
[   -2e-09: -1.9e-09) 1 (  3.3%) |*******
[ -1.9e-09: -1.8e-09) 3 ( 10.0%) |*********************
[ -1.8e-09: -1.6e-09) 1 (  3.3%) |*******
[ -1.6e-09: -1.5e-09) 1 (  3.3%) |*******
[ -1.5e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.2e-09) 6 ( 20.0%) |******************************************

Final geomean non-virtual intra-domain period: 2.55253 ns (391.768 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.55253 ns (391.768 MHz)

Incr Slack updates 1 in 9.444e-06 sec
Full Max Req/Worst Slack updates 1 in 3.7e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1045e-05 sec
Flow timing analysis took 0.0345805 seconds (0.0287587 STA, 0.00582187 slack) (176 full updates: 31 setup, 0 hold, 145 combined).
VPR suceeded
The entire flow of VPR took 0.37 seconds (max_rss 59.3 MiB)

Command line to execute: read_openfpga_arch -f /home/fizza/work/uart_receiver/run011/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /home/fizza/work/uart_receiver/run011/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml
Reading XML architecture '/home/fizza/work/uart_receiver/run011/k6_N10_40nm/UART_RECEIVER_TOP/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_40nm_openfpga.xml'...
Read OpenFPGA architecture
Warning 11: Automatically set circuit model 'lut6' to be default in its type.
Warning 12: Automatically set circuit model 'DFFSRQ' to be default in its type.
Warning 13: Automatically set circuit model 'DFFR' to be default in its type.
Warning 14: Automatically set circuit model 'GPIO' to be default in its type.
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_2level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'mux_1level_tapbuf' port 'sram')
Use the default configurable memory model 'DFFR' for circuit model 'lut6' port 'sram')
Read OpenFPGA architecture took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml
Reading XML simulation setting '/home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --activity_file UART_RECEIVER_TOP_ace_out.act --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: UART_RECEIVER_TOP_ace_out.act
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 2 routing resource graph switches to circuit models
Binded 1 routing segments to circuit models
Binded 0 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 15: Override the previous node 'OPIN:433 side: (TOP,) (2,1)' by previous node 'SINK:697 (3,2)' for node 'CHANX:1007 L4 length:2 (2,1)->(3,1)' with in routing context annotation!
Warning 16: Override the previous node 'OPIN:503 side: (LEFT,) (2,2)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1124 L4 length:2 (1,2)->(1,1)' with in routing context annotation!
Warning 17: Override the previous node 'SINK:191 (1,2)' by previous node 'SINK:381 (2,1)' for node 'CHANY:1124 L4 length:2 (1,2)->(1,1)' with in routing context annotation!
Warning 18: Override the previous node 'IPIN:743 side: (BOTTOM,) (3,2)' by previous node 'IPIN:720 side: (LEFT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 19: Override the previous node 'CHANY:1124 L4 length:2 (1,2)->(1,1)' by previous node 'SINK:697 (3,2)' for node 'CHANX:975 L4 length:2 (2,0)->(3,0)' with in routing context annotation!
Warning 20: Override the previous node 'IPIN:396 side: (LEFT,) (2,1)' by previous node 'IPIN:409 side: (TOP,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 21: Override the previous node 'OPIN:502 side: (BOTTOM,) (2,2)' by previous node 'SINK:381 (2,1)' for node 'CHANX:1011 L4 length:2 (2,1)->(3,1)' with in routing context annotation!
Warning 22: Override the previous node 'IPIN:720 side: (LEFT,) (3,2)' by previous node 'IPIN:731 side: (BOTTOM,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 23: Override the previous node 'SINK:381 (2,1)' by previous node 'SINK:697 (3,2)' for node 'CHANX:1011 L4 length:2 (2,1)->(3,1)' with in routing context annotation!
Warning 24: Override the previous node 'IPIN:236 side: (RIGHT,) (1,2)' by previous node 'IPIN:219 side: (TOP,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 25: Override the previous node 'SINK:697 (3,2)' by previous node 'SINK:191 (1,2)' for node 'CHANX:1011 L4 length:2 (2,1)->(3,1)' with in routing context annotation!
Warning 26: Override the previous node 'IPIN:656 side: (BOTTOM,) (3,1)' by previous node 'IPIN:666 side: (TOP,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 27: Override the previous node 'IPIN:409 side: (TOP,) (2,1)' by previous node 'IPIN:429 side: (TOP,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 28: Override the previous node 'OPIN:686 side: (TOP,) (3,1)' by previous node 'SINK:381 (2,1)' for node 'CHANX:986 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 29: Override the previous node 'IPIN:731 side: (BOTTOM,) (3,2)' by previous node 'IPIN:710 side: (RIGHT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 30: Override the previous node 'CHANX:981 L4 length:1 (3,0)->(3,0)' by previous node 'SINK:697 (3,2)' for node 'CHANY:1191 L4 length:2 (3,1)->(3,2)' with in routing context annotation!
Warning 31: Override the previous node 'IPIN:710 side: (RIGHT,) (3,2)' by previous node 'IPIN:714 side: (RIGHT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 32: Override the previous node 'IPIN:429 side: (TOP,) (2,1)' by previous node 'IPIN:411 side: (BOTTOM,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 33: Override the previous node 'OPIN:688 side: (BOTTOM,) (3,1)' by previous node 'SINK:381 (2,1)' for node 'CHANX:968 L4 length:3 (3,0)->(1,0)' with in routing context annotation!
Warning 34: Override the previous node 'IPIN:714 side: (RIGHT,) (3,2)' by previous node 'IPIN:724 side: (LEFT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 35: Override the previous node 'IPIN:724 side: (LEFT,) (3,2)' by previous node 'IPIN:723 side: (BOTTOM,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 36: Override the previous node 'CHANY:1099 L4 length:3 (0,1)->(0,3)' by previous node 'SINK:697 (3,2)' for node 'CHANX:985 L4 length:3 (1,1)->(3,1)' with in routing context annotation!
Warning 37: Override the previous node 'IPIN:666 side: (TOP,) (3,1)' by previous node 'IPIN:658 side: (TOP,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 38: Override the previous node 'IPIN:723 side: (BOTTOM,) (3,2)' by previous node 'IPIN:726 side: (RIGHT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 39: Override the previous node 'CHANX:1081 L4 length:1 (3,3)->(3,3)' by previous node 'SINK:697 (3,2)' for node 'CHANY:1208 L4 length:2 (3,3)->(3,2)' with in routing context annotation!
Warning 40: Override the previous node 'IPIN:658 side: (TOP,) (3,1)' by previous node 'IPIN:662 side: (TOP,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 41: Override the previous node 'CHANY:1208 L4 length:2 (3,3)->(3,2)' by previous node 'SINK:634 (3,1)' for node 'CHANX:1004 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 42: Override the previous node 'IPIN:486 side: (BOTTOM,) (2,2)' by previous node 'IPIN:476 side: (TOP,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 43: Override the previous node 'CHANX:1004 L4 length:3 (3,1)->(1,1)' by previous node 'SINK:444 (2,2)' for node 'CHANY:1109 L4 length:2 (0,2)->(0,3)' with in routing context annotation!
Warning 44: Override the previous node 'IPIN:219 side: (TOP,) (1,2)' by previous node 'IPIN:226 side: (LEFT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 45: Override the previous node 'SINK:444 (2,2)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1109 L4 length:2 (0,2)->(0,3)' with in routing context annotation!
Warning 46: Override the previous node 'IPIN:411 side: (BOTTOM,) (2,1)' by previous node 'IPIN:408 side: (LEFT,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 47: Override the previous node 'CHANX:1049 L4 length:1 (1,3)->(1,3)' by previous node 'SINK:381 (2,1)' for node 'CHANY:1144 L4 length:2 (1,3)->(1,2)' with in routing context annotation!
Warning 48: Override the previous node 'IPIN:553 side: (BOTTOM,) (2,3)' by previous node 'IPIN:542 side: (LEFT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 49: Override the previous node 'IPIN:408 side: (LEFT,) (2,1)' by previous node 'IPIN:393 side: (TOP,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 50: Override the previous node 'OPIN:690 side: (TOP,) (3,1)' by previous node 'SINK:381 (2,1)' for node 'CHANX:1008 L4 length:2 (3,1)->(2,1)' with in routing context annotation!
Warning 51: Override the previous node 'IPIN:226 side: (LEFT,) (1,2)' by previous node 'IPIN:217 side: (BOTTOM,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 52: Override the previous node 'SINK:381 (2,1)' by previous node 'SINK:191 (1,2)' for node 'CHANX:1008 L4 length:2 (3,1)->(2,1)' with in routing context annotation!
Warning 53: Override the previous node 'IPIN:726 side: (RIGHT,) (3,2)' by previous node 'IPIN:715 side: (BOTTOM,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 54: Override the previous node 'IPIN:542 side: (LEFT,) (2,3)' by previous node 'IPIN:524 side: (RIGHT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 55: Override the previous node 'CHANX:977 L4 length:2 (2,0)->(3,0)' by previous node 'SINK:507 (2,3)' for node 'CHANY:1151 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 56: Override the previous node 'IPIN:217 side: (BOTTOM,) (1,2)' by previous node 'IPIN:218 side: (LEFT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 57: Override the previous node 'SINK:507 (2,3)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1151 L4 length:3 (2,1)->(2,3)' with in routing context annotation!
Warning 58: Override the previous node 'IPIN:715 side: (BOTTOM,) (3,2)' by previous node 'IPIN:712 side: (LEFT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 59: Override the previous node 'OPIN:376 side: (TOP,) (2,0)' by previous node 'SINK:697 (3,2)' for node 'CHANX:977 L4 length:2 (2,0)->(3,0)' with in routing context annotation!
Warning 60: Override the previous node 'IPIN:393 side: (TOP,) (2,1)' by previous node 'IPIN:415 side: (BOTTOM,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 61: Override the previous node 'IPIN:712 side: (LEFT,) (3,2)' by previous node 'IPIN:728 side: (LEFT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 62: Override the previous node 'IPIN:728 side: (LEFT,) (3,2)' by previous node 'IPIN:718 side: (RIGHT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 63: Override the previous node 'IPIN:662 side: (TOP,) (3,1)' by previous node 'IPIN:657 side: (LEFT,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 64: Override the previous node 'OPIN:434 side: (RIGHT,) (2,1)' by previous node 'SINK:634 (3,1)' for node 'CHANY:1149 L4 length:2 (2,1)->(2,2)' with in routing context annotation!
Warning 65: Override the previous node 'IPIN:718 side: (RIGHT,) (3,2)' by previous node 'IPIN:748 side: (LEFT,) (3,2)' for node 'SINK:697 (3,2)' with in routing context annotation!
Warning 66: Override the previous node 'SINK:634 (3,1)' by previous node 'SINK:697 (3,2)' for node 'CHANY:1149 L4 length:2 (2,1)->(2,2)' with in routing context annotation!
Warning 67: Override the previous node 'IPIN:476 side: (TOP,) (2,2)' by previous node 'IPIN:469 side: (RIGHT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 68: Override the previous node 'IPIN:657 side: (LEFT,) (3,1)' by previous node 'IPIN:647 side: (RIGHT,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 69: Override the previous node 'IPIN:469 side: (RIGHT,) (2,2)' by previous node 'IPIN:461 side: (RIGHT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 70: Override the previous node 'SOURCE:701 (3,2)' by previous node 'SINK:444 (2,2)' for node 'OPIN:752 side: (LEFT,) (3,2)' with in routing context annotation!
Warning 71: Override the previous node 'IPIN:647 side: (RIGHT,) (3,1)' by previous node 'IPIN:681 side: (LEFT,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 72: Override the previous node 'IPIN:461 side: (RIGHT,) (2,2)' by previous node 'IPIN:460 side: (TOP,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 73: Override the previous node 'OPIN:754 side: (RIGHT,) (3,2)' by previous node 'SINK:444 (2,2)' for node 'CHANY:1205 L4 length:2 (3,2)->(3,3)' with in routing context annotation!
Warning 74: Override the previous node 'IPIN:218 side: (LEFT,) (1,2)' by previous node 'IPIN:206 side: (LEFT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 75: Override the previous node 'IPIN:460 side: (TOP,) (2,2)' by previous node 'IPIN:466 side: (BOTTOM,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 76: Override the previous node 'OPIN:755 side: (BOTTOM,) (3,2)' by previous node 'SINK:444 (2,2)' for node 'CHANX:996 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 77: Override the previous node 'IPIN:206 side: (LEFT,) (1,2)' by previous node 'IPIN:209 side: (BOTTOM,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 78: Override the previous node 'SINK:444 (2,2)' by previous node 'SINK:191 (1,2)' for node 'CHANX:996 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 79: Override the previous node 'IPIN:415 side: (BOTTOM,) (2,1)' by previous node 'IPIN:401 side: (TOP,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 80: Override the previous node 'SINK:191 (1,2)' by previous node 'SINK:381 (2,1)' for node 'CHANX:996 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 81: Override the previous node 'IPIN:524 side: (RIGHT,) (2,3)' by previous node 'IPIN:558 side: (LEFT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 82: Override the previous node 'IPIN:681 side: (LEFT,) (3,1)' by previous node 'IPIN:663 side: (RIGHT,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 83: Override the previous node 'OPIN:758 side: (RIGHT,) (3,2)' by previous node 'SINK:634 (3,1)' for node 'CHANY:1200 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 84: Override the previous node 'IPIN:466 side: (BOTTOM,) (2,2)' by previous node 'IPIN:477 side: (RIGHT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 85: Override the previous node 'CHANX:1075 L4 length:2 (2,3)->(3,3)' by previous node 'SINK:645 (3,1)' for node 'CHANY:1196 L4 length:3 (3,3)->(3,1)' with in routing context annotation!
Warning 86: Override the previous node 'OPIN:589 side: (BOTTOM,) (2,4)' by previous node 'SINK:202 (1,2)' for node 'CHANX:1075 L4 length:2 (2,3)->(3,3)' with in routing context annotation!
Warning 87: Override the previous node 'CHANX:1075 L4 length:2 (2,3)->(3,3)' by previous node 'SINK:455 (2,2)' for node 'CHANY:1180 L4 length:1 (2,3)->(2,3)' with in routing context annotation!
Warning 88: Override the previous node 'CHANX:1054 L4 length:3 (3,3)->(1,3)' by previous node 'SINK:518 (2,3)' for node 'CHANY:1098 L4 length:3 (0,3)->(0,1)' with in routing context annotation!
Warning 89: Override the previous node 'SINK:518 (2,3)' by previous node 'SINK:392 (2,1)' for node 'CHANY:1098 L4 length:3 (0,3)->(0,1)' with in routing context annotation!
Warning 90: Override the previous node 'IPIN:401 side: (TOP,) (2,1)' by previous node 'IPIN:426 side: (RIGHT,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 91: Override the previous node 'OPIN:689 side: (LEFT,) (3,1)' by previous node 'SINK:381 (2,1)' for node 'CHANY:1155 L4 length:1 (2,1)->(2,1)' with in routing context annotation!
Warning 92: Override the previous node 'IPIN:209 side: (BOTTOM,) (1,2)' by previous node 'IPIN:208 side: (RIGHT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 93: Override the previous node 'CHANX:958 L4 length:3 (3,0)->(1,0)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1125 L4 length:3 (1,1)->(1,3)' with in routing context annotation!
Warning 94: Override the previous node 'IPIN:477 side: (RIGHT,) (2,2)' by previous node 'IPIN:463 side: (LEFT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 95: Override the previous node 'IPIN:208 side: (RIGHT,) (1,2)' by previous node 'IPIN:207 side: (TOP,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 96: Override the previous node 'OPIN:436 side: (LEFT,) (2,1)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1122 L4 length:1 (1,1)->(1,1)' with in routing context annotation!
Warning 97: Override the previous node 'IPIN:463 side: (LEFT,) (2,2)' by previous node 'IPIN:457 side: (RIGHT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 98: Override the previous node 'CHANY:1122 L4 length:1 (1,1)->(1,1)' by previous node 'SINK:444 (2,2)' for node 'CHANX:973 L4 length:2 (2,0)->(3,0)' with in routing context annotation!
Warning 99: Override the previous node 'IPIN:663 side: (RIGHT,) (3,1)' by previous node 'IPIN:660 side: (BOTTOM,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 100: Override the previous node 'IPIN:207 side: (TOP,) (1,2)' by previous node 'IPIN:223 side: (TOP,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 101: Override the previous node 'IPIN:223 side: (TOP,) (1,2)' by previous node 'IPIN:213 side: (BOTTOM,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 102: Override the previous node 'CHANY:1181 L4 length:1 (3,1)->(3,1)' by previous node 'SINK:191 (1,2)' for node 'CHANX:988 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 103: Override the previous node 'IPIN:457 side: (RIGHT,) (2,2)' by previous node 'IPIN:470 side: (BOTTOM,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 104: Override the previous node 'SINK:191 (1,2)' by previous node 'SINK:444 (2,2)' for node 'CHANX:988 L4 length:3 (3,1)->(1,1)' with in routing context annotation!
Warning 105: Override the previous node 'IPIN:426 side: (RIGHT,) (2,1)' by previous node 'IPIN:405 side: (TOP,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 106: Override the previous node 'IPIN:213 side: (BOTTOM,) (1,2)' by previous node 'IPIN:225 side: (BOTTOM,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 107: Override the previous node 'IPIN:558 side: (LEFT,) (2,3)' by previous node 'IPIN:550 side: (LEFT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 108: Override the previous node 'OPIN:499 side: (LEFT,) (2,2)' by previous node 'SINK:507 (2,3)' for node 'CHANY:1139 L4 length:2 (1,2)->(1,3)' with in routing context annotation!
Warning 109: Override the previous node 'IPIN:225 side: (BOTTOM,) (1,2)' by previous node 'IPIN:204 side: (RIGHT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 110: Override the previous node 'IPIN:204 side: (RIGHT,) (1,2)' by previous node 'IPIN:220 side: (RIGHT,) (1,2)' for node 'SINK:191 (1,2)' with in routing context annotation!
Warning 111: Override the previous node 'CHANX:1052 L4 length:2 (2,3)->(1,3)' by previous node 'SINK:191 (1,2)' for node 'CHANY:1142 L4 length:2 (1,3)->(1,2)' with in routing context annotation!
Warning 112: Override the previous node 'IPIN:470 side: (BOTTOM,) (2,2)' by previous node 'IPIN:464 side: (TOP,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 113: Override the previous node 'IPIN:550 side: (LEFT,) (2,3)' by previous node 'IPIN:521 side: (BOTTOM,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 114: Override the previous node 'IPIN:464 side: (TOP,) (2,2)' by previous node 'IPIN:462 side: (BOTTOM,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 115: Override the previous node 'IPIN:462 side: (BOTTOM,) (2,2)' by previous node 'IPIN:479 side: (LEFT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 116: Override the previous node 'CHANX:951 L4 length:3 (1,0)->(3,0)' by previous node 'SINK:444 (2,2)' for node 'CHANY:1133 L4 length:3 (1,1)->(1,3)' with in routing context annotation!
Warning 117: Override the previous node 'IPIN:521 side: (BOTTOM,) (2,3)' by previous node 'IPIN:534 side: (LEFT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 118: Override the previous node 'CHANY:1104 L4 length:2 (0,2)->(0,1)' by previous node 'SINK:507 (2,3)' for node 'CHANX:951 L4 length:3 (1,0)->(3,0)' with in routing context annotation!
Warning 119: Override the previous node 'IPIN:405 side: (TOP,) (2,1)' by previous node 'IPIN:399 side: (BOTTOM,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 120: Override the previous node 'IPIN:479 side: (LEFT,) (2,2)' by previous node 'IPIN:488 side: (TOP,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 121: Override the previous node 'OPIN:247 side: (TOP,) (1,2)' by previous node 'SINK:444 (2,2)' for node 'CHANX:1021 L4 length:3 (1,2)->(3,2)' with in routing context annotation!
Warning 122: Override the previous node 'IPIN:660 side: (BOTTOM,) (3,1)' by previous node 'IPIN:667 side: (RIGHT,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 123: Override the previous node 'CHANX:1021 L4 length:3 (1,2)->(3,2)' by previous node 'SINK:634 (3,1)' for node 'CHANY:1192 L4 length:2 (3,2)->(3,1)' with in routing context annotation!
Warning 124: Override the previous node 'IPIN:399 side: (BOTTOM,) (2,1)' by previous node 'IPIN:403 side: (BOTTOM,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 125: Override the previous node 'IPIN:403 side: (BOTTOM,) (2,1)' by previous node 'IPIN:407 side: (BOTTOM,) (2,1)' for node 'SINK:381 (2,1)' with in routing context annotation!
Warning 126: Override the previous node 'OPIN:252 side: (RIGHT,) (1,2)' by previous node 'SINK:381 (2,1)' for node 'CHANY:1143 L4 length:2 (1,2)->(1,3)' with in routing context annotation!
Warning 127: Override the previous node 'IPIN:488 side: (TOP,) (2,2)' by previous node 'IPIN:475 side: (LEFT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 128: Override the previous node 'IPIN:667 side: (RIGHT,) (3,1)' by previous node 'IPIN:650 side: (TOP,) (3,1)' for node 'SINK:634 (3,1)' with in routing context annotation!
Warning 129: Override the previous node 'IPIN:475 side: (LEFT,) (2,2)' by previous node 'IPIN:490 side: (BOTTOM,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 130: Override the previous node 'IPIN:490 side: (BOTTOM,) (2,2)' by previous node 'IPIN:487 side: (LEFT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 131: Override the previous node 'IPIN:487 side: (LEFT,) (2,2)' by previous node 'IPIN:489 side: (RIGHT,) (2,2)' for node 'SINK:444 (2,2)' with in routing context annotation!
Warning 132: Override the previous node 'IPIN:534 side: (LEFT,) (2,3)' by previous node 'IPIN:532 side: (RIGHT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Warning 133: Override the previous node 'IPIN:532 side: (RIGHT,) (2,3)' by previous node 'IPIN:540 side: (RIGHT,) (2,3)' for node 'SINK:507 (2,3)' with in routing context annotation!
Done with 423 nodes mapping
Built 3481 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[6%] Backannotated GSB[0][0][12%] Backannotated GSB[0][1][18%] Backannotated GSB[0][2][25%] Backannotated GSB[0][3][31%] Backannotated GSB[1][0][37%] Backannotated GSB[1][1][43%] Backannotated GSB[1][2][50%] Backannotated GSB[1][3][56%] Backannotated GSB[2][0][62%] Backannotated GSB[2][1][68%] Backannotated GSB[2][2][75%] Backannotated GSB[2][3][81%] Backannotated GSB[3][0][87%] Backannotated GSB[3][1][93%] Backannotated GSB[3][2][100%] Backannotated GSB[3][3]Backannotated 16 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[6%] Sorted incoming edges for each routing track output node of GSB[0][0][12%] Sorted incoming edges for each routing track output node of GSB[0][1][18%] Sorted incoming edges for each routing track output node of GSB[0][2][25%] Sorted incoming edges for each routing track output node of GSB[0][3][31%] Sorted incoming edges for each routing track output node of GSB[1][0][37%] Sorted incoming edges for each routing track output node of GSB[1][1][43%] Sorted incoming edges for each routing track output node of GSB[1][2][50%] Sorted incoming edges for each routing track output node of GSB[1][3][56%] Sorted incoming edges for each routing track output node of GSB[2][0][62%] Sorted incoming edges for each routing track output node of GSB[2][1][68%] Sorted incoming edges for each routing track output node of GSB[2][2][75%] Sorted incoming edges for each routing track output node of GSB[2][3][81%] Sorted incoming edges for each routing track output node of GSB[3][0][87%] Sorted incoming edges for each routing track output node of GSB[3][1][93%] Sorted incoming edges for each routing track output node of GSB[3][2][100%] Sorted incoming edges for each routing track output node of GSB[3][3]Sorted incoming edges for each routing track output node of 16 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[6%] Sorted incoming edges for each input pin node of GSB[0][0][12%] Sorted incoming edges for each input pin node of GSB[0][1][18%] Sorted incoming edges for each input pin node of GSB[0][2][25%] Sorted incoming edges for each input pin node of GSB[0][3][31%] Sorted incoming edges for each input pin node of GSB[1][0][37%] Sorted incoming edges for each input pin node of GSB[1][1][43%] Sorted incoming edges for each input pin node of GSB[1][2][50%] Sorted incoming edges for each input pin node of GSB[1][3][56%] Sorted incoming edges for each input pin node of GSB[2][0][62%] Sorted incoming edges for each input pin node of GSB[2][1][68%] Sorted incoming edges for each input pin node of GSB[2][2][75%] Sorted incoming edges for each input pin node of GSB[2][3][81%] Sorted incoming edges for each input pin node of GSB[3][0][87%] Sorted incoming edges for each input pin node of GSB[3][1][93%] Sorted incoming edges for each input pin node of GSB[3][2][100%] Sorted incoming edges for each input pin node of GSB[3][3]Sorted incoming edges for each input pin node of 16 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 15 physical multiplexers.
Maximum multiplexer size is 64.
# Build a library of physical multiplexers took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build the annotation about direct connection between tiles
Built 0 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Warning 134: Net i_dv found in activity file, but it does not exist in the .blif file.
Warning 135: Net tx_dat[0] found in activity file, but it does not exist in the .blif file.
Warning 136: Net tx_dat[1] found in activity file, but it does not exist in the .blif file.
Warning 137: Net tx_dat[2] found in activity file, but it does not exist in the .blif file.
Warning 138: Net tx_dat[3] found in activity file, but it does not exist in the .blif file.
Warning 139: Net $undef found in activity file, but it does not exist in the .blif file.
Warning 140: Net t_done found in activity file, but it does not exist in the .blif file.
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: check_netlist_naming_conflict --fix --report ./netlist_renaming.xml

Confirm selected options when call command 'check_netlist_naming_conflict':
--fix: on
--report: ./netlist_renaming.xml
Check naming violations of netlist blocks and nets
Fixed 126 naming conflicts in the netlist.
Naming fix-up report is generated to file './netlist_renaming.xml'
Check naming violations of netlist blocks and nets took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--load_fabric_key: off
--write_fabric_key: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 16 (compression rate=6.67%)
Identify unique General Switch Blocks (GSBs) took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
# Build FPGA fabric module took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build fabric module graph took 0.05 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_hierarchy --file ./fabric_hierarchy.txt

Confirm selected options when call command 'write_fabric_hierarchy':
--file, -f: ./fabric_hierarchy.txt
--depth: off
--verbose: off
Warning 141: Directory '.' already exists. Will overwrite contents
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt'
Write fabric hierarchy to plain-text file './fabric_hierarchy.txt' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: repack

Confirm selected options when call command 'repack':
--design_constraints: off
--ignore_global_nets_on_pins: off
--verbose: off
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block 'n72'...Done
Repack clustered block 'n77'...Done
Repack clustered block 'n87'...Done
Repack clustered block 'n57'...Done
Repack clustered block 'n92'...Done
Repack clustered block 'n112'...Done
Repack clustered block '$undef'...Done
Repack clustered block 'out:recv_DATA[0]'...Done
Repack clustered block 'out:recv_DATA[1]'...Done
Repack clustered block 'out:recv_DATA[2]'...Done
Repack clustered block 'out:recv_DATA[3]'...Done
Repack clustered block 'out:rec_done'...Done
Repack clustered block 'out:t_DATA_SER'...Done
Repack clustered block 'out:t_done'...Done
Repack clustered block 'i_clk'...Done
Repack clustered block 'i_rst'...Done
Repack clustered block 'r_DATA_SER'...Done
Repack clustered blocks to physical implementation of logical tile took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Identify wire LUTs created by repacking
Identified 0 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: fabric_independent_bitstream.xml
--read_file: off
--no_time_stamp: off
--verbose: on

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'

Reserved 2074 configurable blocks
Reserved 18024 configuration bits
Building grid bitstream...
Generating bitstream for core grids...Done
Generating bitstream for I/O grids...Done
Done
Building routing bitstream...
Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done
Done
Decoded 18024 configuration bits into 2074 blocks

Build fabric-independent bitstream for implementation 'UART_RECEIVER_TOP'
 took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Warning 142: Directory path is empty and nothing will be created.
Write 18024 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml'
Write 18024 architecture independent bitstream into XML file 'fabric_independent_bitstream.xml' took 0.09 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream --verbose

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: on

Build fabric dependent bitstream

Built 18024 configuration bits for fabric

Build fabric dependent bitstream
 took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_bitstream --file fabric_bitstream.bit --format plain_text

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--fast_configuration: off
--keep_dont_care_bits: off
--no_time_stamp: off
--verbose: off
Warning 143: Directory path is empty and nothing will be created.
Write 18024 fabric bitstream into plain text file 'fabric_bitstream.bit'
Write 18024 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.03 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_fabric_verilog --file ./SRC --explicit_port_mapping --include_timing --print_user_defined_template --verbose

Confirm selected options when call command 'write_fabric_verilog':
--file, -f: ./SRC
--explicit_port_mapping: on
--include_timing: on
--print_user_defined_template: on
--default_net_type: off
--no_time_stamp: off
--use_relative_path: off
--verbose: on
Write Verilog netlists for FPGA fabric

Succeed to create directory './SRC'
Succeed to create directory './SRC/sub_module'
Succeed to create directory './SRC/lb'
Succeed to create directory './SRC/routing'
Generating Verilog netlist './SRC/sub_module/inv_buf_passgate.v' for essential gates...Done
Writing Verilog netlist for configuration decoders './SRC/sub_module/arch_encoder.v'...Done
Writing Verilog netlist for local decoders for multiplexers './SRC/sub_module/local_encoder.v'...Done
Writing Verilog netlist for Multiplexer primitives './SRC/sub_module/mux_primitives.v' ...Done
Writing Verilog netlist for Multiplexers './SRC/sub_module/muxes.v' ...Done
Writing Verilog netlist for LUTs './SRC/sub_module/luts.v'...Done
Writing Verilog netlist for wires './SRC/sub_module/wires.v'...Done
Writing Verilog netlist for memories './SRC/sub_module/memories.v' ...Done
Writing Verilog netlist for shift register banks './SRC/sub_module/shift_register_banks.v' ...Done
Creating template for user-defined Verilog modules './SRC/sub_module/user_defined_templates.v'...Done

Writing logical tiles...
Writing Verilog netlists for logic tile 'io' ...
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_physical__iopad.v' for primitive pb_type 'iopad' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_io_mode_physical__iopad'...Done
Writing Verilog netlist './SRC/lb/logical_tile_io_mode_io_.v' for pb_type 'io' ...
Writing Verilog codes of pb_type 'logical_tile_io_mode_io_'...Done
Done

Writing Verilog netlists for logic tile 'clb' ...
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6.v' for primitive pb_type 'lut6' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__lut6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff.v' for primitive pb_type 'ff' ...
Writing Verilog codes of logical tile primitive block 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6_mode_default__ff'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6.v' for pb_type 'ble6' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle_mode_n1_lut6__ble6'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_default__fle.v' for pb_type 'fle' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_default__fle'...Done
Writing Verilog netlist './SRC/lb/logical_tile_clb_mode_clb_.v' for pb_type 'clb' ...
Writing Verilog codes of pb_type 'logical_tile_clb_mode_clb_'...Done
Done

Writing logical tiles...Done

Building physical tiles...
Writing Verilog Netlist './SRC/lb/grid_io_top.v' for physical tile 'io' at top side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_right.v' for physical tile 'io' at right side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_bottom.v' for physical tile 'io' at bottom side ...Done
Writing Verilog Netlist './SRC/lb/grid_io_left.v' for physical tile 'io' at left side ...Done
Writing Verilog Netlist './SRC/lb/grid_clb.v' for physical_tile 'clb'...Done
Building physical tiles...Done

Writing Verilog netlist for top-level module of FPGA fabric './SRC/fpga_top.v'...Done
Written 98 Verilog modules in total
Write Verilog netlists for FPGA fabric
 took 0.12 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_full_testbench --file ./SRC --reference_benchmark_file_path UART_RECEIVER_TOP_output_verilog.v --include_signal_init --bitstream fabric_bitstream.bit

Confirm selected options when call command 'write_full_testbench':
--file, -f: ./SRC
--bitstream: fabric_bitstream.bit
--fabric_netlist_file_path: off
--pin_constraints_file, -pcf: off
--bus_group_file, -bgf: off
--reference_benchmark_file_path: UART_RECEIVER_TOP_output_verilog.v
--fast_configuration: off
--explicit_port_mapping: off
--default_net_type: off
--no_self_checking: off
--include_signal_init: on
--no_time_stamp: off
--use_relative_path: off
--verbose: off
Write Verilog full testbenches for FPGA fabric

Warning 144: Directory './SRC' already exists. Will overwrite contents
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP'
Will use 18025 configuration clock cycles to top testbench
# Write autocheck testbench for FPGA top-level Verilog netlist for 'UART_RECEIVER_TOP' took 0.54 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write Verilog full testbenches for FPGA fabric
 took 0.54 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_pnr_sdc --file ./SDC

Confirm selected options when call command 'write_pnr_sdc':
--file, -f: ./SDC
--flatten_names: off
--hierarchical: off
--output_hierarchy: off
--time_unit: off
--constrain_global_port: off
--constrain_non_clock_global_port: off
--constrain_grid: off
--constrain_sb: off
--constrain_cb: off
--constrain_configurable_memory_outputs: off
--constrain_routing_multiplexer_outputs: off
--constrain_switch_block_outputs: off
--constrain_zero_delay_paths: off
--no_time_stamp: off
--verbose: off
Succeed to create directory './SDC'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc'
Write SDC for constraining clocks for P&R flow './SDC/global_ports.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc'
Write SDC to disable configurable memory outputs for P&R flow './SDC/disable_configurable_memory_outputs.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc'
Write SDC to disable routing multiplexer outputs for P&R flow './SDC/disable_routing_multiplexer_outputs.sdc' took 0.04 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc'
Write SDC to disable switch block outputs for P&R flow './SDC/disable_sb_outputs.sdc' took 0.00 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Switch Block timing for P&R flow
Write SDC for constrain Switch Block timing for P&R flow took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constrain Connection Block timing for P&R flow
Write SDC for constrain Connection Block timing for P&R flow took 0.01 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)
Write SDC for constraining grid timing for P&R flow
Write SDC for constraining grid timing for P&R flow took 0.02 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_sdc_disable_timing_configure_ports --file ./SDC/disable_configure_ports.sdc

Confirm selected options when call command 'write_sdc_disable_timing_configure_ports':
--file, -f: ./SDC/disable_configure_ports.sdc
--flatten_names: off
--no_time_stamp: off
--verbose: off
Warning 145: Directory './SDC' already exists. Will overwrite contents
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc'
Write SDC to disable timing on configuration outputs of programmable cells for P&R flow './SDC/disable_configure_ports.sdc' took 0.07 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: write_analysis_sdc --file ./SDC_analysis

Confirm selected options when call command 'write_analysis_sdc':
--file, -f: ./SDC_analysis
--verbose: off
--flatten_names: off
--time_unit: off
--no_time_stamp: off
Succeed to create directory './SDC_analysis'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc'
Generating SDC for Timing/Power analysis on the mapped FPGA './SDC_analysis/UART_RECEIVER_TOP_fpga_top_analysis.sdc' took 0.04 seconds (max_rss 59.3 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 1.44092 seconds

Thank you for using OpenFPGA!
Incr Slack updates 144 in 0.00116502 sec
Full Max Req/Worst Slack updates 45 in 0.000155222 sec
Incr Max Req/Worst Slack updates 99 in 0.000278245 sec
Incr Criticality updates 44 in 0.000496258 sec
Full Criticality updates 100 in 0.00110545 sec
