{
  "module_name": "mme_masks.h",
  "hash_id": "75a1b56c46255ad7b51f857f5b11414a338ff63373279c3e80260f95f4ba0c05",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME_MASKS_H_\n#define ASIC_REG_MME_MASKS_H_\n\n \n\n \n#define MME_ARCH_STATUS_A_SHIFT                                      0\n#define MME_ARCH_STATUS_A_MASK                                       0x1\n#define MME_ARCH_STATUS_B_SHIFT                                      1\n#define MME_ARCH_STATUS_B_MASK                                       0x2\n#define MME_ARCH_STATUS_CIN_SHIFT                                    2\n#define MME_ARCH_STATUS_CIN_MASK                                     0x4\n#define MME_ARCH_STATUS_COUT_SHIFT                                   3\n#define MME_ARCH_STATUS_COUT_MASK                                    0x8\n#define MME_ARCH_STATUS_TE_SHIFT                                     4\n#define MME_ARCH_STATUS_TE_MASK                                      0x10\n#define MME_ARCH_STATUS_LD_SHIFT                                     5\n#define MME_ARCH_STATUS_LD_MASK                                      0x20\n#define MME_ARCH_STATUS_ST_SHIFT                                     6\n#define MME_ARCH_STATUS_ST_MASK                                      0x40\n#define MME_ARCH_STATUS_SB_A_EMPTY_SHIFT                             7\n#define MME_ARCH_STATUS_SB_A_EMPTY_MASK                              0x80\n#define MME_ARCH_STATUS_SB_B_EMPTY_SHIFT                             8\n#define MME_ARCH_STATUS_SB_B_EMPTY_MASK                              0x100\n#define MME_ARCH_STATUS_SB_CIN_EMPTY_SHIFT                           9\n#define MME_ARCH_STATUS_SB_CIN_EMPTY_MASK                            0x200\n#define MME_ARCH_STATUS_SB_COUT_EMPTY_SHIFT                          10\n#define MME_ARCH_STATUS_SB_COUT_EMPTY_MASK                           0x400\n#define MME_ARCH_STATUS_SM_IDLE_SHIFT                                11\n#define MME_ARCH_STATUS_SM_IDLE_MASK                                 0x800\n#define MME_ARCH_STATUS_WBC_AXI_IDLE_SHIFT                           12\n#define MME_ARCH_STATUS_WBC_AXI_IDLE_MASK                            0xF000\n#define MME_ARCH_STATUS_SBC_AXI_IDLE_SHIFT                           16\n#define MME_ARCH_STATUS_SBC_AXI_IDLE_MASK                            0x30000\n#define MME_ARCH_STATUS_SBB_AXI_IDLE_SHIFT                           18\n#define MME_ARCH_STATUS_SBB_AXI_IDLE_MASK                            0xC0000\n#define MME_ARCH_STATUS_SBA_AXI_IDLE_SHIFT                           20\n#define MME_ARCH_STATUS_SBA_AXI_IDLE_MASK                            0x300000\n#define MME_ARCH_STATUS_FREE_ACCUMS_SHIFT                            22\n#define MME_ARCH_STATUS_FREE_ACCUMS_MASK                             0x1C00000\n\n \n#define MME_ARCH_A_BASE_ADDR_HIGH_V_SHIFT                            0\n#define MME_ARCH_A_BASE_ADDR_HIGH_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_B_BASE_ADDR_HIGH_V_SHIFT                            0\n#define MME_ARCH_B_BASE_ADDR_HIGH_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_CIN_BASE_ADDR_HIGH_V_SHIFT                          0\n#define MME_ARCH_CIN_BASE_ADDR_HIGH_V_MASK                           0xFFFFFFFF\n\n \n#define MME_ARCH_COUT_BASE_ADDR_HIGH_V_SHIFT                         0\n#define MME_ARCH_COUT_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF\n\n \n#define MME_ARCH_BIAS_BASE_ADDR_HIGH_V_SHIFT                         0\n#define MME_ARCH_BIAS_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF\n\n \n#define MME_ARCH_A_BASE_ADDR_LOW_V_SHIFT                             0\n#define MME_ARCH_A_BASE_ADDR_LOW_V_MASK                              0xFFFFFFFF\n\n \n#define MME_ARCH_B_BASE_ADDR_LOW_V_SHIFT                             0\n#define MME_ARCH_B_BASE_ADDR_LOW_V_MASK                              0xFFFFFFFF\n\n \n#define MME_ARCH_CIN_BASE_ADDR_LOW_V_SHIFT                           0\n#define MME_ARCH_CIN_BASE_ADDR_LOW_V_MASK                            0xFFFFFFFF\n\n \n#define MME_ARCH_COUT_BASE_ADDR_LOW_V_SHIFT                          0\n#define MME_ARCH_COUT_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF\n\n \n#define MME_ARCH_BIAS_BASE_ADDR_LOW_V_SHIFT                          0\n#define MME_ARCH_BIAS_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF\n\n \n#define MME_ARCH_HEADER_SIGNAL_MASK_SHIFT                            0\n#define MME_ARCH_HEADER_SIGNAL_MASK_MASK                             0x1F\n#define MME_ARCH_HEADER_SIGNAL_EN_SHIFT                              5\n#define MME_ARCH_HEADER_SIGNAL_EN_MASK                               0x20\n#define MME_ARCH_HEADER_TRANS_A_SHIFT                                6\n#define MME_ARCH_HEADER_TRANS_A_MASK                                 0x40\n#define MME_ARCH_HEADER_LOWER_A_SHIFT                                7\n#define MME_ARCH_HEADER_LOWER_A_MASK                                 0x80\n#define MME_ARCH_HEADER_ACCUM_MASK_SHIFT                             8\n#define MME_ARCH_HEADER_ACCUM_MASK_MASK                              0xF00\n#define MME_ARCH_HEADER_LOAD_BIAS_SHIFT                              12\n#define MME_ARCH_HEADER_LOAD_BIAS_MASK                               0x1000\n#define MME_ARCH_HEADER_LOAD_CIN_SHIFT                               13\n#define MME_ARCH_HEADER_LOAD_CIN_MASK                                0x2000\n#define MME_ARCH_HEADER_STORE_OUT_SHIFT                              15\n#define MME_ARCH_HEADER_STORE_OUT_MASK                               0x8000\n#define MME_ARCH_HEADER_ACC_LD_INC_DISABLE_SHIFT                     16\n#define MME_ARCH_HEADER_ACC_LD_INC_DISABLE_MASK                      0x10000\n#define MME_ARCH_HEADER_ADVANCE_A_SHIFT                              17\n#define MME_ARCH_HEADER_ADVANCE_A_MASK                               0x20000\n#define MME_ARCH_HEADER_ADVANCE_B_SHIFT                              18\n#define MME_ARCH_HEADER_ADVANCE_B_MASK                               0x40000\n#define MME_ARCH_HEADER_ADVANCE_CIN_SHIFT                            19\n#define MME_ARCH_HEADER_ADVANCE_CIN_MASK                             0x80000\n#define MME_ARCH_HEADER_ADVANCE_COUT_SHIFT                           20\n#define MME_ARCH_HEADER_ADVANCE_COUT_MASK                            0x100000\n#define MME_ARCH_HEADER_COMPRESSED_B_SHIFT                           21\n#define MME_ARCH_HEADER_COMPRESSED_B_MASK                            0x200000\n#define MME_ARCH_HEADER_MASK_CONV_END_SHIFT                          22\n#define MME_ARCH_HEADER_MASK_CONV_END_MASK                           0x400000\n#define MME_ARCH_HEADER_ACC_ST_INC_DISABLE_SHIFT                     23\n#define MME_ARCH_HEADER_ACC_ST_INC_DISABLE_MASK                      0x800000\n#define MME_ARCH_HEADER_AB_DATA_TYPE_SHIFT                           24\n#define MME_ARCH_HEADER_AB_DATA_TYPE_MASK                            0x3000000\n#define MME_ARCH_HEADER_CIN_DATA_TYPE_SHIFT                          26\n#define MME_ARCH_HEADER_CIN_DATA_TYPE_MASK                           0x1C000000\n#define MME_ARCH_HEADER_COUT_DATA_TYPE_SHIFT                         29\n#define MME_ARCH_HEADER_COUT_DATA_TYPE_MASK                          0xE0000000\n\n \n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_0_SHIFT                     0\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_0_MASK                      0xFF\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_1_SHIFT                     8\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_1_MASK                      0xFF00\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_2_SHIFT                     16\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_2_MASK                      0xFF0000\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_3_SHIFT                     24\n#define MME_ARCH_KERNEL_SIZE_MINUS_1_DIM_3_MASK                      0xFF000000\n\n \n#define MME_ARCH_ASSOCIATED_DIMS_A_0_SHIFT                           0\n#define MME_ARCH_ASSOCIATED_DIMS_A_0_MASK                            0x7\n#define MME_ARCH_ASSOCIATED_DIMS_B_0_SHIFT                           3\n#define MME_ARCH_ASSOCIATED_DIMS_B_0_MASK                            0x38\n#define MME_ARCH_ASSOCIATED_DIMS_CIN_0_SHIFT                         6\n#define MME_ARCH_ASSOCIATED_DIMS_CIN_0_MASK                          0x1C0\n#define MME_ARCH_ASSOCIATED_DIMS_COUT_0_SHIFT                        9\n#define MME_ARCH_ASSOCIATED_DIMS_COUT_0_MASK                         0xE00\n#define MME_ARCH_ASSOCIATED_DIMS_A_1_SHIFT                           16\n#define MME_ARCH_ASSOCIATED_DIMS_A_1_MASK                            0x70000\n#define MME_ARCH_ASSOCIATED_DIMS_B_1_SHIFT                           19\n#define MME_ARCH_ASSOCIATED_DIMS_B_1_MASK                            0x380000\n#define MME_ARCH_ASSOCIATED_DIMS_CIN_1_SHIFT                         22\n#define MME_ARCH_ASSOCIATED_DIMS_CIN_1_MASK                          0x1C00000\n#define MME_ARCH_ASSOCIATED_DIMS_COUT_1_SHIFT                        25\n#define MME_ARCH_ASSOCIATED_DIMS_COUT_1_MASK                         0xE000000\n\n \n#define MME_ARCH_COUT_SCALE_V_SHIFT                                  0\n#define MME_ARCH_COUT_SCALE_V_MASK                                   0xFFFFFFFF\n\n \n#define MME_ARCH_CIN_SCALE_V_SHIFT                                   0\n#define MME_ARCH_CIN_SCALE_V_MASK                                    0xFFFFFFFF\n\n \n#define MME_ARCH_GEMMLOWP_ZP_ZP_CIN_SHIFT                            0\n#define MME_ARCH_GEMMLOWP_ZP_ZP_CIN_MASK                             0x1FF\n#define MME_ARCH_GEMMLOWP_ZP_ZP_COUT_SHIFT                           9\n#define MME_ARCH_GEMMLOWP_ZP_ZP_COUT_MASK                            0x3FE00\n#define MME_ARCH_GEMMLOWP_ZP_ZP_B_SHIFT                              18\n#define MME_ARCH_GEMMLOWP_ZP_ZP_B_MASK                               0x7FC0000\n#define MME_ARCH_GEMMLOWP_ZP_GEMMLOWP_EU_EN_SHIFT                    27\n#define MME_ARCH_GEMMLOWP_ZP_GEMMLOWP_EU_EN_MASK                     0x8000000\n#define MME_ARCH_GEMMLOWP_ZP_ACCUM_SHIFT                             28\n#define MME_ARCH_GEMMLOWP_ZP_ACCUM_MASK                              0x10000000\n#define MME_ARCH_GEMMLOWP_ZP_ACCUM_BIAS_SHIFT                        29\n#define MME_ARCH_GEMMLOWP_ZP_ACCUM_BIAS_MASK                         0x20000000\n#define MME_ARCH_GEMMLOWP_ZP_RELU_EN_SHIFT                           30\n#define MME_ARCH_GEMMLOWP_ZP_RELU_EN_MASK                            0x40000000\n\n \n#define MME_ARCH_GEMMLOWP_EXPONENT_EXPONENT_CIN_SHIFT                0\n#define MME_ARCH_GEMMLOWP_EXPONENT_EXPONENT_CIN_MASK                 0x3F\n#define MME_ARCH_GEMMLOWP_EXPONENT_EXPONENT_COUT_SHIFT               8\n#define MME_ARCH_GEMMLOWP_EXPONENT_EXPONENT_COUT_MASK                0x3F00\n#define MME_ARCH_GEMMLOWP_EXPONENT_MUL_CIN_EN_SHIFT                  16\n#define MME_ARCH_GEMMLOWP_EXPONENT_MUL_CIN_EN_MASK                   0x10000\n#define MME_ARCH_GEMMLOWP_EXPONENT_MUL_COUT_EN_SHIFT                 17\n#define MME_ARCH_GEMMLOWP_EXPONENT_MUL_COUT_EN_MASK                  0x20000\n\n \n#define MME_ARCH_A_ROI_BASE_OFFSET_V_SHIFT                           0\n#define MME_ARCH_A_ROI_BASE_OFFSET_V_MASK                            0xFFFFFFFF\n\n \n#define MME_ARCH_A_VALID_ELEMENTS_V_SHIFT                            0\n#define MME_ARCH_A_VALID_ELEMENTS_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_A_LOOP_STRIDE_V_SHIFT                               0\n#define MME_ARCH_A_LOOP_STRIDE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_ARCH_A_ROI_SIZE_V_SHIFT                                  0\n#define MME_ARCH_A_ROI_SIZE_V_MASK                                   0xFFFFFFFF\n\n \n#define MME_ARCH_A_SPATIAL_START_OFFSET_V_SHIFT                      0\n#define MME_ARCH_A_SPATIAL_START_OFFSET_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_A_SPATIAL_STRIDE_V_SHIFT                            0\n#define MME_ARCH_A_SPATIAL_STRIDE_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_A_SPATIAL_SIZE_MINUS_1_V_SHIFT                      0\n#define MME_ARCH_A_SPATIAL_SIZE_MINUS_1_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_B_ROI_BASE_OFFSET_V_SHIFT                           0\n#define MME_ARCH_B_ROI_BASE_OFFSET_V_MASK                            0xFFFFFFFF\n\n \n#define MME_ARCH_B_VALID_ELEMENTS_V_SHIFT                            0\n#define MME_ARCH_B_VALID_ELEMENTS_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_B_LOOP_STRIDE_V_SHIFT                               0\n#define MME_ARCH_B_LOOP_STRIDE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_ARCH_B_ROI_SIZE_V_SHIFT                                  0\n#define MME_ARCH_B_ROI_SIZE_V_MASK                                   0xFFFFFFFF\n\n \n#define MME_ARCH_B_SPATIAL_START_OFFSET_V_SHIFT                      0\n#define MME_ARCH_B_SPATIAL_START_OFFSET_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_B_SPATIAL_STRIDE_V_SHIFT                            0\n#define MME_ARCH_B_SPATIAL_STRIDE_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_B_SPATIAL_SIZE_MINUS_1_V_SHIFT                      0\n#define MME_ARCH_B_SPATIAL_SIZE_MINUS_1_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_C_ROI_BASE_OFFSET_V_SHIFT                           0\n#define MME_ARCH_C_ROI_BASE_OFFSET_V_MASK                            0xFFFFFFFF\n\n \n#define MME_ARCH_C_VALID_ELEMENTS_V_SHIFT                            0\n#define MME_ARCH_C_VALID_ELEMENTS_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_C_LOOP_STRIDE_V_SHIFT                               0\n#define MME_ARCH_C_LOOP_STRIDE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_ARCH_C_ROI_SIZE_V_SHIFT                                  0\n#define MME_ARCH_C_ROI_SIZE_V_MASK                                   0xFFFFFFFF\n\n \n#define MME_ARCH_C_SPATIAL_START_OFFSET_V_SHIFT                      0\n#define MME_ARCH_C_SPATIAL_START_OFFSET_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_C_SPATIAL_STRIDE_V_SHIFT                            0\n#define MME_ARCH_C_SPATIAL_STRIDE_V_MASK                             0xFFFFFFFF\n\n \n#define MME_ARCH_C_SPATIAL_SIZE_MINUS_1_V_SHIFT                      0\n#define MME_ARCH_C_SPATIAL_SIZE_MINUS_1_V_MASK                       0xFFFFFFFF\n\n \n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT            0\n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK             0xFFFF\n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT         16\n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK          0x7FFF0000\n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT              31\n#define MME_ARCH_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK               0x80000000\n\n \n#define MME_ARCH_E_PADDING_VALUE_A_V_SHIFT                           0\n#define MME_ARCH_E_PADDING_VALUE_A_V_MASK                            0xFFFF\n\n \n#define MME_ARCH_E_NUM_ITERATION_MINUS_1_V_SHIFT                     0\n#define MME_ARCH_E_NUM_ITERATION_MINUS_1_V_MASK                      0xFFFFFFFF\n\n \n#define MME_ARCH_E_BUBBLES_PER_SPLIT_A_SHIFT                         0\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_A_MASK                          0xFF\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_B_SHIFT                         8\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_B_MASK                          0xFF00\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_CIN_SHIFT                       16\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_CIN_MASK                        0xFF0000\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_ID_SHIFT                        24\n#define MME_ARCH_E_BUBBLES_PER_SPLIT_ID_MASK                         0xFF000000\n\n \n#define MME_CMD_EXECUTE_SHIFT                                        0\n#define MME_CMD_EXECUTE_MASK                                         0x1\n\n \n#define MME_DUMMY_V_SHIFT                                            0\n#define MME_DUMMY_V_MASK                                             0xFFFFFFFF\n\n \n#define MME_RESET_V_SHIFT                                            0\n#define MME_RESET_V_MASK                                             0x1\n\n \n#define MME_STALL_V_SHIFT                                            0\n#define MME_STALL_V_MASK                                             0xFFFFFFFF\n\n \n#define MME_SM_BASE_ADDRESS_LOW_V_SHIFT                              0\n#define MME_SM_BASE_ADDRESS_LOW_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SM_BASE_ADDRESS_HIGH_V_SHIFT                             0\n#define MME_SM_BASE_ADDRESS_HIGH_V_MASK                              0xFFFFFFFF\n\n \n#define MME_DBGMEM_ADD_V_SHIFT                                       0\n#define MME_DBGMEM_ADD_V_MASK                                        0xFFFFFFFF\n\n \n#define MME_DBGMEM_DATA_WR_V_SHIFT                                   0\n#define MME_DBGMEM_DATA_WR_V_MASK                                    0xFFFFFFFF\n\n \n#define MME_DBGMEM_DATA_RD_V_SHIFT                                   0\n#define MME_DBGMEM_DATA_RD_V_MASK                                    0xFFFFFFFF\n\n \n#define MME_DBGMEM_CTRL_WR_NRD_SHIFT                                 0\n#define MME_DBGMEM_CTRL_WR_NRD_MASK                                  0x1\n\n \n#define MME_DBGMEM_RC_VALID_SHIFT                                    0\n#define MME_DBGMEM_RC_VALID_MASK                                     0x1\n#define MME_DBGMEM_RC_FULL_SHIFT                                     1\n#define MME_DBGMEM_RC_FULL_MASK                                      0x2\n\n \n#define MME_LOG_SHADOW_MASK_0_SHIFT                                  0\n#define MME_LOG_SHADOW_MASK_0_MASK                                   0x7F\n#define MME_LOG_SHADOW_MASK_1_SHIFT                                  8\n#define MME_LOG_SHADOW_MASK_1_MASK                                   0x7F00\n#define MME_LOG_SHADOW_MASK_2_SHIFT                                  16\n#define MME_LOG_SHADOW_MASK_2_MASK                                   0x7F0000\n#define MME_LOG_SHADOW_MASK_3_SHIFT                                  24\n#define MME_LOG_SHADOW_MASK_3_MASK                                   0x7F000000\n\n \n#define MME_STORE_MAX_CREDIT_V_SHIFT                                 0\n#define MME_STORE_MAX_CREDIT_V_MASK                                  0x3F\n\n \n#define MME_AGU_SBA_MAX_CREDIT_SHIFT                                 0\n#define MME_AGU_SBA_MAX_CREDIT_MASK                                  0x1F\n#define MME_AGU_SBB_MAX_CREDIT_SHIFT                                 8\n#define MME_AGU_SBB_MAX_CREDIT_MASK                                  0x1F00\n#define MME_AGU_SBC_MAX_CREDIT_SHIFT                                 16\n#define MME_AGU_SBC_MAX_CREDIT_MASK                                  0x1F0000\n#define MME_AGU_WBC_MAX_CREDIT_SHIFT                                 24\n#define MME_AGU_WBC_MAX_CREDIT_MASK                                  0x3F000000\n\n \n#define MME_SBA_MAX_SIZE_SHIFT                                       0\n#define MME_SBA_MAX_SIZE_MASK                                        0x3FF\n#define MME_SBA_EU_MAX_CREDIT_SHIFT                                  16\n#define MME_SBA_EU_MAX_CREDIT_MASK                                   0x1F0000\n\n \n#define MME_SBB_MAX_SIZE_SHIFT                                       0\n#define MME_SBB_MAX_SIZE_MASK                                        0x3FF\n#define MME_SBB_EU_MAX_CREDIT_SHIFT                                  16\n#define MME_SBB_EU_MAX_CREDIT_MASK                                   0x1F0000\n\n \n#define MME_SBC_MAX_SIZE_SHIFT                                       0\n#define MME_SBC_MAX_SIZE_MASK                                        0x3FF\n#define MME_SBC_EU_MAX_CREDIT_SHIFT                                  16\n#define MME_SBC_EU_MAX_CREDIT_MASK                                   0x1F0000\n\n \n#define MME_WBC_MAX_OUTSTANDING_SHIFT                                0\n#define MME_WBC_MAX_OUTSTANDING_MASK                                 0xFFF\n#define MME_WBC_DISABLE_FAST_END_PE_SHIFT                            12\n#define MME_WBC_DISABLE_FAST_END_PE_MASK                             0x1000\n#define MME_WBC_LD_INSERT_BUBBLE_DIS_SHIFT                           13\n#define MME_WBC_LD_INSERT_BUBBLE_DIS_MASK                            0x2000\n\n \n#define MME_SBA_CONTROL_DATA_ASID_SHIFT                              0\n#define MME_SBA_CONTROL_DATA_ASID_MASK                               0x3FF\n#define MME_SBA_CONTROL_DATA_MMBP_SHIFT                              10\n#define MME_SBA_CONTROL_DATA_MMBP_MASK                               0x400\n\n \n#define MME_SBB_CONTROL_DATA_ASID_SHIFT                              0\n#define MME_SBB_CONTROL_DATA_ASID_MASK                               0x3FF\n#define MME_SBB_CONTROL_DATA_MMBP_SHIFT                              10\n#define MME_SBB_CONTROL_DATA_MMBP_MASK                               0x400\n\n \n#define MME_SBC_CONTROL_DATA_ASID_SHIFT                              0\n#define MME_SBC_CONTROL_DATA_ASID_MASK                               0x3FF\n#define MME_SBC_CONTROL_DATA_MMBP_SHIFT                              10\n#define MME_SBC_CONTROL_DATA_MMBP_MASK                               0x400\n\n \n#define MME_WBC_CONTROL_DATA_ASID_SHIFT                              0\n#define MME_WBC_CONTROL_DATA_ASID_MASK                               0x3FF\n#define MME_WBC_CONTROL_DATA_MMBP_SHIFT                              10\n#define MME_WBC_CONTROL_DATA_MMBP_MASK                               0x400\n\n \n#define MME_TE_MAX_CREDIT_SHIFT                                      0\n#define MME_TE_MAX_CREDIT_MASK                                       0x1F\n#define MME_TE_DESC_MAX_CREDIT_SHIFT                                 8\n#define MME_TE_DESC_MAX_CREDIT_MASK                                  0x1F00\n\n \n#define MME_TE2DEC_MAX_CREDIT_SHIFT                                  0\n#define MME_TE2DEC_MAX_CREDIT_MASK                                   0x1F\n\n \n#define MME_REI_STATUS_V_SHIFT                                       0\n#define MME_REI_STATUS_V_MASK                                        0xFFFFFFFF\n\n \n#define MME_REI_MASK_V_SHIFT                                         0\n#define MME_REI_MASK_V_MASK                                          0xFFFFFFFF\n\n \n#define MME_SEI_STATUS_V_SHIFT                                       0\n#define MME_SEI_STATUS_V_MASK                                        0xFFFFFFFF\n\n \n#define MME_SEI_MASK_V_SHIFT                                         0\n#define MME_SEI_MASK_V_MASK                                          0xFFFFFFFF\n\n \n#define MME_SPI_STATUS_V_SHIFT                                       0\n#define MME_SPI_STATUS_V_MASK                                        0xFFFFFFFF\n\n \n#define MME_SPI_MASK_V_SHIFT                                         0\n#define MME_SPI_MASK_V_MASK                                          0xFFFFFFFF\n\n \n#define MME_SHADOW_0_STATUS_A_SHIFT                                  0\n#define MME_SHADOW_0_STATUS_A_MASK                                   0x1\n#define MME_SHADOW_0_STATUS_B_SHIFT                                  1\n#define MME_SHADOW_0_STATUS_B_MASK                                   0x2\n#define MME_SHADOW_0_STATUS_CIN_SHIFT                                2\n#define MME_SHADOW_0_STATUS_CIN_MASK                                 0x4\n#define MME_SHADOW_0_STATUS_COUT_SHIFT                               3\n#define MME_SHADOW_0_STATUS_COUT_MASK                                0x8\n#define MME_SHADOW_0_STATUS_TE_SHIFT                                 4\n#define MME_SHADOW_0_STATUS_TE_MASK                                  0x10\n#define MME_SHADOW_0_STATUS_LD_SHIFT                                 5\n#define MME_SHADOW_0_STATUS_LD_MASK                                  0x20\n#define MME_SHADOW_0_STATUS_ST_SHIFT                                 6\n#define MME_SHADOW_0_STATUS_ST_MASK                                  0x40\n\n \n#define MME_SHADOW_0_A_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_0_A_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_0_B_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_CIN_BASE_ADDR_HIGH_V_SHIFT                      0\n#define MME_SHADOW_0_CIN_BASE_ADDR_HIGH_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_0_COUT_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_0_COUT_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_0_BIAS_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_0_BIAS_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_0_A_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_0_B_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_0_CIN_BASE_ADDR_LOW_V_SHIFT                       0\n#define MME_SHADOW_0_CIN_BASE_ADDR_LOW_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_0_COUT_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_0_COUT_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_0_BIAS_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_0_BIAS_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_0_HEADER_SIGNAL_MASK_SHIFT                        0\n#define MME_SHADOW_0_HEADER_SIGNAL_MASK_MASK                         0x1F\n#define MME_SHADOW_0_HEADER_SIGNAL_EN_SHIFT                          5\n#define MME_SHADOW_0_HEADER_SIGNAL_EN_MASK                           0x20\n#define MME_SHADOW_0_HEADER_TRANS_A_SHIFT                            6\n#define MME_SHADOW_0_HEADER_TRANS_A_MASK                             0x40\n#define MME_SHADOW_0_HEADER_LOWER_A_SHIFT                            7\n#define MME_SHADOW_0_HEADER_LOWER_A_MASK                             0x80\n#define MME_SHADOW_0_HEADER_ACCUM_MASK_SHIFT                         8\n#define MME_SHADOW_0_HEADER_ACCUM_MASK_MASK                          0xF00\n#define MME_SHADOW_0_HEADER_LOAD_BIAS_SHIFT                          12\n#define MME_SHADOW_0_HEADER_LOAD_BIAS_MASK                           0x1000\n#define MME_SHADOW_0_HEADER_LOAD_CIN_SHIFT                           13\n#define MME_SHADOW_0_HEADER_LOAD_CIN_MASK                            0x2000\n#define MME_SHADOW_0_HEADER_STORE_OUT_SHIFT                          15\n#define MME_SHADOW_0_HEADER_STORE_OUT_MASK                           0x8000\n#define MME_SHADOW_0_HEADER_ACC_LD_INC_DISABLE_SHIFT                 16\n#define MME_SHADOW_0_HEADER_ACC_LD_INC_DISABLE_MASK                  0x10000\n#define MME_SHADOW_0_HEADER_ADVANCE_A_SHIFT                          17\n#define MME_SHADOW_0_HEADER_ADVANCE_A_MASK                           0x20000\n#define MME_SHADOW_0_HEADER_ADVANCE_B_SHIFT                          18\n#define MME_SHADOW_0_HEADER_ADVANCE_B_MASK                           0x40000\n#define MME_SHADOW_0_HEADER_ADVANCE_CIN_SHIFT                        19\n#define MME_SHADOW_0_HEADER_ADVANCE_CIN_MASK                         0x80000\n#define MME_SHADOW_0_HEADER_ADVANCE_COUT_SHIFT                       20\n#define MME_SHADOW_0_HEADER_ADVANCE_COUT_MASK                        0x100000\n#define MME_SHADOW_0_HEADER_COMPRESSED_B_SHIFT                       21\n#define MME_SHADOW_0_HEADER_COMPRESSED_B_MASK                        0x200000\n#define MME_SHADOW_0_HEADER_MASK_CONV_END_SHIFT                      22\n#define MME_SHADOW_0_HEADER_MASK_CONV_END_MASK                       0x400000\n#define MME_SHADOW_0_HEADER_ACC_ST_INC_DISABLE_SHIFT                 23\n#define MME_SHADOW_0_HEADER_ACC_ST_INC_DISABLE_MASK                  0x800000\n#define MME_SHADOW_0_HEADER_AB_DATA_TYPE_SHIFT                       24\n#define MME_SHADOW_0_HEADER_AB_DATA_TYPE_MASK                        0x3000000\n#define MME_SHADOW_0_HEADER_CIN_DATA_TYPE_SHIFT                      26\n#define MME_SHADOW_0_HEADER_CIN_DATA_TYPE_MASK                       0x1C000000\n#define MME_SHADOW_0_HEADER_COUT_DATA_TYPE_SHIFT                     29\n#define MME_SHADOW_0_HEADER_COUT_DATA_TYPE_MASK                      0xE0000000\n\n \n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_0_SHIFT                 0\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_0_MASK                  0xFF\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_1_SHIFT                 8\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_1_MASK                  0xFF00\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_2_SHIFT                 16\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_2_MASK                  0xFF0000\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_3_SHIFT                 24\n#define MME_SHADOW_0_KERNEL_SIZE_MINUS_1_DIM_3_MASK                  0xFF000000\n\n \n#define MME_SHADOW_0_ASSOCIATED_DIMS_A_0_SHIFT                       0\n#define MME_SHADOW_0_ASSOCIATED_DIMS_A_0_MASK                        0x7\n#define MME_SHADOW_0_ASSOCIATED_DIMS_B_0_SHIFT                       3\n#define MME_SHADOW_0_ASSOCIATED_DIMS_B_0_MASK                        0x38\n#define MME_SHADOW_0_ASSOCIATED_DIMS_CIN_0_SHIFT                     6\n#define MME_SHADOW_0_ASSOCIATED_DIMS_CIN_0_MASK                      0x1C0\n#define MME_SHADOW_0_ASSOCIATED_DIMS_COUT_0_SHIFT                    9\n#define MME_SHADOW_0_ASSOCIATED_DIMS_COUT_0_MASK                     0xE00\n#define MME_SHADOW_0_ASSOCIATED_DIMS_A_1_SHIFT                       16\n#define MME_SHADOW_0_ASSOCIATED_DIMS_A_1_MASK                        0x70000\n#define MME_SHADOW_0_ASSOCIATED_DIMS_B_1_SHIFT                       19\n#define MME_SHADOW_0_ASSOCIATED_DIMS_B_1_MASK                        0x380000\n#define MME_SHADOW_0_ASSOCIATED_DIMS_CIN_1_SHIFT                     22\n#define MME_SHADOW_0_ASSOCIATED_DIMS_CIN_1_MASK                      0x1C00000\n#define MME_SHADOW_0_ASSOCIATED_DIMS_COUT_1_SHIFT                    25\n#define MME_SHADOW_0_ASSOCIATED_DIMS_COUT_1_MASK                     0xE000000\n\n \n#define MME_SHADOW_0_COUT_SCALE_V_SHIFT                              0\n#define MME_SHADOW_0_COUT_SCALE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_0_CIN_SCALE_V_SHIFT                               0\n#define MME_SHADOW_0_CIN_SCALE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_CIN_SHIFT                        0\n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_CIN_MASK                         0x1FF\n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_COUT_SHIFT                       9\n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_COUT_MASK                        0x3FE00\n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_B_SHIFT                          18\n#define MME_SHADOW_0_GEMMLOWP_ZP_ZP_B_MASK                           0x7FC0000\n#define MME_SHADOW_0_GEMMLOWP_ZP_GEMMLOWP_EU_EN_SHIFT                27\n#define MME_SHADOW_0_GEMMLOWP_ZP_GEMMLOWP_EU_EN_MASK                 0x8000000\n#define MME_SHADOW_0_GEMMLOWP_ZP_ACCUM_SHIFT                         28\n#define MME_SHADOW_0_GEMMLOWP_ZP_ACCUM_MASK                          0x10000000\n#define MME_SHADOW_0_GEMMLOWP_ZP_ACCUM_BIAS_SHIFT                    29\n#define MME_SHADOW_0_GEMMLOWP_ZP_ACCUM_BIAS_MASK                     0x20000000\n#define MME_SHADOW_0_GEMMLOWP_ZP_RELU_EN_SHIFT                       30\n#define MME_SHADOW_0_GEMMLOWP_ZP_RELU_EN_MASK                        0x40000000\n\n \n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_EXPONENT_CIN_SHIFT            0\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_EXPONENT_CIN_MASK             0x3F\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_EXPONENT_COUT_SHIFT           8\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_EXPONENT_COUT_MASK            0x3F00\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_MUL_CIN_EN_SHIFT              16\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_MUL_CIN_EN_MASK               0x10000\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_MUL_COUT_EN_SHIFT             17\n#define MME_SHADOW_0_GEMMLOWP_EXPONENT_MUL_COUT_EN_MASK              0x20000\n\n \n#define MME_SHADOW_0_A_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_0_A_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_0_A_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_0_A_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_0_A_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_0_A_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_0_A_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_A_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_0_A_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_0_B_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_0_B_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_0_B_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_0_B_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_0_B_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_0_B_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_B_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_0_B_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_0_C_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_0_C_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_0_C_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_0_C_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_0_C_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_0_C_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_0_C_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_0_C_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT        0\n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK         0xFFFF\n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT     16\n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK      0x7FFF0000\n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT          31\n#define MME_SHADOW_0_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK           0x80000000\n\n \n#define MME_SHADOW_0_E_PADDING_VALUE_A_V_SHIFT                       0\n#define MME_SHADOW_0_E_PADDING_VALUE_A_V_MASK                        0xFFFF\n\n \n#define MME_SHADOW_0_E_NUM_ITERATION_MINUS_1_V_SHIFT                 0\n#define MME_SHADOW_0_E_NUM_ITERATION_MINUS_1_V_MASK                  0xFFFFFFFF\n\n \n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_A_SHIFT                     0\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_A_MASK                      0xFF\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_B_SHIFT                     8\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_B_MASK                      0xFF00\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_CIN_SHIFT                   16\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_CIN_MASK                    0xFF0000\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_ID_SHIFT                    24\n#define MME_SHADOW_0_E_BUBBLES_PER_SPLIT_ID_MASK                     0xFF000000\n\n \n#define MME_SHADOW_1_STATUS_A_SHIFT                                  0\n#define MME_SHADOW_1_STATUS_A_MASK                                   0x1\n#define MME_SHADOW_1_STATUS_B_SHIFT                                  1\n#define MME_SHADOW_1_STATUS_B_MASK                                   0x2\n#define MME_SHADOW_1_STATUS_CIN_SHIFT                                2\n#define MME_SHADOW_1_STATUS_CIN_MASK                                 0x4\n#define MME_SHADOW_1_STATUS_COUT_SHIFT                               3\n#define MME_SHADOW_1_STATUS_COUT_MASK                                0x8\n#define MME_SHADOW_1_STATUS_TE_SHIFT                                 4\n#define MME_SHADOW_1_STATUS_TE_MASK                                  0x10\n#define MME_SHADOW_1_STATUS_LD_SHIFT                                 5\n#define MME_SHADOW_1_STATUS_LD_MASK                                  0x20\n#define MME_SHADOW_1_STATUS_ST_SHIFT                                 6\n#define MME_SHADOW_1_STATUS_ST_MASK                                  0x40\n\n \n#define MME_SHADOW_1_A_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_1_A_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_1_B_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_CIN_BASE_ADDR_HIGH_V_SHIFT                      0\n#define MME_SHADOW_1_CIN_BASE_ADDR_HIGH_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_1_COUT_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_1_COUT_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_1_BIAS_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_1_BIAS_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_1_A_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_1_B_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_1_CIN_BASE_ADDR_LOW_V_SHIFT                       0\n#define MME_SHADOW_1_CIN_BASE_ADDR_LOW_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_1_COUT_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_1_COUT_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_1_BIAS_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_1_BIAS_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_1_HEADER_SIGNAL_MASK_SHIFT                        0\n#define MME_SHADOW_1_HEADER_SIGNAL_MASK_MASK                         0x1F\n#define MME_SHADOW_1_HEADER_SIGNAL_EN_SHIFT                          5\n#define MME_SHADOW_1_HEADER_SIGNAL_EN_MASK                           0x20\n#define MME_SHADOW_1_HEADER_TRANS_A_SHIFT                            6\n#define MME_SHADOW_1_HEADER_TRANS_A_MASK                             0x40\n#define MME_SHADOW_1_HEADER_LOWER_A_SHIFT                            7\n#define MME_SHADOW_1_HEADER_LOWER_A_MASK                             0x80\n#define MME_SHADOW_1_HEADER_ACCUM_MASK_SHIFT                         8\n#define MME_SHADOW_1_HEADER_ACCUM_MASK_MASK                          0xF00\n#define MME_SHADOW_1_HEADER_LOAD_BIAS_SHIFT                          12\n#define MME_SHADOW_1_HEADER_LOAD_BIAS_MASK                           0x1000\n#define MME_SHADOW_1_HEADER_LOAD_CIN_SHIFT                           13\n#define MME_SHADOW_1_HEADER_LOAD_CIN_MASK                            0x2000\n#define MME_SHADOW_1_HEADER_STORE_OUT_SHIFT                          15\n#define MME_SHADOW_1_HEADER_STORE_OUT_MASK                           0x8000\n#define MME_SHADOW_1_HEADER_ACC_LD_INC_DISABLE_SHIFT                 16\n#define MME_SHADOW_1_HEADER_ACC_LD_INC_DISABLE_MASK                  0x10000\n#define MME_SHADOW_1_HEADER_ADVANCE_A_SHIFT                          17\n#define MME_SHADOW_1_HEADER_ADVANCE_A_MASK                           0x20000\n#define MME_SHADOW_1_HEADER_ADVANCE_B_SHIFT                          18\n#define MME_SHADOW_1_HEADER_ADVANCE_B_MASK                           0x40000\n#define MME_SHADOW_1_HEADER_ADVANCE_CIN_SHIFT                        19\n#define MME_SHADOW_1_HEADER_ADVANCE_CIN_MASK                         0x80000\n#define MME_SHADOW_1_HEADER_ADVANCE_COUT_SHIFT                       20\n#define MME_SHADOW_1_HEADER_ADVANCE_COUT_MASK                        0x100000\n#define MME_SHADOW_1_HEADER_COMPRESSED_B_SHIFT                       21\n#define MME_SHADOW_1_HEADER_COMPRESSED_B_MASK                        0x200000\n#define MME_SHADOW_1_HEADER_MASK_CONV_END_SHIFT                      22\n#define MME_SHADOW_1_HEADER_MASK_CONV_END_MASK                       0x400000\n#define MME_SHADOW_1_HEADER_ACC_ST_INC_DISABLE_SHIFT                 23\n#define MME_SHADOW_1_HEADER_ACC_ST_INC_DISABLE_MASK                  0x800000\n#define MME_SHADOW_1_HEADER_AB_DATA_TYPE_SHIFT                       24\n#define MME_SHADOW_1_HEADER_AB_DATA_TYPE_MASK                        0x3000000\n#define MME_SHADOW_1_HEADER_CIN_DATA_TYPE_SHIFT                      26\n#define MME_SHADOW_1_HEADER_CIN_DATA_TYPE_MASK                       0x1C000000\n#define MME_SHADOW_1_HEADER_COUT_DATA_TYPE_SHIFT                     29\n#define MME_SHADOW_1_HEADER_COUT_DATA_TYPE_MASK                      0xE0000000\n\n \n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_0_SHIFT                 0\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_0_MASK                  0xFF\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_1_SHIFT                 8\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_1_MASK                  0xFF00\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_2_SHIFT                 16\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_2_MASK                  0xFF0000\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_3_SHIFT                 24\n#define MME_SHADOW_1_KERNEL_SIZE_MINUS_1_DIM_3_MASK                  0xFF000000\n\n \n#define MME_SHADOW_1_ASSOCIATED_DIMS_A_0_SHIFT                       0\n#define MME_SHADOW_1_ASSOCIATED_DIMS_A_0_MASK                        0x7\n#define MME_SHADOW_1_ASSOCIATED_DIMS_B_0_SHIFT                       3\n#define MME_SHADOW_1_ASSOCIATED_DIMS_B_0_MASK                        0x38\n#define MME_SHADOW_1_ASSOCIATED_DIMS_CIN_0_SHIFT                     6\n#define MME_SHADOW_1_ASSOCIATED_DIMS_CIN_0_MASK                      0x1C0\n#define MME_SHADOW_1_ASSOCIATED_DIMS_COUT_0_SHIFT                    9\n#define MME_SHADOW_1_ASSOCIATED_DIMS_COUT_0_MASK                     0xE00\n#define MME_SHADOW_1_ASSOCIATED_DIMS_A_1_SHIFT                       16\n#define MME_SHADOW_1_ASSOCIATED_DIMS_A_1_MASK                        0x70000\n#define MME_SHADOW_1_ASSOCIATED_DIMS_B_1_SHIFT                       19\n#define MME_SHADOW_1_ASSOCIATED_DIMS_B_1_MASK                        0x380000\n#define MME_SHADOW_1_ASSOCIATED_DIMS_CIN_1_SHIFT                     22\n#define MME_SHADOW_1_ASSOCIATED_DIMS_CIN_1_MASK                      0x1C00000\n#define MME_SHADOW_1_ASSOCIATED_DIMS_COUT_1_SHIFT                    25\n#define MME_SHADOW_1_ASSOCIATED_DIMS_COUT_1_MASK                     0xE000000\n\n \n#define MME_SHADOW_1_COUT_SCALE_V_SHIFT                              0\n#define MME_SHADOW_1_COUT_SCALE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_1_CIN_SCALE_V_SHIFT                               0\n#define MME_SHADOW_1_CIN_SCALE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_CIN_SHIFT                        0\n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_CIN_MASK                         0x1FF\n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_COUT_SHIFT                       9\n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_COUT_MASK                        0x3FE00\n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_B_SHIFT                          18\n#define MME_SHADOW_1_GEMMLOWP_ZP_ZP_B_MASK                           0x7FC0000\n#define MME_SHADOW_1_GEMMLOWP_ZP_GEMMLOWP_EU_EN_SHIFT                27\n#define MME_SHADOW_1_GEMMLOWP_ZP_GEMMLOWP_EU_EN_MASK                 0x8000000\n#define MME_SHADOW_1_GEMMLOWP_ZP_ACCUM_SHIFT                         28\n#define MME_SHADOW_1_GEMMLOWP_ZP_ACCUM_MASK                          0x10000000\n#define MME_SHADOW_1_GEMMLOWP_ZP_ACCUM_BIAS_SHIFT                    29\n#define MME_SHADOW_1_GEMMLOWP_ZP_ACCUM_BIAS_MASK                     0x20000000\n#define MME_SHADOW_1_GEMMLOWP_ZP_RELU_EN_SHIFT                       30\n#define MME_SHADOW_1_GEMMLOWP_ZP_RELU_EN_MASK                        0x40000000\n\n \n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_EXPONENT_CIN_SHIFT            0\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_EXPONENT_CIN_MASK             0x3F\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_EXPONENT_COUT_SHIFT           8\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_EXPONENT_COUT_MASK            0x3F00\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_MUL_CIN_EN_SHIFT              16\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_MUL_CIN_EN_MASK               0x10000\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_MUL_COUT_EN_SHIFT             17\n#define MME_SHADOW_1_GEMMLOWP_EXPONENT_MUL_COUT_EN_MASK              0x20000\n\n \n#define MME_SHADOW_1_A_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_1_A_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_1_A_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_1_A_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_1_A_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_1_A_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_1_A_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_A_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_1_A_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_1_B_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_1_B_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_1_B_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_1_B_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_1_B_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_1_B_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_B_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_1_B_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_1_C_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_1_C_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_1_C_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_1_C_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_1_C_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_1_C_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_1_C_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_1_C_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT        0\n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK         0xFFFF\n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT     16\n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK      0x7FFF0000\n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT          31\n#define MME_SHADOW_1_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK           0x80000000\n\n \n#define MME_SHADOW_1_E_PADDING_VALUE_A_V_SHIFT                       0\n#define MME_SHADOW_1_E_PADDING_VALUE_A_V_MASK                        0xFFFF\n\n \n#define MME_SHADOW_1_E_NUM_ITERATION_MINUS_1_V_SHIFT                 0\n#define MME_SHADOW_1_E_NUM_ITERATION_MINUS_1_V_MASK                  0xFFFFFFFF\n\n \n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_A_SHIFT                     0\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_A_MASK                      0xFF\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_B_SHIFT                     8\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_B_MASK                      0xFF00\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_CIN_SHIFT                   16\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_CIN_MASK                    0xFF0000\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_ID_SHIFT                    24\n#define MME_SHADOW_1_E_BUBBLES_PER_SPLIT_ID_MASK                     0xFF000000\n\n \n#define MME_SHADOW_2_STATUS_A_SHIFT                                  0\n#define MME_SHADOW_2_STATUS_A_MASK                                   0x1\n#define MME_SHADOW_2_STATUS_B_SHIFT                                  1\n#define MME_SHADOW_2_STATUS_B_MASK                                   0x2\n#define MME_SHADOW_2_STATUS_CIN_SHIFT                                2\n#define MME_SHADOW_2_STATUS_CIN_MASK                                 0x4\n#define MME_SHADOW_2_STATUS_COUT_SHIFT                               3\n#define MME_SHADOW_2_STATUS_COUT_MASK                                0x8\n#define MME_SHADOW_2_STATUS_TE_SHIFT                                 4\n#define MME_SHADOW_2_STATUS_TE_MASK                                  0x10\n#define MME_SHADOW_2_STATUS_LD_SHIFT                                 5\n#define MME_SHADOW_2_STATUS_LD_MASK                                  0x20\n#define MME_SHADOW_2_STATUS_ST_SHIFT                                 6\n#define MME_SHADOW_2_STATUS_ST_MASK                                  0x40\n\n \n#define MME_SHADOW_2_A_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_2_A_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_2_B_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_CIN_BASE_ADDR_HIGH_V_SHIFT                      0\n#define MME_SHADOW_2_CIN_BASE_ADDR_HIGH_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_2_COUT_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_2_COUT_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_2_BIAS_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_2_BIAS_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_2_A_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_2_B_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_2_CIN_BASE_ADDR_LOW_V_SHIFT                       0\n#define MME_SHADOW_2_CIN_BASE_ADDR_LOW_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_2_COUT_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_2_COUT_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_2_BIAS_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_2_BIAS_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_2_HEADER_SIGNAL_MASK_SHIFT                        0\n#define MME_SHADOW_2_HEADER_SIGNAL_MASK_MASK                         0x1F\n#define MME_SHADOW_2_HEADER_SIGNAL_EN_SHIFT                          5\n#define MME_SHADOW_2_HEADER_SIGNAL_EN_MASK                           0x20\n#define MME_SHADOW_2_HEADER_TRANS_A_SHIFT                            6\n#define MME_SHADOW_2_HEADER_TRANS_A_MASK                             0x40\n#define MME_SHADOW_2_HEADER_LOWER_A_SHIFT                            7\n#define MME_SHADOW_2_HEADER_LOWER_A_MASK                             0x80\n#define MME_SHADOW_2_HEADER_ACCUM_MASK_SHIFT                         8\n#define MME_SHADOW_2_HEADER_ACCUM_MASK_MASK                          0xF00\n#define MME_SHADOW_2_HEADER_LOAD_BIAS_SHIFT                          12\n#define MME_SHADOW_2_HEADER_LOAD_BIAS_MASK                           0x1000\n#define MME_SHADOW_2_HEADER_LOAD_CIN_SHIFT                           13\n#define MME_SHADOW_2_HEADER_LOAD_CIN_MASK                            0x2000\n#define MME_SHADOW_2_HEADER_STORE_OUT_SHIFT                          15\n#define MME_SHADOW_2_HEADER_STORE_OUT_MASK                           0x8000\n#define MME_SHADOW_2_HEADER_ACC_LD_INC_DISABLE_SHIFT                 16\n#define MME_SHADOW_2_HEADER_ACC_LD_INC_DISABLE_MASK                  0x10000\n#define MME_SHADOW_2_HEADER_ADVANCE_A_SHIFT                          17\n#define MME_SHADOW_2_HEADER_ADVANCE_A_MASK                           0x20000\n#define MME_SHADOW_2_HEADER_ADVANCE_B_SHIFT                          18\n#define MME_SHADOW_2_HEADER_ADVANCE_B_MASK                           0x40000\n#define MME_SHADOW_2_HEADER_ADVANCE_CIN_SHIFT                        19\n#define MME_SHADOW_2_HEADER_ADVANCE_CIN_MASK                         0x80000\n#define MME_SHADOW_2_HEADER_ADVANCE_COUT_SHIFT                       20\n#define MME_SHADOW_2_HEADER_ADVANCE_COUT_MASK                        0x100000\n#define MME_SHADOW_2_HEADER_COMPRESSED_B_SHIFT                       21\n#define MME_SHADOW_2_HEADER_COMPRESSED_B_MASK                        0x200000\n#define MME_SHADOW_2_HEADER_MASK_CONV_END_SHIFT                      22\n#define MME_SHADOW_2_HEADER_MASK_CONV_END_MASK                       0x400000\n#define MME_SHADOW_2_HEADER_ACC_ST_INC_DISABLE_SHIFT                 23\n#define MME_SHADOW_2_HEADER_ACC_ST_INC_DISABLE_MASK                  0x800000\n#define MME_SHADOW_2_HEADER_AB_DATA_TYPE_SHIFT                       24\n#define MME_SHADOW_2_HEADER_AB_DATA_TYPE_MASK                        0x3000000\n#define MME_SHADOW_2_HEADER_CIN_DATA_TYPE_SHIFT                      26\n#define MME_SHADOW_2_HEADER_CIN_DATA_TYPE_MASK                       0x1C000000\n#define MME_SHADOW_2_HEADER_COUT_DATA_TYPE_SHIFT                     29\n#define MME_SHADOW_2_HEADER_COUT_DATA_TYPE_MASK                      0xE0000000\n\n \n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_0_SHIFT                 0\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_0_MASK                  0xFF\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_1_SHIFT                 8\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_1_MASK                  0xFF00\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_2_SHIFT                 16\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_2_MASK                  0xFF0000\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_3_SHIFT                 24\n#define MME_SHADOW_2_KERNEL_SIZE_MINUS_1_DIM_3_MASK                  0xFF000000\n\n \n#define MME_SHADOW_2_ASSOCIATED_DIMS_A_0_SHIFT                       0\n#define MME_SHADOW_2_ASSOCIATED_DIMS_A_0_MASK                        0x7\n#define MME_SHADOW_2_ASSOCIATED_DIMS_B_0_SHIFT                       3\n#define MME_SHADOW_2_ASSOCIATED_DIMS_B_0_MASK                        0x38\n#define MME_SHADOW_2_ASSOCIATED_DIMS_CIN_0_SHIFT                     6\n#define MME_SHADOW_2_ASSOCIATED_DIMS_CIN_0_MASK                      0x1C0\n#define MME_SHADOW_2_ASSOCIATED_DIMS_COUT_0_SHIFT                    9\n#define MME_SHADOW_2_ASSOCIATED_DIMS_COUT_0_MASK                     0xE00\n#define MME_SHADOW_2_ASSOCIATED_DIMS_A_1_SHIFT                       16\n#define MME_SHADOW_2_ASSOCIATED_DIMS_A_1_MASK                        0x70000\n#define MME_SHADOW_2_ASSOCIATED_DIMS_B_1_SHIFT                       19\n#define MME_SHADOW_2_ASSOCIATED_DIMS_B_1_MASK                        0x380000\n#define MME_SHADOW_2_ASSOCIATED_DIMS_CIN_1_SHIFT                     22\n#define MME_SHADOW_2_ASSOCIATED_DIMS_CIN_1_MASK                      0x1C00000\n#define MME_SHADOW_2_ASSOCIATED_DIMS_COUT_1_SHIFT                    25\n#define MME_SHADOW_2_ASSOCIATED_DIMS_COUT_1_MASK                     0xE000000\n\n \n#define MME_SHADOW_2_COUT_SCALE_V_SHIFT                              0\n#define MME_SHADOW_2_COUT_SCALE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_2_CIN_SCALE_V_SHIFT                               0\n#define MME_SHADOW_2_CIN_SCALE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_CIN_SHIFT                        0\n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_CIN_MASK                         0x1FF\n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_COUT_SHIFT                       9\n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_COUT_MASK                        0x3FE00\n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_B_SHIFT                          18\n#define MME_SHADOW_2_GEMMLOWP_ZP_ZP_B_MASK                           0x7FC0000\n#define MME_SHADOW_2_GEMMLOWP_ZP_GEMMLOWP_EU_EN_SHIFT                27\n#define MME_SHADOW_2_GEMMLOWP_ZP_GEMMLOWP_EU_EN_MASK                 0x8000000\n#define MME_SHADOW_2_GEMMLOWP_ZP_ACCUM_SHIFT                         28\n#define MME_SHADOW_2_GEMMLOWP_ZP_ACCUM_MASK                          0x10000000\n#define MME_SHADOW_2_GEMMLOWP_ZP_ACCUM_BIAS_SHIFT                    29\n#define MME_SHADOW_2_GEMMLOWP_ZP_ACCUM_BIAS_MASK                     0x20000000\n#define MME_SHADOW_2_GEMMLOWP_ZP_RELU_EN_SHIFT                       30\n#define MME_SHADOW_2_GEMMLOWP_ZP_RELU_EN_MASK                        0x40000000\n\n \n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_EXPONENT_CIN_SHIFT            0\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_EXPONENT_CIN_MASK             0x3F\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_EXPONENT_COUT_SHIFT           8\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_EXPONENT_COUT_MASK            0x3F00\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_MUL_CIN_EN_SHIFT              16\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_MUL_CIN_EN_MASK               0x10000\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_MUL_COUT_EN_SHIFT             17\n#define MME_SHADOW_2_GEMMLOWP_EXPONENT_MUL_COUT_EN_MASK              0x20000\n\n \n#define MME_SHADOW_2_A_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_2_A_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_2_A_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_2_A_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_2_A_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_2_A_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_2_A_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_A_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_2_A_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_2_B_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_2_B_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_2_B_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_2_B_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_2_B_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_2_B_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_B_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_2_B_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_2_C_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_2_C_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_2_C_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_2_C_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_2_C_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_2_C_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_2_C_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_2_C_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT        0\n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK         0xFFFF\n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT     16\n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK      0x7FFF0000\n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT          31\n#define MME_SHADOW_2_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK           0x80000000\n\n \n#define MME_SHADOW_2_E_PADDING_VALUE_A_V_SHIFT                       0\n#define MME_SHADOW_2_E_PADDING_VALUE_A_V_MASK                        0xFFFF\n\n \n#define MME_SHADOW_2_E_NUM_ITERATION_MINUS_1_V_SHIFT                 0\n#define MME_SHADOW_2_E_NUM_ITERATION_MINUS_1_V_MASK                  0xFFFFFFFF\n\n \n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_A_SHIFT                     0\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_A_MASK                      0xFF\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_B_SHIFT                     8\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_B_MASK                      0xFF00\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_CIN_SHIFT                   16\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_CIN_MASK                    0xFF0000\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_ID_SHIFT                    24\n#define MME_SHADOW_2_E_BUBBLES_PER_SPLIT_ID_MASK                     0xFF000000\n\n \n#define MME_SHADOW_3_STATUS_A_SHIFT                                  0\n#define MME_SHADOW_3_STATUS_A_MASK                                   0x1\n#define MME_SHADOW_3_STATUS_B_SHIFT                                  1\n#define MME_SHADOW_3_STATUS_B_MASK                                   0x2\n#define MME_SHADOW_3_STATUS_CIN_SHIFT                                2\n#define MME_SHADOW_3_STATUS_CIN_MASK                                 0x4\n#define MME_SHADOW_3_STATUS_COUT_SHIFT                               3\n#define MME_SHADOW_3_STATUS_COUT_MASK                                0x8\n#define MME_SHADOW_3_STATUS_TE_SHIFT                                 4\n#define MME_SHADOW_3_STATUS_TE_MASK                                  0x10\n#define MME_SHADOW_3_STATUS_LD_SHIFT                                 5\n#define MME_SHADOW_3_STATUS_LD_MASK                                  0x20\n#define MME_SHADOW_3_STATUS_ST_SHIFT                                 6\n#define MME_SHADOW_3_STATUS_ST_MASK                                  0x40\n\n \n#define MME_SHADOW_3_A_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_3_A_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_BASE_ADDR_HIGH_V_SHIFT                        0\n#define MME_SHADOW_3_B_BASE_ADDR_HIGH_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_CIN_BASE_ADDR_HIGH_V_SHIFT                      0\n#define MME_SHADOW_3_CIN_BASE_ADDR_HIGH_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_3_COUT_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_3_COUT_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_3_BIAS_BASE_ADDR_HIGH_V_SHIFT                     0\n#define MME_SHADOW_3_BIAS_BASE_ADDR_HIGH_V_MASK                      0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_3_A_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_BASE_ADDR_LOW_V_SHIFT                         0\n#define MME_SHADOW_3_B_BASE_ADDR_LOW_V_MASK                          0xFFFFFFFF\n\n \n#define MME_SHADOW_3_CIN_BASE_ADDR_LOW_V_SHIFT                       0\n#define MME_SHADOW_3_CIN_BASE_ADDR_LOW_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_3_COUT_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_3_COUT_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_3_BIAS_BASE_ADDR_LOW_V_SHIFT                      0\n#define MME_SHADOW_3_BIAS_BASE_ADDR_LOW_V_MASK                       0xFFFFFFFF\n\n \n#define MME_SHADOW_3_HEADER_SIGNAL_MASK_SHIFT                        0\n#define MME_SHADOW_3_HEADER_SIGNAL_MASK_MASK                         0x1F\n#define MME_SHADOW_3_HEADER_SIGNAL_EN_SHIFT                          5\n#define MME_SHADOW_3_HEADER_SIGNAL_EN_MASK                           0x20\n#define MME_SHADOW_3_HEADER_TRANS_A_SHIFT                            6\n#define MME_SHADOW_3_HEADER_TRANS_A_MASK                             0x40\n#define MME_SHADOW_3_HEADER_LOWER_A_SHIFT                            7\n#define MME_SHADOW_3_HEADER_LOWER_A_MASK                             0x80\n#define MME_SHADOW_3_HEADER_ACCUM_MASK_SHIFT                         8\n#define MME_SHADOW_3_HEADER_ACCUM_MASK_MASK                          0xF00\n#define MME_SHADOW_3_HEADER_LOAD_BIAS_SHIFT                          12\n#define MME_SHADOW_3_HEADER_LOAD_BIAS_MASK                           0x1000\n#define MME_SHADOW_3_HEADER_LOAD_CIN_SHIFT                           13\n#define MME_SHADOW_3_HEADER_LOAD_CIN_MASK                            0x2000\n#define MME_SHADOW_3_HEADER_STORE_OUT_SHIFT                          15\n#define MME_SHADOW_3_HEADER_STORE_OUT_MASK                           0x8000\n#define MME_SHADOW_3_HEADER_ACC_LD_INC_DISABLE_SHIFT                 16\n#define MME_SHADOW_3_HEADER_ACC_LD_INC_DISABLE_MASK                  0x10000\n#define MME_SHADOW_3_HEADER_ADVANCE_A_SHIFT                          17\n#define MME_SHADOW_3_HEADER_ADVANCE_A_MASK                           0x20000\n#define MME_SHADOW_3_HEADER_ADVANCE_B_SHIFT                          18\n#define MME_SHADOW_3_HEADER_ADVANCE_B_MASK                           0x40000\n#define MME_SHADOW_3_HEADER_ADVANCE_CIN_SHIFT                        19\n#define MME_SHADOW_3_HEADER_ADVANCE_CIN_MASK                         0x80000\n#define MME_SHADOW_3_HEADER_ADVANCE_COUT_SHIFT                       20\n#define MME_SHADOW_3_HEADER_ADVANCE_COUT_MASK                        0x100000\n#define MME_SHADOW_3_HEADER_COMPRESSED_B_SHIFT                       21\n#define MME_SHADOW_3_HEADER_COMPRESSED_B_MASK                        0x200000\n#define MME_SHADOW_3_HEADER_MASK_CONV_END_SHIFT                      22\n#define MME_SHADOW_3_HEADER_MASK_CONV_END_MASK                       0x400000\n#define MME_SHADOW_3_HEADER_ACC_ST_INC_DISABLE_SHIFT                 23\n#define MME_SHADOW_3_HEADER_ACC_ST_INC_DISABLE_MASK                  0x800000\n#define MME_SHADOW_3_HEADER_AB_DATA_TYPE_SHIFT                       24\n#define MME_SHADOW_3_HEADER_AB_DATA_TYPE_MASK                        0x3000000\n#define MME_SHADOW_3_HEADER_CIN_DATA_TYPE_SHIFT                      26\n#define MME_SHADOW_3_HEADER_CIN_DATA_TYPE_MASK                       0x1C000000\n#define MME_SHADOW_3_HEADER_COUT_DATA_TYPE_SHIFT                     29\n#define MME_SHADOW_3_HEADER_COUT_DATA_TYPE_MASK                      0xE0000000\n\n \n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_0_SHIFT                 0\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_0_MASK                  0xFF\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_1_SHIFT                 8\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_1_MASK                  0xFF00\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_2_SHIFT                 16\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_2_MASK                  0xFF0000\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_3_SHIFT                 24\n#define MME_SHADOW_3_KERNEL_SIZE_MINUS_1_DIM_3_MASK                  0xFF000000\n\n \n#define MME_SHADOW_3_ASSOCIATED_DIMS_A_0_SHIFT                       0\n#define MME_SHADOW_3_ASSOCIATED_DIMS_A_0_MASK                        0x7\n#define MME_SHADOW_3_ASSOCIATED_DIMS_B_0_SHIFT                       3\n#define MME_SHADOW_3_ASSOCIATED_DIMS_B_0_MASK                        0x38\n#define MME_SHADOW_3_ASSOCIATED_DIMS_CIN_0_SHIFT                     6\n#define MME_SHADOW_3_ASSOCIATED_DIMS_CIN_0_MASK                      0x1C0\n#define MME_SHADOW_3_ASSOCIATED_DIMS_COUT_0_SHIFT                    9\n#define MME_SHADOW_3_ASSOCIATED_DIMS_COUT_0_MASK                     0xE00\n#define MME_SHADOW_3_ASSOCIATED_DIMS_A_1_SHIFT                       16\n#define MME_SHADOW_3_ASSOCIATED_DIMS_A_1_MASK                        0x70000\n#define MME_SHADOW_3_ASSOCIATED_DIMS_B_1_SHIFT                       19\n#define MME_SHADOW_3_ASSOCIATED_DIMS_B_1_MASK                        0x380000\n#define MME_SHADOW_3_ASSOCIATED_DIMS_CIN_1_SHIFT                     22\n#define MME_SHADOW_3_ASSOCIATED_DIMS_CIN_1_MASK                      0x1C00000\n#define MME_SHADOW_3_ASSOCIATED_DIMS_COUT_1_SHIFT                    25\n#define MME_SHADOW_3_ASSOCIATED_DIMS_COUT_1_MASK                     0xE000000\n\n \n#define MME_SHADOW_3_COUT_SCALE_V_SHIFT                              0\n#define MME_SHADOW_3_COUT_SCALE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_3_CIN_SCALE_V_SHIFT                               0\n#define MME_SHADOW_3_CIN_SCALE_V_MASK                                0xFFFFFFFF\n\n \n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_CIN_SHIFT                        0\n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_CIN_MASK                         0x1FF\n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_COUT_SHIFT                       9\n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_COUT_MASK                        0x3FE00\n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_B_SHIFT                          18\n#define MME_SHADOW_3_GEMMLOWP_ZP_ZP_B_MASK                           0x7FC0000\n#define MME_SHADOW_3_GEMMLOWP_ZP_GEMMLOWP_EU_EN_SHIFT                27\n#define MME_SHADOW_3_GEMMLOWP_ZP_GEMMLOWP_EU_EN_MASK                 0x8000000\n#define MME_SHADOW_3_GEMMLOWP_ZP_ACCUM_SHIFT                         28\n#define MME_SHADOW_3_GEMMLOWP_ZP_ACCUM_MASK                          0x10000000\n#define MME_SHADOW_3_GEMMLOWP_ZP_ACCUM_BIAS_SHIFT                    29\n#define MME_SHADOW_3_GEMMLOWP_ZP_ACCUM_BIAS_MASK                     0x20000000\n#define MME_SHADOW_3_GEMMLOWP_ZP_RELU_EN_SHIFT                       30\n#define MME_SHADOW_3_GEMMLOWP_ZP_RELU_EN_MASK                        0x40000000\n\n \n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_EXPONENT_CIN_SHIFT            0\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_EXPONENT_CIN_MASK             0x3F\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_EXPONENT_COUT_SHIFT           8\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_EXPONENT_COUT_MASK            0x3F00\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_MUL_CIN_EN_SHIFT              16\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_MUL_CIN_EN_MASK               0x10000\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_MUL_COUT_EN_SHIFT             17\n#define MME_SHADOW_3_GEMMLOWP_EXPONENT_MUL_COUT_EN_MASK              0x20000\n\n \n#define MME_SHADOW_3_A_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_3_A_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_3_A_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_3_A_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_3_A_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_3_A_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_3_A_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_A_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_3_A_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_3_B_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_3_B_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_3_B_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_3_B_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_3_B_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_3_B_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_B_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_3_B_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_ROI_BASE_OFFSET_V_SHIFT                       0\n#define MME_SHADOW_3_C_ROI_BASE_OFFSET_V_MASK                        0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_VALID_ELEMENTS_V_SHIFT                        0\n#define MME_SHADOW_3_C_VALID_ELEMENTS_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_LOOP_STRIDE_V_SHIFT                           0\n#define MME_SHADOW_3_C_LOOP_STRIDE_V_MASK                            0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_ROI_SIZE_V_SHIFT                              0\n#define MME_SHADOW_3_C_ROI_SIZE_V_MASK                               0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_SPATIAL_START_OFFSET_V_SHIFT                  0\n#define MME_SHADOW_3_C_SPATIAL_START_OFFSET_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_SPATIAL_STRIDE_V_SHIFT                        0\n#define MME_SHADOW_3_C_SPATIAL_STRIDE_V_MASK                         0xFFFFFFFF\n\n \n#define MME_SHADOW_3_C_SPATIAL_SIZE_MINUS_1_V_SHIFT                  0\n#define MME_SHADOW_3_C_SPATIAL_SIZE_MINUS_1_V_MASK                   0xFFFFFFFF\n\n \n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT        0\n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK         0xFFFF\n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT     16\n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK      0x7FFF0000\n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT          31\n#define MME_SHADOW_3_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK           0x80000000\n\n \n#define MME_SHADOW_3_E_PADDING_VALUE_A_V_SHIFT                       0\n#define MME_SHADOW_3_E_PADDING_VALUE_A_V_MASK                        0xFFFF\n\n \n#define MME_SHADOW_3_E_NUM_ITERATION_MINUS_1_V_SHIFT                 0\n#define MME_SHADOW_3_E_NUM_ITERATION_MINUS_1_V_MASK                  0xFFFFFFFF\n\n \n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_A_SHIFT                     0\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_A_MASK                      0xFF\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_B_SHIFT                     8\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_B_MASK                      0xFF00\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_CIN_SHIFT                   16\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_CIN_MASK                    0xFF0000\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_ID_SHIFT                    24\n#define MME_SHADOW_3_E_BUBBLES_PER_SPLIT_ID_MASK                     0xFF000000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}