
Template_407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bc98  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002c1f4  0801be28  0801be28  0002be28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0804801c  0804801c  00060228  2**0
                  CONTENTS
  4 .ARM          00000008  0804801c  0804801c  0005801c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08048024  08048024  00060228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08048024  08048024  00058024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08048028  08048028  00058028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  0804802c  00060000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00060228  2**0
                  CONTENTS
 10 .bss          00005940  20000228  20000228  00060228  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005b68  20005b68  00060228  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00060228  2**0
                  CONTENTS, READONLY
 13 .debug_info   00039ae3  00000000  00000000  00060258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008df2  00000000  00000000  00099d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002910  00000000  00000000  000a2b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000025e0  00000000  00000000  000a5440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015dac  00000000  00000000  000a7a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000497af  00000000  00000000  000bd7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001188b9  00000000  00000000  00106f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0021f834  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c024  00000000  00000000  0021f884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801be10 	.word	0x0801be10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	0801be10 	.word	0x0801be10

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */
	uint8_t hour, min, sec, ampm;

	HAL_Init();
 8000ffe:	f002 ffa1 	bl	8003f44 <HAL_Init>
	//MX_GPIO_Init();
	sys_stm32_clock_init(336, 8, 2, 7);
 8001002:	2307      	movs	r3, #7
 8001004:	2202      	movs	r2, #2
 8001006:	2108      	movs	r1, #8
 8001008:	f44f 70a8 	mov.w	r0, #336	; 0x150
 800100c:	f00a faa4 	bl	800b558 <sys_stm32_clock_init>
	delay_init(168);
 8001010:	20a8      	movs	r0, #168	; 0xa8
 8001012:	f00a fa0f 	bl	800b434 <delay_init>
	led_init();
 8001016:	f001 fd53 	bl	8002ac0 <led_init>
	key_init();                              /*  */
 800101a:	f001 fcf1 	bl	8002a00 <key_init>
	usart_init(115200);
 800101e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001022:	f00a fb25 	bl	800b670 <usart_init>


	//rs232_init(9600);                       /* RS232 */

	debug_init();
 8001026:	f00a ff4f 	bl	800bec8 <debug_init>
	stepper_init(0xFFFF-1, 84 - 1);      		/*TIM8		   */
 800102a:	2153      	movs	r1, #83	; 0x53
 800102c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001030:	f002 fab2 	bl	8003598 <stepper_init>
	gtim_timx_encoder_chy_init(0xffff, 0);	/*TIM3()*/
 8001034:	2100      	movs	r1, #0
 8001036:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800103a:	f002 fce9 	bl	8003a10 <gtim_timx_encoder_chy_init>
	btim_timx_int_init(1000-1, 84-1);			/*TIM620ms*/
 800103e:	2153      	movs	r1, #83	; 0x53
 8001040:	f240 30e7 	movw	r0, #999	; 0x3e7
 8001044:	f002 fc88 	bl	8003958 <btim_timx_int_init>

	/*MCU*/
	debug_structSize();
 8001048:	f00a fc20 	bl	800b88c <debug_structSize>
	pid_init();
 800104c:	f002 f832 	bl	80030b4 <pid_init>
	init_photoelectric_switch();
 8001050:	f002 f82a 	bl	80030a8 <init_photoelectric_switch>
	init_input_io();
 8001054:	f001 ff78 	bl	8002f48 <init_input_io>

	rtc_init();
 8001058:	f002 f9b0 	bl	80033bc <rtc_init>
    rtc_get_time(&hour, &min, &sec, &ampm);
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	1d7a      	adds	r2, r7, #5
 8001060:	1db9      	adds	r1, r7, #6
 8001062:	1df8      	adds	r0, r7, #7
 8001064:	f002 f96a 	bl	800333c <rtc_get_time>
	printf("Time:%02d:%02d:%02d\r\n", hour, min, sec);
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	4619      	mov	r1, r3
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	461a      	mov	r2, r3
 8001070:	797b      	ldrb	r3, [r7, #5]
 8001072:	480b      	ldr	r0, [pc, #44]	; (80010a0 <main+0xa8>)
 8001074:	f017 fa2a 	bl	80184cc <iprintf>
	//  stepper_star(STEPPER_MOTOR_2);
	#endif


	/*USB */
	exfuns_init();		//Fatfs
 8001078:	f00f fe28 	bl	8010ccc <exfuns_init>

	USB_Init();
 800107c:	f012 fdd6 	bl	8013c2c <USB_Init>

	//rs232_send_data((uint8_t *)("\r\n hello world\r\n \0"), 20);
	xTaskCreate(start_task,
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <main+0xac>)
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	2301      	movs	r3, #1
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2300      	movs	r3, #0
 800108a:	2280      	movs	r2, #128	; 0x80
 800108c:	4906      	ldr	r1, [pc, #24]	; (80010a8 <main+0xb0>)
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <main+0xb4>)
 8001090:	f010 fdc7 	bl	8011c22 <xTaskCreate>
			  START_Task_Stack,
			  NULL,
			  START_Task_Prio,
			  &Start_Handle_t);

	vTaskStartScheduler();
 8001094:	f010 ffb0 	bl	8011ff8 <vTaskStartScheduler>
	while(1)
	{
	  //USBH_Process(&g_hUSBHost);
	  delay_ms(10);
 8001098:	200a      	movs	r0, #10
 800109a:	f00a fa1b 	bl	800b4d4 <delay_ms>
 800109e:	e7fb      	b.n	8001098 <main+0xa0>
 80010a0:	0801be28 	.word	0x0801be28
 80010a4:	20000244 	.word	0x20000244
 80010a8:	0801be40 	.word	0x0801be40
 80010ac:	08001889 	.word	0x08001889

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b12      	ldr	r3, [pc, #72]	; (8001104 <HAL_MspInit+0x54>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a11      	ldr	r2, [pc, #68]	; (8001104 <HAL_MspInit+0x54>)
 80010c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_MspInit+0x54>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_MspInit+0x54>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <HAL_MspInit+0x54>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <HAL_MspInit+0x54>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	210f      	movs	r1, #15
 80010f2:	f06f 0001 	mvn.w	r0, #1
 80010f6:	f003 fc9a 	bl	8004a2e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800

08001108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800110c:	e7fe      	b.n	800110c <NMI_Handler+0x4>
	...

08001110 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
	  /* Go to infinite loop when Hard Fault exception occurs */
	unsigned int lr ;

	unsigned int pc_pre_msp, pc_pre_psp;

	unsigned int StackSPIndexOffset = 6*4;//SP,STM32
 8001116:	2318      	movs	r3, #24
 8001118:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800111a:	f3ef 8308 	mrs	r3, MSP
 800111e:	607b      	str	r3, [r7, #4]
  return(result);
 8001120:	687a      	ldr	r2, [r7, #4]

	//lr  = __return_address();


	pc_pre_msp =*(unsigned int*)( __get_MSP() + StackSPIndexOffset);
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	4413      	add	r3, r2
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800112a:	f3ef 8309 	mrs	r3, PSP
 800112e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001130:	68ba      	ldr	r2, [r7, #8]


	pc_pre_psp =*(unsigned int*)( __get_PSP() + StackSPIndexOffset);
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	4413      	add	r3, r2
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]

	printf("HardFault_Handler,pc_pre_msp = 0x%08x  pc_pre_psp = 0x%08x\n",pc_pre_msp, pc_pre_psp);
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	6939      	ldr	r1, [r7, #16]
 800113e:	4802      	ldr	r0, [pc, #8]	; (8001148 <HardFault_Handler+0x38>)
 8001140:	f017 f9c4 	bl	80184cc <iprintf>


  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <HardFault_Handler+0x34>
 8001146:	bf00      	nop
 8001148:	0801be48 	.word	0x0801be48

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	e7fe      	b.n	8001150 <MemManage_Handler+0x4>

08001152 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001156:	e7fe      	b.n	8001156 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	e7fe      	b.n	800115c <UsageFault_Handler+0x4>

0800115e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001170:	f002 ff3a 	bl	8003fe8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001174:	f011 fb98 	bl	80128a8 <xTaskGetSchedulerState>
 8001178:	4603      	mov	r3, r0
 800117a:	2b01      	cmp	r3, #1
 800117c:	d001      	beq.n	8001182 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800117e:	f012 fadb 	bl	8013738 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}

08001186 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0
	return 1;
 800118a:	2301      	movs	r3, #1
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <_kill>:

int _kill(int pid, int sig)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011a0:	f016 f86e 	bl	8017280 <__errno>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2216      	movs	r2, #22
 80011a8:	601a      	str	r2, [r3, #0]
	return -1;
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_exit>:

void _exit (int status)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011be:	f04f 31ff 	mov.w	r1, #4294967295
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ffe7 	bl	8001196 <_kill>
	while (1) {}		/* Make sure we hang here */
 80011c8:	e7fe      	b.n	80011c8 <_exit+0x12>

080011ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b086      	sub	sp, #24
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	e00a      	b.n	80011f2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011dc:	f3af 8000 	nop.w
 80011e0:	4601      	mov	r1, r0
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	1c5a      	adds	r2, r3, #1
 80011e6:	60ba      	str	r2, [r7, #8]
 80011e8:	b2ca      	uxtb	r2, r1
 80011ea:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3301      	adds	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	dbf0      	blt.n	80011dc <_read+0x12>
	}

return len;
 80011fa:	687b      	ldr	r3, [r7, #4]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	e009      	b.n	800122a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	60ba      	str	r2, [r7, #8]
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f00a fa14 	bl	800b64c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	3301      	adds	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	429a      	cmp	r2, r3
 8001230:	dbf1      	blt.n	8001216 <_write+0x12>
	}
	return len;
 8001232:	687b      	ldr	r3, [r7, #4]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <_close>:

int _close(int file)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	return -1;
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001264:	605a      	str	r2, [r3, #4]
	return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <_isatty>:

int _isatty(int file)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800128a:	b480      	push	{r7}
 800128c:	b085      	sub	sp, #20
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
	return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012ac:	4a14      	ldr	r2, [pc, #80]	; (8001300 <_sbrk+0x5c>)
 80012ae:	4b15      	ldr	r3, [pc, #84]	; (8001304 <_sbrk+0x60>)
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b8:	4b13      	ldr	r3, [pc, #76]	; (8001308 <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d102      	bne.n	80012c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <_sbrk+0x64>)
 80012c2:	4a12      	ldr	r2, [pc, #72]	; (800130c <_sbrk+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <_sbrk+0x64>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4413      	add	r3, r2
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d207      	bcs.n	80012e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d4:	f015 ffd4 	bl	8017280 <__errno>
 80012d8:	4603      	mov	r3, r0
 80012da:	220c      	movs	r2, #12
 80012dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	e009      	b.n	80012f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <_sbrk+0x64>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	4a05      	ldr	r2, [pc, #20]	; (8001308 <_sbrk+0x64>)
 80012f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f6:	68fb      	ldr	r3, [r7, #12]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20020000 	.word	0x20020000
 8001304:	00000400 	.word	0x00000400
 8001308:	20000248 	.word	0x20000248
 800130c:	20005b68 	.word	0x20005b68

08001310 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <SystemInit+0x20>)
 8001316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800131a:	4a05      	ldr	r2, [pc, #20]	; (8001330 <SystemInit+0x20>)
 800131c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001320:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800136c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001338:	480d      	ldr	r0, [pc, #52]	; (8001370 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800133a:	490e      	ldr	r1, [pc, #56]	; (8001374 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800133c:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001340:	e002      	b.n	8001348 <LoopCopyDataInit>

08001342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001346:	3304      	adds	r3, #4

08001348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800134c:	d3f9      	bcc.n	8001342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800134e:	4a0b      	ldr	r2, [pc, #44]	; (800137c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001350:	4c0b      	ldr	r4, [pc, #44]	; (8001380 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001354:	e001      	b.n	800135a <LoopFillZerobss>

08001356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001358:	3204      	adds	r2, #4

0800135a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800135c:	d3fb      	bcc.n	8001356 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800135e:	f7ff ffd7 	bl	8001310 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001362:	f015 ffa5 	bl	80172b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001366:	f7ff fe47 	bl	8000ff8 <main>
  bx  lr    
 800136a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800136c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001374:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8001378:	0804802c 	.word	0x0804802c
  ldr r2, =_sbss
 800137c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8001380:	20005b68 	.word	0x20005b68

08001384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001384:	e7fe      	b.n	8001384 <ADC_IRQHandler>
	...

08001388 <HeartBeat_task>:
uint16_t g_adc_dma_buf[ADC_DMA_BUF_SIZE];   /* ADC DMA BUF */
/**
 * LED
 */
void HeartBeat_task(void* arg)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	uint8_t cnt  = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]

//	uint8_t key_optical[3];

	while(1)
	{
		if(cnt++%10 == 0)
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	1c53      	adds	r3, r2, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <HeartBeat_task+0x3c>)
 800139c:	fba3 1302 	umull	r1, r3, r3, r2
 80013a0:	08d9      	lsrs	r1, r3, #3
 80013a2:	460b      	mov	r3, r1
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <HeartBeat_task+0x32>
		{
			LED0_TOGGLE();
 80013b2:	2101      	movs	r1, #1
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <HeartBeat_task+0x40>)
 80013b6:	f003 ffba 	bl	800532e <HAL_GPIO_TogglePin>
			//taskEXIT_CRITICAL();
//			}

		}

		vTaskDelay(30);
 80013ba:	201e      	movs	r0, #30
 80013bc:	f010 fde8 	bl	8011f90 <vTaskDelay>
		if(cnt++%10 == 0)
 80013c0:	e7e8      	b.n	8001394 <HeartBeat_task+0xc>
 80013c2:	bf00      	nop
 80013c4:	cccccccd 	.word	0xcccccccd
 80013c8:	40021000 	.word	0x40021000

080013cc <UsartCommu_task>:

/**
 * ,
 */
void UsartCommu_task(void *arg)
{
 80013cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013d0:	b08e      	sub	sp, #56	; 0x38
 80013d2:	af08      	add	r7, sp, #32
 80013d4:	6078      	str	r0, [r7, #4]
//	Register_Uart_handler(0xa4, &g_measureCfg.debug_config, PACK_SIZE_DEBUG, debug_parse_handler);	//1+1+4+7 = 13
//	//Register_Uart_handler(0xa4, &g_measureCfg.debug_config, PACK_SIZE_TIME);	//1+1+4+7 = 13

	while(1)
	{
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80013d6:	4b79      	ldr	r3, [pc, #484]	; (80015bc <UsartCommu_task+0x1f0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f107 010b 	add.w	r1, r7, #11
 80013de:	2264      	movs	r2, #100	; 0x64
 80013e0:	4618      	mov	r0, r3
 80013e2:	f010 f973 	bl	80116cc <xQueueReceive>
 80013e6:	6178      	str	r0, [r7, #20]
		if(ret == pdPASS);
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	f040 80e1 	bne.w	80015b2 <UsartCommu_task+0x1e6>
		else continue;

		{
			if(debug_handle(&queue_uart_item, &g_measureCfg))
 80013f0:	f107 030b 	add.w	r3, r7, #11
 80013f4:	4972      	ldr	r1, [pc, #456]	; (80015c0 <UsartCommu_task+0x1f4>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00a fc24 	bl	800bc44 <debug_handle>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80d9 	beq.w	80015b6 <UsartCommu_task+0x1ea>
			{
				/*Toggle LED1 for indicate*/
				xTimerStart(AutoReloadTimer_Handle, 0);
 8001404:	4b6f      	ldr	r3, [pc, #444]	; (80015c4 <UsartCommu_task+0x1f8>)
 8001406:	681c      	ldr	r4, [r3, #0]
 8001408:	f010 ff08 	bl	801221c <xTaskGetTickCount>
 800140c:	4602      	mov	r2, r0
 800140e:	2300      	movs	r3, #0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2300      	movs	r3, #0
 8001414:	2101      	movs	r1, #1
 8001416:	4620      	mov	r0, r4
 8001418:	f011 fcca 	bl	8012db0 <xTimerGenericCommand>

				/*Send queue item to Measure_task*/
				cmd_channel = g_measureCfg.cmd_channel;
 800141c:	4b68      	ldr	r3, [pc, #416]	; (80015c0 <UsartCommu_task+0x1f4>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	74fb      	strb	r3, [r7, #19]

				switch(cmd_channel)
 8001422:	7cfb      	ldrb	r3, [r7, #19]
 8001424:	3ba0      	subs	r3, #160	; 0xa0
 8001426:	2b04      	cmp	r3, #4
 8001428:	d8d5      	bhi.n	80013d6 <UsartCommu_task+0xa>
 800142a:	a201      	add	r2, pc, #4	; (adr r2, 8001430 <UsartCommu_task+0x64>)
 800142c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001430:	080014e1 	.word	0x080014e1
 8001434:	080014d9 	.word	0x080014d9
 8001438:	08001445 	.word	0x08001445
 800143c:	080014b1 	.word	0x080014b1
 8001440:	08001547 	.word	0x08001547
				{
				//
				case 0xa2:
		    		measure_id = START_MEASURE;
 8001444:	2301      	movs	r3, #1
 8001446:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
		    				    				g_measureCfg.measure_config.step_x,
 8001448:	4b5d      	ldr	r3, [pc, #372]	; (80015c0 <UsartCommu_task+0x1f4>)
 800144a:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f87a 	bl	8000548 <__aeabi_f2d>
 8001454:	4682      	mov	sl, r0
 8001456:	468b      	mov	fp, r1
		    									g_measureCfg.measure_config.step_y,
 8001458:	4b59      	ldr	r3, [pc, #356]	; (80015c0 <UsartCommu_task+0x1f4>)
 800145a:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f872 	bl	8000548 <__aeabi_f2d>
 8001464:	4604      	mov	r4, r0
 8001466:	460d      	mov	r5, r1
		    									g_measureCfg.measure_config.step_z,
 8001468:	4b55      	ldr	r3, [pc, #340]	; (80015c0 <UsartCommu_task+0x1f4>)
 800146a:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f86a 	bl	8000548 <__aeabi_f2d>
 8001474:	4680      	mov	r8, r0
 8001476:	4689      	mov	r9, r1
		    									g_measureCfg.measure_config.amplifier_current);
 8001478:	4b51      	ldr	r3, [pc, #324]	; (80015c0 <UsartCommu_task+0x1f4>)
 800147a:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f862 	bl	8000548 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800148c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001490:	e9cd 4500 	strd	r4, r5, [sp]
 8001494:	4652      	mov	r2, sl
 8001496:	465b      	mov	r3, fp
 8001498:	484b      	ldr	r0, [pc, #300]	; (80015c8 <UsartCommu_task+0x1fc>)
 800149a:	f017 f817 	bl	80184cc <iprintf>

					xQueueSend(Queue_Measure, &measure_id, 1);
 800149e:	4b4b      	ldr	r3, [pc, #300]	; (80015cc <UsartCommu_task+0x200>)
 80014a0:	6818      	ldr	r0, [r3, #0]
 80014a2:	f107 010a 	add.w	r1, r7, #10
 80014a6:	2300      	movs	r3, #0
 80014a8:	2201      	movs	r2, #1
 80014aa:	f00f ff75 	bl	8011398 <xQueueGenericSend>
					break;
 80014ae:	e083      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa3:
					measure_id = STOP_MEASURE;
 80014b0:	2302      	movs	r3, #2
 80014b2:	72bb      	strb	r3, [r7, #10]
					xQueueSend(Queue_Measure, &measure_id, 1);
 80014b4:	4b45      	ldr	r3, [pc, #276]	; (80015cc <UsartCommu_task+0x200>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	f107 010a 	add.w	r1, r7, #10
 80014bc:	2300      	movs	r3, #0
 80014be:	2201      	movs	r2, #1
 80014c0:	f00f ff6a 	bl	8011398 <xQueueGenericSend>
					notify_value = NOTIFY_STOP_MEASURE;
 80014c4:	2305      	movs	r3, #5
 80014c6:	60fb      	str	r3, [r7, #12]
					xTaskNotify(Measure_Handle_t, notify_value, eSetValueWithOverwrite);
 80014c8:	4b41      	ldr	r3, [pc, #260]	; (80015d0 <UsartCommu_task+0x204>)
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	2300      	movs	r3, #0
 80014ce:	2203      	movs	r2, #3
 80014d0:	68f9      	ldr	r1, [r7, #12]
 80014d2:	f011 fabd 	bl	8012a50 <xTaskGenericNotify>

					break;
 80014d6:	e06f      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa1:
					printf("Got ReadConfig msg\r\n");
 80014d8:	483e      	ldr	r0, [pc, #248]	; (80015d4 <UsartCommu_task+0x208>)
 80014da:	f017 f893 	bl	8018604 <puts>
					break;
 80014de:	e06b      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa0:
					printf("Got SendConfig msg\r\n");
 80014e0:	483d      	ldr	r0, [pc, #244]	; (80015d8 <UsartCommu_task+0x20c>)
 80014e2:	f017 f88f 	bl	8018604 <puts>
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
		    				g_measureCfg.measure_config.step_x,
 80014e6:	4b36      	ldr	r3, [pc, #216]	; (80015c0 <UsartCommu_task+0x1f4>)
 80014e8:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f82b 	bl	8000548 <__aeabi_f2d>
 80014f2:	4682      	mov	sl, r0
 80014f4:	468b      	mov	fp, r1
							g_measureCfg.measure_config.step_y,
 80014f6:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <UsartCommu_task+0x1f4>)
 80014f8:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f823 	bl	8000548 <__aeabi_f2d>
 8001502:	4604      	mov	r4, r0
 8001504:	460d      	mov	r5, r1
							g_measureCfg.measure_config.step_z,
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <UsartCommu_task+0x1f4>)
 8001508:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f81b 	bl	8000548 <__aeabi_f2d>
 8001512:	4680      	mov	r8, r0
 8001514:	4689      	mov	r9, r1
							g_measureCfg.measure_config.amplifier_current,
 8001516:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <UsartCommu_task+0x1f4>)
 8001518:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f813 	bl	8000548 <__aeabi_f2d>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	492d      	ldr	r1, [pc, #180]	; (80015dc <UsartCommu_task+0x210>)
 8001528:	9106      	str	r1, [sp, #24]
 800152a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800152e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001532:	e9cd 4500 	strd	r4, r5, [sp]
 8001536:	4652      	mov	r2, sl
 8001538:	465b      	mov	r3, fp
 800153a:	4829      	ldr	r0, [pc, #164]	; (80015e0 <UsartCommu_task+0x214>)
 800153c:	f016 ffc6 	bl	80184cc <iprintf>
							g_measureCfg.measure_params.dir_x
							);

		    		update_stepper_params();
 8001540:	f000 fbd6 	bl	8001cf0 <update_stepper_params>
					break;
 8001544:	e038      	b.n	80015b8 <UsartCommu_task+0x1ec>

				case 0xa4:
					measure_id = DEBUG_MOVE;
 8001546:	2303      	movs	r3, #3
 8001548:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
							g_measureCfg.measure_config.step_x,
 800154a:	4b1d      	ldr	r3, [pc, #116]	; (80015c0 <UsartCommu_task+0x1f4>)
 800154c:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe fff9 	bl	8000548 <__aeabi_f2d>
 8001556:	4682      	mov	sl, r0
 8001558:	468b      	mov	fp, r1
							g_measureCfg.measure_config.step_y,
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <UsartCommu_task+0x1f4>)
 800155c:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fff1 	bl	8000548 <__aeabi_f2d>
 8001566:	4604      	mov	r4, r0
 8001568:	460d      	mov	r5, r1
							g_measureCfg.measure_config.step_z,
 800156a:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <UsartCommu_task+0x1f4>)
 800156c:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffe9 	bl	8000548 <__aeabi_f2d>
 8001576:	4680      	mov	r8, r0
 8001578:	4689      	mov	r9, r1
							g_measureCfg.measure_config.amplifier_current);
 800157a:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <UsartCommu_task+0x1f4>)
 800157c:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ffe1 	bl	8000548 <__aeabi_f2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800158e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001592:	e9cd 4500 	strd	r4, r5, [sp]
 8001596:	4652      	mov	r2, sl
 8001598:	465b      	mov	r3, fp
 800159a:	480b      	ldr	r0, [pc, #44]	; (80015c8 <UsartCommu_task+0x1fc>)
 800159c:	f016 ff96 	bl	80184cc <iprintf>
					xQueueSend(Queue_Measure, &measure_id, 1);
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <UsartCommu_task+0x200>)
 80015a2:	6818      	ldr	r0, [r3, #0]
 80015a4:	f107 010a 	add.w	r1, r7, #10
 80015a8:	2300      	movs	r3, #0
 80015aa:	2201      	movs	r2, #1
 80015ac:	f00f fef4 	bl	8011398 <xQueueGenericSend>
					break;
 80015b0:	e002      	b.n	80015b8 <UsartCommu_task+0x1ec>
		else continue;
 80015b2:	bf00      	nop
 80015b4:	e70f      	b.n	80013d6 <UsartCommu_task+0xa>
				}
			}
 80015b6:	bf00      	nop
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80015b8:	e70d      	b.n	80013d6 <UsartCommu_task+0xa>
 80015ba:	bf00      	nop
 80015bc:	20000390 	.word	0x20000390
 80015c0:	2000024c 	.word	0x2000024c
 80015c4:	2000038c 	.word	0x2000038c
 80015c8:	0801be84 	.word	0x0801be84
 80015cc:	20000394 	.word	0x20000394
 80015d0:	200002a4 	.word	0x200002a4
 80015d4:	0801bea4 	.word	0x0801bea4
 80015d8:	0801beb8 	.word	0x0801beb8
 80015dc:	2000027b 	.word	0x2000027b
 80015e0:	0801becc 	.word	0x0801becc
 80015e4:	00000000 	.word	0x00000000

080015e8 <Measure_task>:

/**
 * PID
 */
void Measure_task(void *arg)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b08e      	sub	sp, #56	; 0x38
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	uint8_t queue_recv_item;
	BaseType_t ret;

	printf("Start Measuring Task\r\n");
 80015f0:	4891      	ldr	r0, [pc, #580]	; (8001838 <Measure_task+0x250>)
 80015f2:	f017 f807 	bl	8018604 <puts>

	adc_dma_init((uint32_t)&g_adc_dma_buf);                     	/* ADC DMA */
 80015f6:	4b91      	ldr	r3, [pc, #580]	; (800183c <Measure_task+0x254>)
 80015f8:	4618      	mov	r0, r3
 80015fa:	f001 f819 	bl	8002630 <adc_dma_init>

	for(;;)
	{
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 80015fe:	4b90      	ldr	r3, [pc, #576]	; (8001840 <Measure_task+0x258>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001606:	220a      	movs	r2, #10
 8001608:	4618      	mov	r0, r3
 800160a:	f010 f85f 	bl	80116cc <xQueueReceive>
 800160e:	4603      	mov	r3, r0
 8001610:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ret != pdTRUE)
 8001612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001614:	2b01      	cmp	r3, #1
 8001616:	f040 8107 	bne.w	8001828 <Measure_task+0x240>
		{
			continue;
		}
		else
		{
			ret = 1;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		switch(queue_recv_item)
 800161e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001622:	2b03      	cmp	r3, #3
 8001624:	f000 80ed 	beq.w	8001802 <Measure_task+0x21a>
 8001628:	2b03      	cmp	r3, #3
 800162a:	f300 80f8 	bgt.w	800181e <Measure_task+0x236>
 800162e:	2b01      	cmp	r3, #1
 8001630:	d002      	beq.n	8001638 <Measure_task+0x50>
 8001632:	2b02      	cmp	r3, #2
 8001634:	d00d      	beq.n	8001652 <Measure_task+0x6a>
 8001636:	e0f2      	b.n	800181e <Measure_task+0x236>
		{
			case START_MEASURE:
				SG_LOG(SEVERITY_INFO, "Got START Measure Command");
 8001638:	4b82      	ldr	r3, [pc, #520]	; (8001844 <Measure_task+0x25c>)
 800163a:	f240 120b 	movw	r2, #267	; 0x10b
 800163e:	4982      	ldr	r1, [pc, #520]	; (8001848 <Measure_task+0x260>)
 8001640:	2004      	movs	r0, #4
 8001642:	f001 fb45 	bl	8002cd0 <logMessage>
				tsk_Move_Execute(&ret);
 8001646:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fcbc 	bl	8001fc8 <tsk_Move_Execute>
				break;
 8001650:	e0e5      	b.n	800181e <Measure_task+0x236>

			case STOP_MEASURE:
            	SG_LOG(SEVERITY_INFO, "Got STOP Measure Command");
 8001652:	4b7e      	ldr	r3, [pc, #504]	; (800184c <Measure_task+0x264>)
 8001654:	f44f 7288 	mov.w	r2, #272	; 0x110
 8001658:	497b      	ldr	r1, [pc, #492]	; (8001848 <Measure_task+0x260>)
 800165a:	2004      	movs	r0, #4
 800165c:	f001 fb38 	bl	8002cd0 <logMessage>
            	{
            		uint32_t i;
            		float temp;
            		uint32_t sum[ADC1_CH_NUM], adcx[ADC1_CH_NUM];

            		g_adc_dma_sta = 0;
 8001660:	4b7b      	ldr	r3, [pc, #492]	; (8001850 <Measure_task+0x268>)
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]
            		adc_dma_enable(ADC_DMA_BUF_SIZE);
 8001666:	2064      	movs	r0, #100	; 0x64
 8001668:	f001 f91a 	bl	80028a0 <adc_dma_enable>

        	        while( g_adc_dma_sta != 1);
 800166c:	bf00      	nop
 800166e:	4b78      	ldr	r3, [pc, #480]	; (8001850 <Measure_task+0x268>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d1fb      	bne.n	800166e <Measure_task+0x86>
        	        {
        	            /* DMA ADC */
        	        	memset(sum, 0, ADC1_CH_NUM*sizeof(uint32_t) );
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	2210      	movs	r2, #16
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f015 fe68 	bl	8017354 <memset>
        	            for (i = 0; i < ADC_DMA_BUF_SIZE; i+=ADC1_CH_NUM)              /*  */
 8001684:	2300      	movs	r3, #0
 8001686:	637b      	str	r3, [r7, #52]	; 0x34
 8001688:	e021      	b.n	80016ce <Measure_task+0xe6>
        	            {
        	                sum[0] += g_adc_dma_buf[i];
 800168a:	69bb      	ldr	r3, [r7, #24]
 800168c:	496b      	ldr	r1, [pc, #428]	; (800183c <Measure_task+0x254>)
 800168e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001690:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001694:	4413      	add	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        	                sum[1] += g_adc_dma_buf[i+1];
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800169c:	3201      	adds	r2, #1
 800169e:	4967      	ldr	r1, [pc, #412]	; (800183c <Measure_task+0x254>)
 80016a0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80016a4:	4413      	add	r3, r2
 80016a6:	61fb      	str	r3, [r7, #28]
        	                sum[2] += g_adc_dma_buf[i+2];
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016ac:	3202      	adds	r2, #2
 80016ae:	4963      	ldr	r1, [pc, #396]	; (800183c <Measure_task+0x254>)
 80016b0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80016b4:	4413      	add	r3, r2
 80016b6:	623b      	str	r3, [r7, #32]
        	                sum[3] += g_adc_dma_buf[i+3];
 80016b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016bc:	3203      	adds	r2, #3
 80016be:	495f      	ldr	r1, [pc, #380]	; (800183c <Measure_task+0x254>)
 80016c0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80016c4:	4413      	add	r3, r2
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
        	            for (i = 0; i < ADC_DMA_BUF_SIZE; i+=ADC1_CH_NUM)              /*  */
 80016c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ca:	3304      	adds	r3, #4
 80016cc:	637b      	str	r3, [r7, #52]	; 0x34
 80016ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016d0:	2b63      	cmp	r3, #99	; 0x63
 80016d2:	d9da      	bls.n	800168a <Measure_task+0xa2>
        	            }

        	            adcx[0] = sum[0] / 25;                      /*  */
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	4a5f      	ldr	r2, [pc, #380]	; (8001854 <Measure_task+0x26c>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	08db      	lsrs	r3, r3, #3
 80016de:	60bb      	str	r3, [r7, #8]
        	            adcx[1] = sum[1] / 25;                      /*  */
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	4a5c      	ldr	r2, [pc, #368]	; (8001854 <Measure_task+0x26c>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	08db      	lsrs	r3, r3, #3
 80016ea:	60fb      	str	r3, [r7, #12]
        	            adcx[2] = sum[2] / 25;                      /*  */
 80016ec:	6a3b      	ldr	r3, [r7, #32]
 80016ee:	4a59      	ldr	r2, [pc, #356]	; (8001854 <Measure_task+0x26c>)
 80016f0:	fba2 2303 	umull	r2, r3, r2, r3
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	613b      	str	r3, [r7, #16]
        	            adcx[3] = sum[3] / 25;                      /*  */
 80016f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fa:	4a56      	ldr	r2, [pc, #344]	; (8001854 <Measure_task+0x26c>)
 80016fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001700:	08db      	lsrs	r3, r3, #3
 8001702:	617b      	str	r3, [r7, #20]

        	            temp = (float)adcx[0] * (3.3 / 4096);                  /* 3.1111 */
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800170e:	ee17 0a90 	vmov	r0, s15
 8001712:	f7fe ff19 	bl	8000548 <__aeabi_f2d>
 8001716:	a346      	add	r3, pc, #280	; (adr r3, 8001830 <Measure_task+0x248>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7fe ff6c 	bl	80005f8 <__aeabi_dmul>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4610      	mov	r0, r2
 8001726:	4619      	mov	r1, r3
 8001728:	f7ff fa5e 	bl	8000be8 <__aeabi_d2f>
 800172c:	4603      	mov	r3, r0
 800172e:	633b      	str	r3, [r7, #48]	; 0x30
        	            printf("adc1 value is %1.4f\r\n", temp);
 8001730:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001732:	f7fe ff09 	bl	8000548 <__aeabi_f2d>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4847      	ldr	r0, [pc, #284]	; (8001858 <Measure_task+0x270>)
 800173c:	f016 fec6 	bl	80184cc <iprintf>

        	            temp = (float)adcx[1] * (3.3 / 4096);                  /* 3.1111 */
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	ee07 3a90 	vmov	s15, r3
 8001746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800174a:	ee17 0a90 	vmov	r0, s15
 800174e:	f7fe fefb 	bl	8000548 <__aeabi_f2d>
 8001752:	a337      	add	r3, pc, #220	; (adr r3, 8001830 <Measure_task+0x248>)
 8001754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001758:	f7fe ff4e 	bl	80005f8 <__aeabi_dmul>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4610      	mov	r0, r2
 8001762:	4619      	mov	r1, r3
 8001764:	f7ff fa40 	bl	8000be8 <__aeabi_d2f>
 8001768:	4603      	mov	r3, r0
 800176a:	633b      	str	r3, [r7, #48]	; 0x30
        	            printf("adc2 value is %1.4f\r\n", temp);
 800176c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800176e:	f7fe feeb 	bl	8000548 <__aeabi_f2d>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4839      	ldr	r0, [pc, #228]	; (800185c <Measure_task+0x274>)
 8001778:	f016 fea8 	bl	80184cc <iprintf>

        	            temp = (float)adcx[2] * (3.3 / 4096);                  /* 3.1111 */
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	ee07 3a90 	vmov	s15, r3
 8001782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001786:	ee17 0a90 	vmov	r0, s15
 800178a:	f7fe fedd 	bl	8000548 <__aeabi_f2d>
 800178e:	a328      	add	r3, pc, #160	; (adr r3, 8001830 <Measure_task+0x248>)
 8001790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001794:	f7fe ff30 	bl	80005f8 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff fa22 	bl	8000be8 <__aeabi_d2f>
 80017a4:	4603      	mov	r3, r0
 80017a6:	633b      	str	r3, [r7, #48]	; 0x30
        	            printf("adc3 value is %1.4f\r\n", temp);
 80017a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017aa:	f7fe fecd 	bl	8000548 <__aeabi_f2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	482b      	ldr	r0, [pc, #172]	; (8001860 <Measure_task+0x278>)
 80017b4:	f016 fe8a 	bl	80184cc <iprintf>

        	            temp = (float)adcx[3] * (3.3 / 4096);                  /* 3.1111 */
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017c2:	ee17 0a90 	vmov	r0, s15
 80017c6:	f7fe febf 	bl	8000548 <__aeabi_f2d>
 80017ca:	a319      	add	r3, pc, #100	; (adr r3, 8001830 <Measure_task+0x248>)
 80017cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d0:	f7fe ff12 	bl	80005f8 <__aeabi_dmul>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff fa04 	bl	8000be8 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	633b      	str	r3, [r7, #48]	; 0x30
        	            printf("adc4 value is %1.4f\r\n", temp);
 80017e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80017e6:	f7fe feaf 	bl	8000548 <__aeabi_f2d>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	481d      	ldr	r0, [pc, #116]	; (8001864 <Measure_task+0x27c>)
 80017f0:	f016 fe6c 	bl	80184cc <iprintf>

        	            g_adc_dma_sta = 0;                                  /* DMA */
 80017f4:	4b16      	ldr	r3, [pc, #88]	; (8001850 <Measure_task+0x268>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
        	            adc_dma_enable(ADC_DMA_BUF_SIZE);                   /* ADC DMA */
 80017fa:	2064      	movs	r0, #100	; 0x64
 80017fc:	f001 f850 	bl	80028a0 <adc_dma_enable>
        	        }
            	}
				break;
 8001800:	e00d      	b.n	800181e <Measure_task+0x236>

			case DEBUG_MOVE:
				sliede_way_test(g_measureCfg.measure_config.step_x,
 8001802:	4b19      	ldr	r3, [pc, #100]	; (8001868 <Measure_task+0x280>)
 8001804:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001808:	ee07 3a90 	vmov	s15, r3
 800180c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001810:	2301      	movs	r3, #1
 8001812:	4619      	mov	r1, r3
 8001814:	ee17 0a90 	vmov	r0, s15
 8001818:	f000 fdec 	bl	80023f4 <sliede_way_test>
								g_measureCfg.measure_params.dir_x);
				break;
 800181c:	bf00      	nop
		}
		vTaskDelay(1000);
 800181e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001822:	f010 fbb5 	bl	8011f90 <vTaskDelay>
 8001826:	e6ea      	b.n	80015fe <Measure_task+0x16>
			continue;
 8001828:	bf00      	nop
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 800182a:	e6e8      	b.n	80015fe <Measure_task+0x16>
 800182c:	f3af 8000 	nop.w
 8001830:	66666666 	.word	0x66666666
 8001834:	3f4a6666 	.word	0x3f4a6666
 8001838:	0801bef4 	.word	0x0801bef4
 800183c:	200002a8 	.word	0x200002a8
 8001840:	20000394 	.word	0x20000394
 8001844:	0801bf0c 	.word	0x0801bf0c
 8001848:	0801bf28 	.word	0x0801bf28
 800184c:	0801bf44 	.word	0x0801bf44
 8001850:	2000044c 	.word	0x2000044c
 8001854:	51eb851f 	.word	0x51eb851f
 8001858:	0801bf60 	.word	0x0801bf60
 800185c:	0801bf78 	.word	0x0801bf78
 8001860:	0801bf90 	.word	0x0801bf90
 8001864:	0801bfa8 	.word	0x0801bfa8
 8001868:	2000024c 	.word	0x2000024c

0800186c <USBProc_task>:
/**
 * USB
 */
extern USBH_HandleTypeDef g_hUSBHost;    /* USB Host */
void USBProc_task(void *arg)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	/*	10msUSB */
	for(;;)
	{
		USBH_Process(&g_hUSBHost);
 8001874:	4803      	ldr	r0, [pc, #12]	; (8001884 <USBProc_task+0x18>)
 8001876:	f014 fab1 	bl	8015ddc <USBH_Process>
		vTaskDelay(10);
 800187a:	200a      	movs	r0, #10
 800187c:	f010 fb88 	bl	8011f90 <vTaskDelay>
		USBH_Process(&g_hUSBHost);
 8001880:	e7f8      	b.n	8001874 <USBProc_task+0x8>
 8001882:	bf00      	nop
 8001884:	20005680 	.word	0x20005680

08001888 <start_task>:
	}
}


void start_task(void *pvParameter)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af02      	add	r7, sp, #8
 800188e:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 8001890:	f011 fec0 	bl	8013614 <vPortEnterCritical>

	BaseType_t ret_val = pdFALSE;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]

	tsk_init_queues();
 8001898:	f000 f8a8 	bl	80019ec <tsk_init_queues>

	init_measureCfg(0.2, 0.2, 0.2);
 800189c:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 800195c <start_task+0xd4>
 80018a0:	eddf 0a2e 	vldr	s1, [pc, #184]	; 800195c <start_task+0xd4>
 80018a4:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800195c <start_task+0xd4>
 80018a8:	f000 f97a 	bl	8001ba0 <init_measureCfg>
	if( pdTRUE != ret_val){
		printf("Create Task %s failed\r\n", STATISTIC_TASK_NAME);
	}
#endif
	//
	ret_val = xTaskCreate(Measure_task,
 80018ac:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <start_task+0xd8>)
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2305      	movs	r3, #5
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018ba:	492a      	ldr	r1, [pc, #168]	; (8001964 <start_task+0xdc>)
 80018bc:	482a      	ldr	r0, [pc, #168]	; (8001968 <start_task+0xe0>)
 80018be:	f010 f9b0 	bl	8011c22 <xTaskCreate>
 80018c2:	60f8      	str	r0, [r7, #12]
						  Measure_TASK_NAME,
						  Measure_Task_Stack,
						  NULL,
						  Measure_Task_Prio,
						  &Measure_Handle_t);
	if( pdTRUE != ret_val){
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d003      	beq.n	80018d2 <start_task+0x4a>
	printf("Create Task %s failed\r\n", Measure_TASK_NAME);
 80018ca:	4926      	ldr	r1, [pc, #152]	; (8001964 <start_task+0xdc>)
 80018cc:	4827      	ldr	r0, [pc, #156]	; (800196c <start_task+0xe4>)
 80018ce:	f016 fdfd 	bl	80184cc <iprintf>
	}

//
	ret_val  = xTaskCreate(HeartBeat_task,
 80018d2:	4b27      	ldr	r3, [pc, #156]	; (8001970 <start_task+0xe8>)
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2304      	movs	r3, #4
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2300      	movs	r3, #0
 80018dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018e0:	4924      	ldr	r1, [pc, #144]	; (8001974 <start_task+0xec>)
 80018e2:	4825      	ldr	r0, [pc, #148]	; (8001978 <start_task+0xf0>)
 80018e4:	f010 f99d 	bl	8011c22 <xTaskCreate>
 80018e8:	60f8      	str	r0, [r7, #12]
						HEARTBEAT_TASK_NAME,
						HeartBeat_Task_Stack,
						NULL,
						HeartBeat_Task_Prio,
						&HeartBeat_Handle_t);
	if( pdTRUE != ret_val){
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d003      	beq.n	80018f8 <start_task+0x70>
		printf("Create Task %s failed\r\n", HEARTBEAT_TASK_NAME);
 80018f0:	4920      	ldr	r1, [pc, #128]	; (8001974 <start_task+0xec>)
 80018f2:	481e      	ldr	r0, [pc, #120]	; (800196c <start_task+0xe4>)
 80018f4:	f016 fdea 	bl	80184cc <iprintf>
	}

	//
	ret_val = xTaskCreate(UsartCommu_task,
 80018f8:	4b20      	ldr	r3, [pc, #128]	; (800197c <start_task+0xf4>)
 80018fa:	9301      	str	r3, [sp, #4]
 80018fc:	2306      	movs	r3, #6
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	2300      	movs	r3, #0
 8001902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001906:	491e      	ldr	r1, [pc, #120]	; (8001980 <start_task+0xf8>)
 8001908:	481e      	ldr	r0, [pc, #120]	; (8001984 <start_task+0xfc>)
 800190a:	f010 f98a 	bl	8011c22 <xTaskCreate>
 800190e:	60f8      	str	r0, [r7, #12]
						  USART_TASK_NAME,
						  Usart_Task_Stack,
						  NULL,
						  Usart_Task_Prio,
						  &Usart_Handle_t);
	if( pdTRUE != ret_val){
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d003      	beq.n	800191e <start_task+0x96>
		printf("Create Task %s failed\r\n", USART_TASK_NAME);
 8001916:	491a      	ldr	r1, [pc, #104]	; (8001980 <start_task+0xf8>)
 8001918:	4814      	ldr	r0, [pc, #80]	; (800196c <start_task+0xe4>)
 800191a:	f016 fdd7 	bl	80184cc <iprintf>
	}

	//USB
	ret_val = xTaskCreate(USBProc_task,
 800191e:	4b17      	ldr	r3, [pc, #92]	; (800197c <start_task+0xf4>)
 8001920:	9301      	str	r3, [sp, #4]
 8001922:	2305      	movs	r3, #5
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	2300      	movs	r3, #0
 8001928:	f44f 7200 	mov.w	r2, #512	; 0x200
 800192c:	4916      	ldr	r1, [pc, #88]	; (8001988 <start_task+0x100>)
 800192e:	4817      	ldr	r0, [pc, #92]	; (800198c <start_task+0x104>)
 8001930:	f010 f977 	bl	8011c22 <xTaskCreate>
 8001934:	60f8      	str	r0, [r7, #12]
						  USB_TASK_NAME,
						  USB_Proc_Task_Stack,
						  NULL,
						  USB_Proc_Task_Prio,
						  &Usart_Handle_t);
	if( pdTRUE != ret_val){
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d003      	beq.n	8001944 <start_task+0xbc>
		printf("Create Task %s failed\r\n", USB_TASK_NAME);
 800193c:	4912      	ldr	r1, [pc, #72]	; (8001988 <start_task+0x100>)
 800193e:	480b      	ldr	r0, [pc, #44]	; (800196c <start_task+0xe4>)
 8001940:	f016 fdc4 	bl	80184cc <iprintf>
	}

	printf("Create Tasks Success\r\n");
 8001944:	4812      	ldr	r0, [pc, #72]	; (8001990 <start_task+0x108>)
 8001946:	f016 fe5d 	bl	8018604 <puts>
	vTaskDelete(NULL);
 800194a:	2000      	movs	r0, #0
 800194c:	f010 faae 	bl	8011eac <vTaskDelete>
	taskEXIT_CRITICAL();
 8001950:	f011 fe90 	bl	8013674 <vPortExitCritical>
}
 8001954:	bf00      	nop
 8001956:	3710      	adds	r7, #16
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	3e4ccccd 	.word	0x3e4ccccd
 8001960:	200002a4 	.word	0x200002a4
 8001964:	0801bfc0 	.word	0x0801bfc0
 8001968:	080015e9 	.word	0x080015e9
 800196c:	0801bfcc 	.word	0x0801bfcc
 8001970:	2000029c 	.word	0x2000029c
 8001974:	0801bfe4 	.word	0x0801bfe4
 8001978:	08001389 	.word	0x08001389
 800197c:	200002a0 	.word	0x200002a0
 8001980:	0801bff0 	.word	0x0801bff0
 8001984:	080013cd 	.word	0x080013cd
 8001988:	0801bff8 	.word	0x0801bff8
 800198c:	0800186d 	.word	0x0800186d
 8001990:	0801c004 	.word	0x0801c004

08001994 <AutoReloadCallback>:

/*
 * 
 */
void AutoReloadCallback(TimerHandle_t xTimer)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af02      	add	r7, sp, #8
 800199a:	6078      	str	r0, [r7, #4]
	static int cnt = 0;
	cnt++;
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <AutoReloadCallback+0x4c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	4a0f      	ldr	r2, [pc, #60]	; (80019e0 <AutoReloadCallback+0x4c>)
 80019a4:	6013      	str	r3, [r2, #0]
	if(cnt == 10)
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <AutoReloadCallback+0x4c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b0a      	cmp	r3, #10
 80019ac:	d110      	bne.n	80019d0 <AutoReloadCallback+0x3c>
	{
		cnt = 0;
 80019ae:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <AutoReloadCallback+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
		xTimerStop(AutoReloadTimer_Handle, 0);
 80019b4:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <AutoReloadCallback+0x50>)
 80019b6:	6818      	ldr	r0, [r3, #0]
 80019b8:	2300      	movs	r3, #0
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	2300      	movs	r3, #0
 80019be:	2200      	movs	r2, #0
 80019c0:	2103      	movs	r1, #3
 80019c2:	f011 f9f5 	bl	8012db0 <xTimerGenericCommand>
		LED1(0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2102      	movs	r1, #2
 80019ca:	4807      	ldr	r0, [pc, #28]	; (80019e8 <AutoReloadCallback+0x54>)
 80019cc:	f003 fc96 	bl	80052fc <HAL_GPIO_WritePin>
	}
	LED1_TOGGLE();
 80019d0:	2102      	movs	r1, #2
 80019d2:	4805      	ldr	r0, [pc, #20]	; (80019e8 <AutoReloadCallback+0x54>)
 80019d4:	f003 fcab 	bl	800532e <HAL_GPIO_TogglePin>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000039c 	.word	0x2000039c
 80019e4:	2000038c 	.word	0x2000038c
 80019e8:	40021000 	.word	0x40021000

080019ec <tsk_init_queues>:


void tsk_init_queues(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af02      	add	r7, sp, #8
	//, 100ms(100 ),
	AutoReloadTimer_Handle=xTimerCreate((const char*            )"AutoReloadTimer",
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <tsk_init_queues+0x7c>)
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2301      	movs	r3, #1
 80019f8:	2201      	movs	r2, #1
 80019fa:	2164      	movs	r1, #100	; 0x64
 80019fc:	481b      	ldr	r0, [pc, #108]	; (8001a6c <tsk_init_queues+0x80>)
 80019fe:	f011 f97b 	bl	8012cf8 <xTimerCreate>
 8001a02:	4603      	mov	r3, r0
 8001a04:	4a1a      	ldr	r2, [pc, #104]	; (8001a70 <tsk_init_queues+0x84>)
 8001a06:	6013      	str	r3, [r2, #0]
										(UBaseType_t            )pdTRUE,
										(void*)1,
										(TimerCallbackFunction_t)AutoReloadCallback);

	//
	Queue_Usart = xQueueCreate(Usart_QUEUE_LENGTH, QUEUE_SIZE);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	2032      	movs	r0, #50	; 0x32
 8001a0e:	f00f fc65 	bl	80112dc <xQueueGenericCreate>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4a17      	ldr	r2, [pc, #92]	; (8001a74 <tsk_init_queues+0x88>)
 8001a16:	6013      	str	r3, [r2, #0]
	if(Queue_Usart == NULL)
 8001a18:	4b16      	ldr	r3, [pc, #88]	; (8001a74 <tsk_init_queues+0x88>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <tsk_init_queues+0x3a>
	{
		printf("Create Queue_Usart failed\r\n");
 8001a20:	4815      	ldr	r0, [pc, #84]	; (8001a78 <tsk_init_queues+0x8c>)
 8001a22:	f016 fdef 	bl	8018604 <puts>
	}

	Queue_Measure = xQueueCreate(Measure_QUEUE_LENGTH, QUEUE_SIZE);
 8001a26:	2200      	movs	r2, #0
 8001a28:	2101      	movs	r1, #1
 8001a2a:	2005      	movs	r0, #5
 8001a2c:	f00f fc56 	bl	80112dc <xQueueGenericCreate>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <tsk_init_queues+0x90>)
 8001a34:	6013      	str	r3, [r2, #0]

	if(Queue_Measure == NULL)
 8001a36:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <tsk_init_queues+0x90>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d102      	bne.n	8001a44 <tsk_init_queues+0x58>
	{
		printf("Create Queue_Measure failed\r\n");
 8001a3e:	4810      	ldr	r0, [pc, #64]	; (8001a80 <tsk_init_queues+0x94>)
 8001a40:	f016 fde0 	bl	8018604 <puts>
	}

	/*1X&&Y&&ZPID*/
	Queue_MotorReady = xQueueCreate(MotorReady_QUEUE_LENGTH, QUEUE_SIZE);
 8001a44:	2200      	movs	r2, #0
 8001a46:	2101      	movs	r1, #1
 8001a48:	2001      	movs	r0, #1
 8001a4a:	f00f fc47 	bl	80112dc <xQueueGenericCreate>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4a0c      	ldr	r2, [pc, #48]	; (8001a84 <tsk_init_queues+0x98>)
 8001a52:	6013      	str	r3, [r2, #0]
	if(Queue_MotorReady == NULL)
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <tsk_init_queues+0x98>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <tsk_init_queues+0x76>
	{
		printf("Create Queue_MotorReady\r\n");
 8001a5c:	480a      	ldr	r0, [pc, #40]	; (8001a88 <tsk_init_queues+0x9c>)
 8001a5e:	f016 fdd1 	bl	8018604 <puts>
	}
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	08001995 	.word	0x08001995
 8001a6c:	0801c01c 	.word	0x0801c01c
 8001a70:	2000038c 	.word	0x2000038c
 8001a74:	20000390 	.word	0x20000390
 8001a78:	0801c02c 	.word	0x0801c02c
 8001a7c:	20000394 	.word	0x20000394
 8001a80:	0801c048 	.word	0x0801c048
 8001a84:	20000398 	.word	0x20000398
 8001a88:	0801c068 	.word	0x0801c068

08001a8c <draw_rectangle>:

/**
 * 
 */
void draw_rectangle(bool dir_x, bool dir_y, float x_proportion, float y_proportion)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	460a      	mov	r2, r1
 8001a96:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a9a:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a9e:	73fb      	strb	r3, [r7, #15]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	73bb      	strb	r3, [r7, #14]

	int i;
	int j; //(dir_y == CW)? 0:1;
	int y_limit = y_proportion * Y_Items;
 8001aa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ab4:	ee17 3a90 	vmov	r3, s15
 8001ab8:	61fb      	str	r3, [r7, #28]
	int x_limit = x_proportion * X_Items;
 8001aba:	edd7 7a02 	vldr	s15, [r7, #8]
 8001abe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ac2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 3a90 	vmov	r3, s15
 8001ace:	61bb      	str	r3, [r7, #24]


	//y_limit0~9
	//cmp_obj10-0~9 = 1~10,
	//j0~9 j1
	int cmp_obj = (dir_y == CW)?y_limit:Y_Items-y_limit-1;
 8001ad0:	7bbb      	ldrb	r3, [r7, #14]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <draw_rectangle+0x4e>
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	e002      	b.n	8001ae0 <draw_rectangle+0x54>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	f1c3 0309 	rsb	r3, r3, #9
 8001ae0:	617b      	str	r3, [r7, #20]
	{
		case CW:					//Y
		case CCW:
		{
			//
			for(j=0; j<Y_Items; j++)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	e04c      	b.n	8001b82 <draw_rectangle+0xf6>
			{
//				if(j == 0)
//					printf("Current X dir is %c\r\n", (g_measureCfg.dir_x==CW)?'+':'-');
				//;
				if(j<cmp_obj)
 8001ae8:	6a3a      	ldr	r2, [r7, #32]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	da0a      	bge.n	8001b06 <draw_rectangle+0x7a>
				{
					//
					if(dir_y == CW)
 8001af0:	7bbb      	ldrb	r3, [r7, #14]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <draw_rectangle+0x72>
						printf("**********\r\n");
 8001af6:	4827      	ldr	r0, [pc, #156]	; (8001b94 <draw_rectangle+0x108>)
 8001af8:	f016 fd84 	bl	8018604 <puts>
					else
						printf("----------\r\n");
					continue;
 8001afc:	e03e      	b.n	8001b7c <draw_rectangle+0xf0>
						printf("----------\r\n");
 8001afe:	4826      	ldr	r0, [pc, #152]	; (8001b98 <draw_rectangle+0x10c>)
 8001b00:	f016 fd80 	bl	8018604 <puts>
					continue;
 8001b04:	e03a      	b.n	8001b7c <draw_rectangle+0xf0>
				}
				else if(j> cmp_obj)
 8001b06:	6a3a      	ldr	r2, [r7, #32]
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dd0a      	ble.n	8001b24 <draw_rectangle+0x98>
				{
					//
					if(dir_y == CW)
 8001b0e:	7bbb      	ldrb	r3, [r7, #14]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <draw_rectangle+0x90>
						printf("----------\r\n");
 8001b14:	4820      	ldr	r0, [pc, #128]	; (8001b98 <draw_rectangle+0x10c>)
 8001b16:	f016 fd75 	bl	8018604 <puts>
					else
						printf("**********\r\n");
					continue;
 8001b1a:	e02f      	b.n	8001b7c <draw_rectangle+0xf0>
						printf("**********\r\n");
 8001b1c:	481d      	ldr	r0, [pc, #116]	; (8001b94 <draw_rectangle+0x108>)
 8001b1e:	f016 fd71 	bl	8018604 <puts>
					continue;
 8001b22:	e02b      	b.n	8001b7c <draw_rectangle+0xf0>
				}
				//
				else if(j==cmp_obj)
 8001b24:	6a3a      	ldr	r2, [r7, #32]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d127      	bne.n	8001b7c <draw_rectangle+0xf0>
				{
					for(i=0; i<(X_Items); i++)
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b30:	e01e      	b.n	8001b70 <draw_rectangle+0xe4>
					{
						//;
						if(dir_x == CW)
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00b      	beq.n	8001b50 <draw_rectangle+0xc4>
						{
							if(i<x_limit)
 8001b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	da03      	bge.n	8001b48 <draw_rectangle+0xbc>
								printf("*");
 8001b40:	202a      	movs	r0, #42	; 0x2a
 8001b42:	f016 fcdb 	bl	80184fc <putchar>
 8001b46:	e010      	b.n	8001b6a <draw_rectangle+0xde>
							else
								printf("-");
 8001b48:	202d      	movs	r0, #45	; 0x2d
 8001b4a:	f016 fcd7 	bl	80184fc <putchar>
 8001b4e:	e00c      	b.n	8001b6a <draw_rectangle+0xde>
						}
						else
						{
							if(i<(X_Items-x_limit-1))
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	f1c3 0309 	rsb	r3, r3, #9
 8001b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	da03      	bge.n	8001b64 <draw_rectangle+0xd8>
								printf("-");
 8001b5c:	202d      	movs	r0, #45	; 0x2d
 8001b5e:	f016 fccd 	bl	80184fc <putchar>
 8001b62:	e002      	b.n	8001b6a <draw_rectangle+0xde>
							else
								printf("*");
 8001b64:	202a      	movs	r0, #42	; 0x2a
 8001b66:	f016 fcc9 	bl	80184fc <putchar>
					for(i=0; i<(X_Items); i++)
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	2b09      	cmp	r3, #9
 8001b74:	dddd      	ble.n	8001b32 <draw_rectangle+0xa6>
						}
					}
					//
					printf("\r\n");
 8001b76:	4809      	ldr	r0, [pc, #36]	; (8001b9c <draw_rectangle+0x110>)
 8001b78:	f016 fd44 	bl	8018604 <puts>
			for(j=0; j<Y_Items; j++)
 8001b7c:	6a3b      	ldr	r3, [r7, #32]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	623b      	str	r3, [r7, #32]
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	2b09      	cmp	r3, #9
 8001b86:	ddaf      	ble.n	8001ae8 <draw_rectangle+0x5c>
				}
			}
		}
		break;
 8001b88:	bf00      	nop
	}
}
 8001b8a:	bf00      	nop
 8001b8c:	3728      	adds	r7, #40	; 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	0801c0d0 	.word	0x0801c0d0
 8001b98:	0801c0dc 	.word	0x0801c0dc
 8001b9c:	0801c0e8 	.word	0x0801c0e8

08001ba0 <init_measureCfg>:
/**
 * XYZmm
 *  @x, @y, @z 0~10mm2
 */
void init_measureCfg(float x, float y, float z)
{
 8001ba0:	b590      	push	{r4, r7, lr}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001baa:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bae:	ed87 1a01 	vstr	s2, [r7, #4]
	assert(0 < x && x < 10.01);
 8001bb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bbe:	bfcc      	ite	gt
 8001bc0:	2301      	movgt	r3, #1
 8001bc2:	2300      	movle	r3, #0
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	f083 0301 	eor.w	r3, r3, #1
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d114      	bne.n	8001bfa <init_measureCfg+0x5a>
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f7fe fcb9 	bl	8000548 <__aeabi_f2d>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	461c      	mov	r4, r3
 8001bda:	a33d      	add	r3, pc, #244	; (adr r3, 8001cd0 <init_measureCfg+0x130>)
 8001bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be0:	f7fe ff7c 	bl	8000adc <__aeabi_dcmplt>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <init_measureCfg+0x4e>
 8001bea:	2300      	movs	r3, #0
 8001bec:	461c      	mov	r4, r3
 8001bee:	b2e3      	uxtb	r3, r4
 8001bf0:	f083 0301 	eor.w	r3, r3, #1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d005      	beq.n	8001c06 <init_measureCfg+0x66>
 8001bfa:	4b37      	ldr	r3, [pc, #220]	; (8001cd8 <init_measureCfg+0x138>)
 8001bfc:	4a37      	ldr	r2, [pc, #220]	; (8001cdc <init_measureCfg+0x13c>)
 8001bfe:	21d8      	movs	r1, #216	; 0xd8
 8001c00:	4837      	ldr	r0, [pc, #220]	; (8001ce0 <init_measureCfg+0x140>)
 8001c02:	f015 fb1f 	bl	8017244 <__assert_func>
	assert(0 < y && y < 10.01);
 8001c06:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c12:	bfcc      	ite	gt
 8001c14:	2301      	movgt	r3, #1
 8001c16:	2300      	movle	r3, #0
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	f083 0301 	eor.w	r3, r3, #1
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d114      	bne.n	8001c4e <init_measureCfg+0xae>
 8001c24:	68b8      	ldr	r0, [r7, #8]
 8001c26:	f7fe fc8f 	bl	8000548 <__aeabi_f2d>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	461c      	mov	r4, r3
 8001c2e:	a328      	add	r3, pc, #160	; (adr r3, 8001cd0 <init_measureCfg+0x130>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	f7fe ff52 	bl	8000adc <__aeabi_dcmplt>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <init_measureCfg+0xa2>
 8001c3e:	2300      	movs	r3, #0
 8001c40:	461c      	mov	r4, r3
 8001c42:	b2e3      	uxtb	r3, r4
 8001c44:	f083 0301 	eor.w	r3, r3, #1
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <init_measureCfg+0xba>
 8001c4e:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <init_measureCfg+0x144>)
 8001c50:	4a22      	ldr	r2, [pc, #136]	; (8001cdc <init_measureCfg+0x13c>)
 8001c52:	21d9      	movs	r1, #217	; 0xd9
 8001c54:	4822      	ldr	r0, [pc, #136]	; (8001ce0 <init_measureCfg+0x140>)
 8001c56:	f015 faf5 	bl	8017244 <__assert_func>
	assert(0 < z && z < 10.01);
 8001c5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c66:	bfcc      	ite	gt
 8001c68:	2301      	movgt	r3, #1
 8001c6a:	2300      	movle	r3, #0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	f083 0301 	eor.w	r3, r3, #1
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d114      	bne.n	8001ca2 <init_measureCfg+0x102>
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7fe fc65 	bl	8000548 <__aeabi_f2d>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	461c      	mov	r4, r3
 8001c82:	a313      	add	r3, pc, #76	; (adr r3, 8001cd0 <init_measureCfg+0x130>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe ff28 	bl	8000adc <__aeabi_dcmplt>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <init_measureCfg+0xf6>
 8001c92:	2300      	movs	r3, #0
 8001c94:	461c      	mov	r4, r3
 8001c96:	b2e3      	uxtb	r3, r4
 8001c98:	f083 0301 	eor.w	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <init_measureCfg+0x10e>
 8001ca2:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <init_measureCfg+0x148>)
 8001ca4:	4a0d      	ldr	r2, [pc, #52]	; (8001cdc <init_measureCfg+0x13c>)
 8001ca6:	21da      	movs	r1, #218	; 0xda
 8001ca8:	480d      	ldr	r0, [pc, #52]	; (8001ce0 <init_measureCfg+0x140>)
 8001caa:	f015 facb 	bl	8017244 <__assert_func>

	g_measureCfg.measure_config.step_x = x;
 8001cae:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <init_measureCfg+0x14c>)
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	601a      	str	r2, [r3, #0]
	g_measureCfg.measure_config.step_y = y;
 8001cb6:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <init_measureCfg+0x14c>)
 8001cb8:	3305      	adds	r3, #5
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	601a      	str	r2, [r3, #0]
	g_measureCfg.measure_config.step_z = z;
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <init_measureCfg+0x14c>)
 8001cc0:	3309      	adds	r3, #9
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	601a      	str	r2, [r3, #0]
}
 8001cc6:	bf00      	nop
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd90      	pop	{r4, r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	b851eb85 	.word	0xb851eb85
 8001cd4:	4024051e 	.word	0x4024051e
 8001cd8:	0801c0ec 	.word	0x0801c0ec
 8001cdc:	0801cf7c 	.word	0x0801cf7c
 8001ce0:	0801c100 	.word	0x0801c100
 8001ce4:	0801c120 	.word	0x0801c120
 8001ce8:	0801c134 	.word	0x0801c134
 8001cec:	2000024c 	.word	0x2000024c

08001cf0 <update_stepper_params>:

/**
 *
 */
void update_stepper_params(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af04      	add	r7, sp, #16
	/*XYZ*/
	g_measureCfg.measure_params.x_index[Axis_x] = 0;
 8001cf6:	4ba8      	ldr	r3, [pc, #672]	; (8001f98 <update_stepper_params+0x2a8>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	g_measureCfg.measure_params.x_index[Axis_y] = 0;
 8001d10:	4ba1      	ldr	r3, [pc, #644]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	g_measureCfg.measure_params.x_index[Axis_z] = 0;
 8001d2a:	4b9b      	ldr	r3, [pc, #620]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	g_measureCfg.measure_params.dir_x[Axis_x] = AXIS_X_DEFAULT_DIRECTION;
 8001d44:	4b94      	ldr	r3, [pc, #592]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	g_measureCfg.measure_params.dir_x[Axis_y] = AXIS_Y_DEFAULT_DIRECTION;
 8001d4c:	4b92      	ldr	r3, [pc, #584]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	/**/
	g_measureCfg.measure_params.step_cnt_x[Axis_x] = X_LENGTH/g_measureCfg.measure_config.step_x;
 8001d54:	4b90      	ldr	r3, [pc, #576]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d56:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001d5a:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001f9c <update_stepper_params+0x2ac>
 8001d5e:	ee07 3a90 	vmov	s15, r3
 8001d62:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001d66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d6a:	ee17 3a90 	vmov	r3, s15
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	4b89      	ldr	r3, [pc, #548]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d72:	f8a3 2017 	strh.w	r2, [r3, #23]
	g_measureCfg.measure_params.step_cnt_x[Axis_y] = Y_LENGTH/g_measureCfg.measure_config.step_y;
 8001d76:	4b88      	ldr	r3, [pc, #544]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d78:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001d7c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d80:	ee07 3a90 	vmov	s15, r3
 8001d84:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001d88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d8c:	ee17 3a90 	vmov	r3, s15
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	4b81      	ldr	r3, [pc, #516]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d94:	f8a3 2019 	strh.w	r2, [r3, #25]
	g_measureCfg.measure_params.step_cnt_x[Axis_z] = Z_LENGTH/g_measureCfg.measure_config.step_z;
 8001d98:	4b7f      	ldr	r3, [pc, #508]	; (8001f98 <update_stepper_params+0x2a8>)
 8001d9a:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001d9e:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8001fa0 <update_stepper_params+0x2b0>
 8001da2:	ee07 3a90 	vmov	s15, r3
 8001da6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dae:	ee17 3a90 	vmov	r3, s15
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	4b78      	ldr	r3, [pc, #480]	; (8001f98 <update_stepper_params+0x2a8>)
 8001db6:	f8a3 201b 	strh.w	r2, [r3, #27]

	/* = *. */
	g_measureCfg.measure_params.pulse_cnt_x[Axis_x] = PPM * g_measureCfg.measure_config.step_x;
 8001dba:	4b77      	ldr	r3, [pc, #476]	; (8001f98 <update_stepper_params+0x2a8>)
 8001dbc:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001dc0:	eddf 7a78 	vldr	s15, [pc, #480]	; 8001fa4 <update_stepper_params+0x2b4>
 8001dc4:	ee07 3a10 	vmov	s14, r3
 8001dc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dd0:	ee17 3a90 	vmov	r3, s15
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	4b70      	ldr	r3, [pc, #448]	; (8001f98 <update_stepper_params+0x2a8>)
 8001dd8:	f8a3 201d 	strh.w	r2, [r3, #29]
	g_measureCfg.measure_params.pulse_cnt_x[Axis_y] = PPM * g_measureCfg.measure_config.step_y;
 8001ddc:	4b6e      	ldr	r3, [pc, #440]	; (8001f98 <update_stepper_params+0x2a8>)
 8001dde:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001de2:	eddf 7a70 	vldr	s15, [pc, #448]	; 8001fa4 <update_stepper_params+0x2b4>
 8001de6:	ee07 3a10 	vmov	s14, r3
 8001dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df2:	ee17 3a90 	vmov	r3, s15
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b67      	ldr	r3, [pc, #412]	; (8001f98 <update_stepper_params+0x2a8>)
 8001dfa:	f8a3 201f 	strh.w	r2, [r3, #31]
	g_measureCfg.measure_params.pulse_cnt_x[Axis_z] = PPM * g_measureCfg.measure_config.step_z;
 8001dfe:	4b66      	ldr	r3, [pc, #408]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e00:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001e04:	eddf 7a67 	vldr	s15, [pc, #412]	; 8001fa4 <update_stepper_params+0x2b4>
 8001e08:	ee07 3a10 	vmov	s14, r3
 8001e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e14:	ee17 3a90 	vmov	r3, s15
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	4b5f      	ldr	r3, [pc, #380]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e1c:	f8a3 2021 	strh.w	r2, [r3, #33]	; 0x21

	//*User_SetPoint += pulse_cnt_x;
	printf("PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001e20:	4b5d      	ldr	r3, [pc, #372]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e22:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4b5b      	ldr	r3, [pc, #364]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e2c:	f8b3 301d 	ldrh.w	r3, [r3, #29]
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	9200      	str	r2, [sp, #0]
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	4b5b      	ldr	r3, [pc, #364]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001e3c:	485b      	ldr	r0, [pc, #364]	; (8001fac <update_stepper_params+0x2bc>)
 8001e3e:	f016 fb45 	bl	80184cc <iprintf>
	printf("PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001e42:	4b55      	ldr	r3, [pc, #340]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e44:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	4b52      	ldr	r3, [pc, #328]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e4e:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	9200      	str	r2, [sp, #0]
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	4b52      	ldr	r3, [pc, #328]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001e5e:	4854      	ldr	r0, [pc, #336]	; (8001fb0 <update_stepper_params+0x2c0>)
 8001e60:	f016 fb34 	bl	80184cc <iprintf>
	printf("PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_z]);
 8001e64:	4b4c      	ldr	r3, [pc, #304]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e66:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b4a      	ldr	r3, [pc, #296]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e70:	f8b3 3021 	ldrh.w	r3, [r3, #33]	; 0x21
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	9301      	str	r3, [sp, #4]
 8001e78:	9200      	str	r2, [sp, #0]
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b4a      	ldr	r3, [pc, #296]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001e80:	484c      	ldr	r0, [pc, #304]	; (8001fb4 <update_stepper_params+0x2c4>)
 8001e82:	f016 fb23 	bl	80184cc <iprintf>

	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001e86:	4b44      	ldr	r3, [pc, #272]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e88:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	461a      	mov	r2, r3
														 g_measureCfg.measure_params.step_cnt_x[Axis_y]*
 8001e90:	4b41      	ldr	r3, [pc, #260]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e92:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001e96:	b29b      	uxth	r3, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001e98:	fb02 f303 	mul.w	r3, r2, r3
														 g_measureCfg.measure_params.step_cnt_x[Axis_z]/100);
 8001e9c:	4a3e      	ldr	r2, [pc, #248]	; (8001f98 <update_stepper_params+0x2a8>)
 8001e9e:	f8b2 201b 	ldrh.w	r2, [r2, #27]
 8001ea2:	b292      	uxth	r2, r2
														 g_measureCfg.measure_params.step_cnt_x[Axis_y]*
 8001ea4:	fb02 f303 	mul.w	r3, r2, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001ea8:	4a43      	ldr	r2, [pc, #268]	; (8001fb8 <update_stepper_params+0x2c8>)
 8001eaa:	fb82 1203 	smull	r1, r2, r2, r3
 8001eae:	1152      	asrs	r2, r2, #5
 8001eb0:	17db      	asrs	r3, r3, #31
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4841      	ldr	r0, [pc, #260]	; (8001fbc <update_stepper_params+0x2cc>)
 8001eb8:	f016 fb08 	bl	80184cc <iprintf>
	uint8_t buf_size = 80;
 8001ebc:	2350      	movs	r3, #80	; 0x50
 8001ebe:	71fb      	strb	r3, [r7, #7]
	char *buf = (char *) malloc(buf_size);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f015 fa18 	bl	80172f8 <malloc>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	603b      	str	r3, [r7, #0]

	if(buf)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d056      	beq.n	8001f80 <update_stepper_params+0x290>
	{
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001ed2:	79f9      	ldrb	r1, [r7, #7]
					         PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001ed4:	4b30      	ldr	r3, [pc, #192]	; (8001f98 <update_stepper_params+0x2a8>)
 8001ed6:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001eda:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001edc:	461a      	mov	r2, r3
					         PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001ede:	4b2e      	ldr	r3, [pc, #184]	; (8001f98 <update_stepper_params+0x2a8>)
 8001ee0:	f8b3 301d 	ldrh.w	r3, [r3, #29]
 8001ee4:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001ee6:	9303      	str	r3, [sp, #12]
 8001ee8:	9202      	str	r2, [sp, #8]
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	4b2e      	ldr	r3, [pc, #184]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001ef0:	e9cd 2300 	strd	r2, r3, [sp]
 8001ef4:	4a2d      	ldr	r2, [pc, #180]	; (8001fac <update_stepper_params+0x2bc>)
 8001ef6:	6838      	ldr	r0, [r7, #0]
 8001ef8:	f016 fba2 	bl	8018640 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	f44f 728a 	mov.w	r2, #276	; 0x114
 8001f02:	492f      	ldr	r1, [pc, #188]	; (8001fc0 <update_stepper_params+0x2d0>)
 8001f04:	2004      	movs	r0, #4
 8001f06:	f000 fee3 	bl	8002cd0 <logMessage>

		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001f0a:	79f9      	ldrb	r1, [r7, #7]
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001f0c:	4b22      	ldr	r3, [pc, #136]	; (8001f98 <update_stepper_params+0x2a8>)
 8001f0e:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001f12:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001f14:	461a      	mov	r2, r3
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001f16:	4b20      	ldr	r3, [pc, #128]	; (8001f98 <update_stepper_params+0x2a8>)
 8001f18:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001f1c:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001f1e:	9303      	str	r3, [sp, #12]
 8001f20:	9202      	str	r2, [sp, #8]
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001f28:	e9cd 2300 	strd	r2, r3, [sp]
 8001f2c:	4a20      	ldr	r2, [pc, #128]	; (8001fb0 <update_stepper_params+0x2c0>)
 8001f2e:	6838      	ldr	r0, [r7, #0]
 8001f30:	f016 fb86 	bl	8018640 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001f3a:	4921      	ldr	r1, [pc, #132]	; (8001fc0 <update_stepper_params+0x2d0>)
 8001f3c:	2004      	movs	r0, #4
 8001f3e:	f000 fec7 	bl	8002cd0 <logMessage>

		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001f42:	79f9      	ldrb	r1, [r7, #7]
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001f44:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <update_stepper_params+0x2a8>)
 8001f46:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001f4a:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001f4c:	461a      	mov	r2, r3
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001f4e:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <update_stepper_params+0x2a8>)
 8001f50:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001f54:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001f56:	9303      	str	r3, [sp, #12]
 8001f58:	9202      	str	r2, [sp, #8]
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <update_stepper_params+0x2b8>)
 8001f60:	e9cd 2300 	strd	r2, r3, [sp]
 8001f64:	4a13      	ldr	r2, [pc, #76]	; (8001fb4 <update_stepper_params+0x2c4>)
 8001f66:	6838      	ldr	r0, [r7, #0]
 8001f68:	f016 fb6a 	bl	8018640 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8001f72:	4913      	ldr	r1, [pc, #76]	; (8001fc0 <update_stepper_params+0x2d0>)
 8001f74:	2004      	movs	r0, #4
 8001f76:	f000 feab 	bl	8002cd0 <logMessage>

		free(buf);
 8001f7a:	6838      	ldr	r0, [r7, #0]
 8001f7c:	f015 f9c4 	bl	8017308 <free>
	}
	else
	{

	}
	SG_LOG(SEVERITY_INFO, "Got Update Measure Config");
 8001f80:	4b10      	ldr	r3, [pc, #64]	; (8001fc4 <update_stepper_params+0x2d4>)
 8001f82:	f44f 7292 	mov.w	r2, #292	; 0x124
 8001f86:	490e      	ldr	r1, [pc, #56]	; (8001fc0 <update_stepper_params+0x2d0>)
 8001f88:	2004      	movs	r0, #4
 8001f8a:	f000 fea1 	bl	8002cd0 <logMessage>

}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	2000024c 	.word	0x2000024c
 8001f9c:	42c80000 	.word	0x42c80000
 8001fa0:	428c0000 	.word	0x428c0000
 8001fa4:	42200000 	.word	0x42200000
 8001fa8:	40440000 	.word	0x40440000
 8001fac:	0801c148 	.word	0x0801c148
 8001fb0:	0801c180 	.word	0x0801c180
 8001fb4:	0801c1b8 	.word	0x0801c1b8
 8001fb8:	51eb851f 	.word	0x51eb851f
 8001fbc:	0801c1f0 	.word	0x0801c1f0
 8001fc0:	0801c100 	.word	0x0801c100
 8001fc4:	0801c21c 	.word	0x0801c21c

08001fc8 <tsk_Move_Execute>:




void tsk_Move_Execute(void *param)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	uint32_t notify_value;
	FRESULT f_result;
//	adc_dma_init((uint32_t)&adc_buff[0]);
//	adc_dma_enable(ADC_BUF_LEN);

	update_stepper_params();
 8001fd0:	f7ff fe8e 	bl	8001cf0 <update_stepper_params>
	//measuring module
	//step
	//get hall data

	/**/
	notify_value = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61bb      	str	r3, [r7, #24]
	xTaskNotify(xTaskGetCurrentTaskHandle(), notify_value, eSetValueWithOverwrite);
 8001fd8:	f010 fc56 	bl	8012888 <xTaskGetCurrentTaskHandle>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	2203      	movs	r2, #3
 8001fe0:	69b9      	ldr	r1, [r7, #24]
 8001fe2:	f010 fd35 	bl	8012a50 <xTaskGenericNotify>

	f_result = Create_Measure_file();
 8001fe6:	f000 fa93 	bl	8002510 <Create_Measure_file>
 8001fea:	4603      	mov	r3, r0
 8001fec:	75fb      	strb	r3, [r7, #23]
	if(f_result == FR_OK)
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d107      	bne.n	8002004 <tsk_Move_Execute+0x3c>
	{
		SG_LOG(SEVERITY_INFO, "Create Measuring file success");
 8001ff4:	4b43      	ldr	r3, [pc, #268]	; (8002104 <tsk_Move_Execute+0x13c>)
 8001ff6:	f240 1257 	movw	r2, #343	; 0x157
 8001ffa:	4943      	ldr	r1, [pc, #268]	; (8002108 <tsk_Move_Execute+0x140>)
 8001ffc:	2004      	movs	r0, #4
 8001ffe:	f000 fe67 	bl	8002cd0 <logMessage>
 8002002:	e06c      	b.n	80020de <tsk_Move_Execute+0x116>
	}
	else
	{
		SG_LOG(SEVERITY_FATAL, "Create Measuring file failed");
 8002004:	4b41      	ldr	r3, [pc, #260]	; (800210c <tsk_Move_Execute+0x144>)
 8002006:	f240 125b 	movw	r2, #347	; 0x15b
 800200a:	493f      	ldr	r1, [pc, #252]	; (8002108 <tsk_Move_Execute+0x140>)
 800200c:	2001      	movs	r0, #1
 800200e:	f000 fe5f 	bl	8002cd0 <logMessage>
	}

	while( tsk_WorkFlow_Handler() != true)
 8002012:	e064      	b.n	80020de <tsk_Move_Execute+0x116>
	{
		/**/
		notify_value = ulTaskNotifyTake(pdTRUE, 0);
 8002014:	2100      	movs	r1, #0
 8002016:	2001      	movs	r0, #1
 8002018:	f010 fcd2 	bl	80129c0 <ulTaskNotifyTake>
 800201c:	61b8      	str	r0, [r7, #24]
		if(notify_value == NOTIFY_STOP_MEASURE)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	2b05      	cmp	r3, #5
 8002022:	d107      	bne.n	8002034 <tsk_Move_Execute+0x6c>
		{
			SG_LOG(SEVERITY_WARNING, "Test stop due to STOP command");
 8002024:	4b3a      	ldr	r3, [pc, #232]	; (8002110 <tsk_Move_Execute+0x148>)
 8002026:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800202a:	4937      	ldr	r1, [pc, #220]	; (8002108 <tsk_Move_Execute+0x140>)
 800202c:	2003      	movs	r0, #3
 800202e:	f000 fe4f 	bl	8002cd0 <logMessage>
			return ;
 8002032:	e063      	b.n	80020fc <tsk_Move_Execute+0x134>
		}

		//vTaskDelay(100);
		//
		#if ENABLE_UART_DRAW
			p1 = (float) (g_measureCfg.measure_params.x_index[Axis_x])/g_measureCfg.measure_params.step_cnt_x[Axis_x];
 8002034:	4b37      	ldr	r3, [pc, #220]	; (8002114 <tsk_Move_Execute+0x14c>)
 8002036:	f8d3 3023 	ldr.w	r3, [r3, #35]	; 0x23
 800203a:	ee07 3a90 	vmov	s15, r3
 800203e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002042:	4b34      	ldr	r3, [pc, #208]	; (8002114 <tsk_Move_Execute+0x14c>)
 8002044:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8002048:	b29b      	uxth	r3, r3
 800204a:	ee07 3a90 	vmov	s15, r3
 800204e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002056:	edc7 7a04 	vstr	s15, [r7, #16]
			p2 = (float) (g_measureCfg.measure_params.x_index[Axis_y])/g_measureCfg.measure_params.step_cnt_x[Axis_y];
 800205a:	4b2e      	ldr	r3, [pc, #184]	; (8002114 <tsk_Move_Execute+0x14c>)
 800205c:	f8d3 3027 	ldr.w	r3, [r3, #39]	; 0x27
 8002060:	ee07 3a90 	vmov	s15, r3
 8002064:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002068:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <tsk_Move_Execute+0x14c>)
 800206a:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 800206e:	b29b      	uxth	r3, r3
 8002070:	ee07 3a90 	vmov	s15, r3
 8002074:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800207c:	edc7 7a03 	vstr	s15, [r7, #12]

			if( (g_measureCfg.measure_params.x_index[Axis_x] < g_measureCfg.measure_params.step_cnt_x[Axis_x]) &&
 8002080:	4b24      	ldr	r3, [pc, #144]	; (8002114 <tsk_Move_Execute+0x14c>)
 8002082:	f8d3 3023 	ldr.w	r3, [r3, #35]	; 0x23
 8002086:	4a23      	ldr	r2, [pc, #140]	; (8002114 <tsk_Move_Execute+0x14c>)
 8002088:	f8b2 2017 	ldrh.w	r2, [r2, #23]
 800208c:	b292      	uxth	r2, r2
 800208e:	4293      	cmp	r3, r2
 8002090:	da25      	bge.n	80020de <tsk_Move_Execute+0x116>
				(g_measureCfg.measure_params.x_index[Axis_y] < g_measureCfg.measure_params.step_cnt_x[Axis_y]) )
 8002092:	4b20      	ldr	r3, [pc, #128]	; (8002114 <tsk_Move_Execute+0x14c>)
 8002094:	f8d3 3027 	ldr.w	r3, [r3, #39]	; 0x27
 8002098:	4a1e      	ldr	r2, [pc, #120]	; (8002114 <tsk_Move_Execute+0x14c>)
 800209a:	f8b2 2019 	ldrh.w	r2, [r2, #25]
 800209e:	b292      	uxth	r2, r2
			if( (g_measureCfg.measure_params.x_index[Axis_x] < g_measureCfg.measure_params.step_cnt_x[Axis_x]) &&
 80020a0:	4293      	cmp	r3, r2
 80020a2:	da1c      	bge.n	80020de <tsk_Move_Execute+0x116>
			{
				/**/
				draw_rectangle(g_measureCfg.measure_params.dir_x[Axis_x],
 80020a4:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <tsk_Move_Execute+0x14c>)
 80020a6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80020aa:	4a1a      	ldr	r2, [pc, #104]	; (8002114 <tsk_Move_Execute+0x14c>)
 80020ac:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80020b0:	edd7 0a03 	vldr	s1, [r7, #12]
 80020b4:	ed97 0a04 	vldr	s0, [r7, #16]
 80020b8:	4611      	mov	r1, r2
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff fce6 	bl	8001a8c <draw_rectangle>
							   g_measureCfg.measure_params.dir_x[Axis_y],
							   p1, p2);
				vTaskDelay(5);
 80020c0:	2005      	movs	r0, #5
 80020c2:	f00f ff65 	bl	8011f90 <vTaskDelay>
				for(int i=0; i<10; i++)
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
 80020ca:	e005      	b.n	80020d8 <tsk_Move_Execute+0x110>
				{
					printf("\033[1A"); //
 80020cc:	4812      	ldr	r0, [pc, #72]	; (8002118 <tsk_Move_Execute+0x150>)
 80020ce:	f016 f9fd 	bl	80184cc <iprintf>
				for(int i=0; i<10; i++)
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	3301      	adds	r3, #1
 80020d6:	61fb      	str	r3, [r7, #28]
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	2b09      	cmp	r3, #9
 80020dc:	ddf6      	ble.n	80020cc <tsk_Move_Execute+0x104>
	while( tsk_WorkFlow_Handler() != true)
 80020de:	f000 f8d1 	bl	8002284 <tsk_WorkFlow_Handler>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f083 0301 	eor.w	r3, r3, #1
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d192      	bne.n	8002014 <tsk_Move_Execute+0x4c>
				}
			}
		#endif
	}
	SG_LOG(SEVERITY_INFO, "Finish measure tracing task");
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <tsk_Move_Execute+0x154>)
 80020f0:	f240 127d 	movw	r2, #381	; 0x17d
 80020f4:	4904      	ldr	r1, [pc, #16]	; (8002108 <tsk_Move_Execute+0x140>)
 80020f6:	2004      	movs	r0, #4
 80020f8:	f000 fdea 	bl	8002cd0 <logMessage>

}
 80020fc:	3720      	adds	r7, #32
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	0801c238 	.word	0x0801c238
 8002108:	0801c100 	.word	0x0801c100
 800210c:	0801c258 	.word	0x0801c258
 8002110:	0801c278 	.word	0x0801c278
 8002114:	2000024c 	.word	0x2000024c
 8002118:	0801c298 	.word	0x0801c298
 800211c:	0801c2a0 	.word	0x0801c2a0

08002120 <Move_WorkFlow_handler>:
/**
 *
 *@, param: 
 */
void Move_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08c      	sub	sp, #48	; 0x30
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
	MainWorkFlow_List_t *pmain_flow = &pWorkFlow->MainFlow;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
	SubWorkFlow_List_t  *psub_flow  = &pWorkFlow->SubFlow;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3301      	adds	r3, #1
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28

	switch(*psub_flow)
 8002132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d87b      	bhi.n	8002232 <Move_WorkFlow_handler+0x112>
	{
	case 0:
	case 1:
	case 2:
		if(g_measureCfg.measure_params.x_index[*psub_flow] <=
 800213a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	4a40      	ldr	r2, [pc, #256]	; (8002240 <Move_WorkFlow_handler+0x120>)
 8002140:	3306      	adds	r3, #6
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	f8d3 200b 	ldr.w	r2, [r3, #11]
		   g_measureCfg.measure_params.step_cnt_x[*psub_flow])
 800214a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	493c      	ldr	r1, [pc, #240]	; (8002240 <Move_WorkFlow_handler+0x120>)
 8002150:	3308      	adds	r3, #8
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	440b      	add	r3, r1
 8002156:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800215a:	b29b      	uxth	r3, r3
		if(g_measureCfg.measure_params.x_index[*psub_flow] <=
 800215c:	429a      	cmp	r2, r3
 800215e:	dc27      	bgt.n	80021b0 <Move_WorkFlow_handler+0x90>
		{
			g_measureCfg.measure_params.x_index[*psub_flow]++;
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	4936      	ldr	r1, [pc, #216]	; (8002240 <Move_WorkFlow_handler+0x120>)
 8002168:	1d93      	adds	r3, r2, #6
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	f8d3 300b 	ldr.w	r3, [r3, #11]
 8002172:	1c59      	adds	r1, r3, #1
 8002174:	4832      	ldr	r0, [pc, #200]	; (8002240 <Move_WorkFlow_handler+0x120>)
 8002176:	1d93      	adds	r3, r2, #6
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4403      	add	r3, r0
 800217c:	f8c3 100b 	str.w	r1, [r3, #11]
#if !ENABLE_UART_DRAW
			tsk_Move_step(*psub_flow, g_measureCfg.measure_params.pulse_cnt_x[*psub_flow]);
#endif
			if(*psub_flow == Sub_WorkFlow_X)
 8002180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d103      	bne.n	8002190 <Move_WorkFlow_handler+0x70>
				*pmain_flow = Main_WorkFlow_ADC;
 8002188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218a:	2201      	movs	r2, #1
 800218c:	701a      	strb	r2, [r3, #0]
			SG_LOG(SEVERITY_INFO, buf);
			g_measureCfg.measure_params.x_index[*psub_flow] = 0;
			*psub_flow = s_workflow_table[*psub_flow];

		}
		break;
 800218e:	e052      	b.n	8002236 <Move_WorkFlow_handler+0x116>
			else if(*psub_flow == Sub_WorkFlow_Y)
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d103      	bne.n	80021a0 <Move_WorkFlow_handler+0x80>
				*psub_flow = Sub_WorkFlow_X;
 8002198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219a:	2200      	movs	r2, #0
 800219c:	701a      	strb	r2, [r3, #0]
		break;
 800219e:	e04a      	b.n	8002236 <Move_WorkFlow_handler+0x116>
			else if(*psub_flow == Sub_WorkFlow_Z)
 80021a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d146      	bne.n	8002236 <Move_WorkFlow_handler+0x116>
				*psub_flow = Sub_WorkFlow_X;
 80021a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021aa:	2200      	movs	r2, #0
 80021ac:	701a      	strb	r2, [r3, #0]
		break;
 80021ae:	e042      	b.n	8002236 <Move_WorkFlow_handler+0x116>
			g_measureCfg.measure_params.dir_x[*psub_flow] = !g_measureCfg.measure_params.dir_x[*psub_flow];
 80021b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b22      	ldr	r3, [pc, #136]	; (8002240 <Move_WorkFlow_handler+0x120>)
 80021b8:	4413      	add	r3, r2
 80021ba:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80021be:	2b00      	cmp	r3, #0
 80021c0:	bf14      	ite	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	2300      	moveq	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	f083 0301 	eor.w	r3, r3, #1
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	461a      	mov	r2, r3
 80021d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	4619      	mov	r1, r3
 80021d6:	4613      	mov	r3, r2
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4b18      	ldr	r3, [pc, #96]	; (8002240 <Move_WorkFlow_handler+0x120>)
 80021e0:	440b      	add	r3, r1
 80021e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
			snprintf(buf, 30, "Axis %d direction toggle", *psub_flow);
 80021e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	f107 0008 	add.w	r0, r7, #8
 80021ee:	4a15      	ldr	r2, [pc, #84]	; (8002244 <Move_WorkFlow_handler+0x124>)
 80021f0:	211e      	movs	r1, #30
 80021f2:	f016 fa25 	bl	8018640 <sniprintf>
			SG_LOG(SEVERITY_INFO, buf);
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 80021fe:	4912      	ldr	r1, [pc, #72]	; (8002248 <Move_WorkFlow_handler+0x128>)
 8002200:	2004      	movs	r0, #4
 8002202:	f000 fd65 	bl	8002cd0 <logMessage>
			g_measureCfg.measure_params.x_index[*psub_flow] = 0;
 8002206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <Move_WorkFlow_handler+0x120>)
 800220c:	3306      	adds	r3, #6
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	2200      	movs	r2, #0
 8002214:	72da      	strb	r2, [r3, #11]
 8002216:	2200      	movs	r2, #0
 8002218:	731a      	strb	r2, [r3, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	735a      	strb	r2, [r3, #13]
 800221e:	2200      	movs	r2, #0
 8002220:	739a      	strb	r2, [r3, #14]
			*psub_flow = s_workflow_table[*psub_flow];
 8002222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	461a      	mov	r2, r3
 8002228:	4b08      	ldr	r3, [pc, #32]	; (800224c <Move_WorkFlow_handler+0x12c>)
 800222a:	5c9a      	ldrb	r2, [r3, r2]
 800222c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800222e:	701a      	strb	r2, [r3, #0]
		break;
 8002230:	e001      	b.n	8002236 <Move_WorkFlow_handler+0x116>
//			*psub_flow = Sub_WorkFlow_Finish;
//		}
//		break;

	default:
		break;
 8002232:	bf00      	nop
 8002234:	e000      	b.n	8002238 <Move_WorkFlow_handler+0x118>
		break;
 8002236:	bf00      	nop
	}
}
 8002238:	bf00      	nop
 800223a:	3730      	adds	r7, #48	; 0x30
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	2000024c 	.word	0x2000024c
 8002244:	0801c2bc 	.word	0x0801c2bc
 8002248:	0801c100 	.word	0x0801c100
 800224c:	20000008 	.word	0x20000008

08002250 <ADC_WorkFlow_handler>:


uint16_t adc_buff[ADC_BUF_LEN];
void ADC_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

	/*ADC*/
	pWorkFlow->MainFlow = Main_WorkFlow_Record;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2202      	movs	r2, #2
 800225c:	701a      	strb	r2, [r3, #0]

}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <Record_WorkFlow_handler>:

void Record_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
	/**/
	pWorkFlow->MainFlow = Main_WorkFlow_Move;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]


}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <tsk_WorkFlow_Handler>:
 *		X -> 	 Y
 *		Y ->  Z
 *
 */
bool tsk_WorkFlow_Handler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
			.MainFlow = Main_WorkFlow_Move,
			.SubFlow  = Sub_WorkFlow_X
	};


	assert(s_workFlowLevel.MainFlow>-1 && s_workFlowLevel.MainFlow < 3);
 8002288:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d906      	bls.n	800229e <tsk_WorkFlow_Handler+0x1a>
 8002290:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <tsk_WorkFlow_Handler+0x64>)
 8002292:	4a16      	ldr	r2, [pc, #88]	; (80022ec <tsk_WorkFlow_Handler+0x68>)
 8002294:	f240 2135 	movw	r1, #565	; 0x235
 8002298:	4815      	ldr	r0, [pc, #84]	; (80022f0 <tsk_WorkFlow_Handler+0x6c>)
 800229a:	f014 ffd3 	bl	8017244 <__assert_func>
	if( NULL == sg_WorkFlow.workflow_handler.mainWorkFlow_api[s_workFlowLevel.MainFlow] )
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	4a14      	ldr	r2, [pc, #80]	; (80022f4 <tsk_WorkFlow_Handler+0x70>)
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4413      	add	r3, r2
 80022a8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <tsk_WorkFlow_Handler+0x30>
	{
		initialize_WorkFlow_Api();
 80022b0:	f000 f908 	bl	80024c4 <initialize_WorkFlow_Api>
	}
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[s_workFlowLevel.MainFlow](&s_workFlowLevel);
 80022b4:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <tsk_WorkFlow_Handler+0x70>)
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4413      	add	r3, r2
 80022be:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80022c2:	4808      	ldr	r0, [pc, #32]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022c4:	4798      	blx	r3
//	case Main_WorkFlow_Record:
//		Record_WorkFlow_handler(&s_workFlowLevel);
//		break;
//	}

	if(Sub_WorkFlow_Finish == s_workFlowLevel.SubFlow)
 80022c6:	4b07      	ldr	r3, [pc, #28]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022c8:	785b      	ldrb	r3, [r3, #1]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d107      	bne.n	80022de <tsk_WorkFlow_Handler+0x5a>
	{
		s_workFlowLevel.SubFlow  = Sub_WorkFlow_X;
 80022ce:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	705a      	strb	r2, [r3, #1]
		s_workFlowLevel.MainFlow = Main_WorkFlow_Move;
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <tsk_WorkFlow_Handler+0x60>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
		return true;
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <tsk_WorkFlow_Handler+0x5c>
	}
	else
		return false;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	200003a0 	.word	0x200003a0
 80022e8:	0801c2d8 	.word	0x0801c2d8
 80022ec:	0801cf8c 	.word	0x0801cf8c
 80022f0:	0801c100 	.word	0x0801c100
 80022f4:	20000370 	.word	0x20000370

080022f8 <tsk_USBH_UserProcess>:

void tsk_USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	70fb      	strb	r3, [r7, #3]
    uint32_t total, free;
    uint8_t res = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	75fb      	strb	r3, [r7, #23]

    switch (id)
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	3b01      	subs	r3, #1
 800230c:	2b04      	cmp	r3, #4
 800230e:	d855      	bhi.n	80023bc <tsk_USBH_UserProcess+0xc4>
 8002310:	a201      	add	r2, pc, #4	; (adr r2, 8002318 <tsk_USBH_UserProcess+0x20>)
 8002312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002316:	bf00      	nop
 8002318:	080023bd 	.word	0x080023bd
 800231c:	0800233f 	.word	0x0800233f
 8002320:	080023bd 	.word	0x080023bd
 8002324:	080023bd 	.word	0x080023bd
 8002328:	0800232d 	.word	0x0800232d
    {
        case HOST_USER_SELECT_CONFIGURATION:
            break;

        case HOST_USER_DISCONNECTION:
            f_mount(0, "0:", 1);        /* U */
 800232c:	2201      	movs	r2, #1
 800232e:	4926      	ldr	r1, [pc, #152]	; (80023c8 <tsk_USBH_UserProcess+0xd0>)
 8002330:	2000      	movs	r0, #0
 8002332:	f00d fb13 	bl	800f95c <f_mount>
            printf("U Disk connecting...\r\n");
 8002336:	4825      	ldr	r0, [pc, #148]	; (80023cc <tsk_USBH_UserProcess+0xd4>)
 8002338:	f016 f964 	bl	8018604 <puts>
            break;
 800233c:	e03f      	b.n	80023be <tsk_USBH_UserProcess+0xc6>

        case HOST_USER_CLASS_ACTIVE:
        	printf("U Disk connect successful!\r\n");
 800233e:	4824      	ldr	r0, [pc, #144]	; (80023d0 <tsk_USBH_UserProcess+0xd8>)
 8002340:	f016 f960 	bl	8018604 <puts>
            res = f_mount(fs[0], "0:", 1);    /* U */
 8002344:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <tsk_USBH_UserProcess+0xdc>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2201      	movs	r2, #1
 800234a:	491f      	ldr	r1, [pc, #124]	; (80023c8 <tsk_USBH_UserProcess+0xd0>)
 800234c:	4618      	mov	r0, r3
 800234e:	f00d fb05 	bl	800f95c <f_mount>
 8002352:	4603      	mov	r3, r0
 8002354:	75fb      	strb	r3, [r7, #23]

            printf("mount fatfs return %d\r\n", res);
 8002356:	7dfb      	ldrb	r3, [r7, #23]
 8002358:	4619      	mov	r1, r3
 800235a:	481f      	ldr	r0, [pc, #124]	; (80023d8 <tsk_USBH_UserProcess+0xe0>)
 800235c:	f016 f8b6 	bl	80184cc <iprintf>

            res = exfuns_get_free("0:", &total, &free);
 8002360:	f107 020c 	add.w	r2, r7, #12
 8002364:	f107 0310 	add.w	r3, r7, #16
 8002368:	4619      	mov	r1, r3
 800236a:	4817      	ldr	r0, [pc, #92]	; (80023c8 <tsk_USBH_UserProcess+0xd0>)
 800236c:	f00e fce2 	bl	8010d34 <exfuns_get_free>
 8002370:	4603      	mov	r3, r0
 8002372:	75fb      	strb	r3, [r7, #23]

            if (res == 0)
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d11c      	bne.n	80023b4 <tsk_USBH_UserProcess+0xbc>
            {
            	printf("FATFS OK!\r\n");
 800237a:	4818      	ldr	r0, [pc, #96]	; (80023dc <tsk_USBH_UserProcess+0xe4>)
 800237c:	f016 f942 	bl	8018604 <puts>
            	printf("U Disk Total Size:  %uMB\r\n", total >> 10);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	0a9b      	lsrs	r3, r3, #10
 8002384:	4619      	mov	r1, r3
 8002386:	4816      	ldr	r0, [pc, #88]	; (80023e0 <tsk_USBH_UserProcess+0xe8>)
 8002388:	f016 f8a0 	bl	80184cc <iprintf>
            	printf("U Disk Free Size:   %uMB\r\n", free >> 10);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	0a9b      	lsrs	r3, r3, #10
 8002390:	4619      	mov	r1, r3
 8002392:	4814      	ldr	r0, [pc, #80]	; (80023e4 <tsk_USBH_UserProcess+0xec>)
 8002394:	f016 f89a 	bl	80184cc <iprintf>

            	Create_Measure_file();
 8002398:	f000 f8ba 	bl	8002510 <Create_Measure_file>
//            	uint8_t buf[50];
//            	time_string(buf, 50);
//            	mf_open(buf, FA_CREATE_ALWAYS);
//            	mf_scan_files("0:/MagnetMeasure");

            	vTaskDelay(500);
 800239c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023a0:	f00f fdf6 	bl	8011f90 <vTaskDelay>
            	SG_LOG(SEVERITY_INFO, "Initialize U-disk Success");
 80023a4:	4b10      	ldr	r3, [pc, #64]	; (80023e8 <tsk_USBH_UserProcess+0xf0>)
 80023a6:	f240 2279 	movw	r2, #633	; 0x279
 80023aa:	4910      	ldr	r1, [pc, #64]	; (80023ec <tsk_USBH_UserProcess+0xf4>)
 80023ac:	2004      	movs	r0, #4
 80023ae:	f000 fc8f 	bl	8002cd0 <logMessage>
            }
            else
            {
            	printf("FATFS ERROR!\r\n");
            }
            break;
 80023b2:	e004      	b.n	80023be <tsk_USBH_UserProcess+0xc6>
            	printf("FATFS ERROR!\r\n");
 80023b4:	480e      	ldr	r0, [pc, #56]	; (80023f0 <tsk_USBH_UserProcess+0xf8>)
 80023b6:	f016 f925 	bl	8018604 <puts>
            break;
 80023ba:	e000      	b.n	80023be <tsk_USBH_UserProcess+0xc6>

        case HOST_USER_CONNECTION:
            break;

        default:
            break;
 80023bc:	bf00      	nop
    }
}
 80023be:	bf00      	nop
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	0801c314 	.word	0x0801c314
 80023cc:	0801c318 	.word	0x0801c318
 80023d0:	0801c330 	.word	0x0801c330
 80023d4:	200008a8 	.word	0x200008a8
 80023d8:	0801c34c 	.word	0x0801c34c
 80023dc:	0801c364 	.word	0x0801c364
 80023e0:	0801c370 	.word	0x0801c370
 80023e4:	0801c38c 	.word	0x0801c38c
 80023e8:	0801c3a8 	.word	0x0801c3a8
 80023ec:	0801c100 	.word	0x0801c100
 80023f0:	0801c3c4 	.word	0x0801c3c4

080023f4 <sliede_way_test>:

#define SETPOINT_PULSE_PER_MM	ENCODER_SPR/MPR

int g_pulse_count = 0;
void sliede_way_test(uint32_t dis_mm, bool dir_t)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	70fb      	strb	r3, [r7, #3]
	/*= pulse per milimeter*milimeter.*/

	g_step_angle = SETPOINT_PULSE_PER_MM*dis_mm;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80024a8 <sliede_way_test+0xb4>
 800240e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002416:	ee17 3a90 	vmov	r3, s15
 800241a:	b29a      	uxth	r2, r3
 800241c:	4b23      	ldr	r3, [pc, #140]	; (80024ac <sliede_way_test+0xb8>)
 800241e:	801a      	strh	r2, [r3, #0]
	printf("Ready to move X %dmm @ direction %d\r\n", dis_mm, dir_t);
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	461a      	mov	r2, r3
 8002424:	6879      	ldr	r1, [r7, #4]
 8002426:	4822      	ldr	r0, [pc, #136]	; (80024b0 <sliede_way_test+0xbc>)
 8002428:	f016 f850 	bl	80184cc <iprintf>
	printf("Related pulse count is %d\r\n", g_step_angle);
 800242c:	4b1f      	ldr	r3, [pc, #124]	; (80024ac <sliede_way_test+0xb8>)
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	b29b      	uxth	r3, r3
 8002432:	4619      	mov	r1, r3
 8002434:	481f      	ldr	r0, [pc, #124]	; (80024b4 <sliede_way_test+0xc0>)
 8002436:	f016 f849 	bl	80184cc <iprintf>

	//ST1_DIR(dir_t);
	if(dir_t)
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d013      	beq.n	8002468 <sliede_way_test+0x74>
		*MOTOR_X_GO += SETPOINT_PULSE_PER_MM*dis_mm;
 8002440:	4b1d      	ldr	r3, [pc, #116]	; (80024b8 <sliede_way_test+0xc4>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	ed93 7a00 	vldr	s14, [r3]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002452:	eddf 6a15 	vldr	s13, [pc, #84]	; 80024a8 <sliede_way_test+0xb4>
 8002456:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800245a:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <sliede_way_test+0xc4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002462:	edc3 7a00 	vstr	s15, [r3]
 8002466:	e012      	b.n	800248e <sliede_way_test+0x9a>
	else
		*MOTOR_X_GO -= SETPOINT_PULSE_PER_MM*dis_mm;
 8002468:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <sliede_way_test+0xc4>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	ed93 7a00 	vldr	s14, [r3]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800247a:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80024a8 <sliede_way_test+0xb4>
 800247e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002482:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <sliede_way_test+0xc4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800248a:	edc3 7a00 	vstr	s15, [r3]

	g_encoder_t.g_run_flag = 1;
 800248e:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <sliede_way_test+0xc8>)
 8002490:	2201      	movs	r2, #1
 8002492:	751a      	strb	r2, [r3, #20]
	printf("Direction is %d\r\n", dir_t);
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	4619      	mov	r1, r3
 8002498:	4809      	ldr	r0, [pc, #36]	; (80024c0 <sliede_way_test+0xcc>)
 800249a:	f016 f817 	bl	80184cc <iprintf>
//
//		g_step_angle = PULSE_PER_MM*dis_mm;
//		vTaskDelay(3000);
//	}

}
 800249e:	bf00      	nop
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	42200000 	.word	0x42200000
 80024ac:	20000024 	.word	0x20000024
 80024b0:	0801c3d4 	.word	0x0801c3d4
 80024b4:	0801c3fc 	.word	0x0801c3fc
 80024b8:	20000004 	.word	0x20000004
 80024bc:	200006dc 	.word	0x200006dc
 80024c0:	0801c418 	.word	0x0801c418

080024c4 <initialize_WorkFlow_Api>:
//	.mainWorkFlow_api[Main_WorkFlow_Move] = Move_WorkFlow_handler,
//};


void initialize_WorkFlow_Api(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
	sg_WorkFlow.workflow_level.MainFlow = Main_WorkFlow_Move;
 80024c8:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]
	sg_WorkFlow.workflow_level.SubFlow  = Sub_WorkFlow_X;
 80024ce:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	705a      	strb	r2, [r3, #1]

	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_Move]   = &Move_WorkFlow_handler;
 80024d4:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024d6:	4a0b      	ldr	r2, [pc, #44]	; (8002504 <initialize_WorkFlow_Api+0x40>)
 80024d8:	f8c3 2002 	str.w	r2, [r3, #2]
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_ADC]    = &ADC_WorkFlow_handler;
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024de:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <initialize_WorkFlow_Api+0x44>)
 80024e0:	f8c3 2006 	str.w	r2, [r3, #6]
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_Record] = &Record_WorkFlow_handler;
 80024e4:	4b06      	ldr	r3, [pc, #24]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024e6:	4a09      	ldr	r2, [pc, #36]	; (800250c <initialize_WorkFlow_Api+0x48>)
 80024e8:	f8c3 200a 	str.w	r2, [r3, #10]
	sg_WorkFlow.workflow_handler.subWorkFlow_api_moveX = NULL;
 80024ec:	4b04      	ldr	r3, [pc, #16]	; (8002500 <initialize_WorkFlow_Api+0x3c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	81da      	strh	r2, [r3, #14]
 80024f2:	2200      	movs	r2, #0
 80024f4:	821a      	strh	r2, [r3, #16]
	//sg_WorkFlow.workflow_handler.
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	20000370 	.word	0x20000370
 8002504:	08002121 	.word	0x08002121
 8002508:	08002251 	.word	0x08002251
 800250c:	0800226b 	.word	0x0800226b

08002510 <Create_Measure_file>:
/**
 * Create_Measure_file
 * , 
 */
FRESULT Create_Measure_file(void)
{
 8002510:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002514:	b0c4      	sub	sp, #272	; 0x110
 8002516:	af04      	add	r7, sp, #16
	FRESULT f_result;
	/*,*/
	f_result = mf_mkdir(MEASURE_DIR);
 8002518:	483c      	ldr	r0, [pc, #240]	; (800260c <Create_Measure_file+0xfc>)
 800251a:	f00e fcd7 	bl	8010ecc <mf_mkdir>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff

	printf("Mkdir return %d\r\n", f_result);
 8002524:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 8002528:	4619      	mov	r1, r3
 800252a:	4839      	ldr	r0, [pc, #228]	; (8002610 <Create_Measure_file+0x100>)
 800252c:	f015 ffce 	bl	80184cc <iprintf>
	/**/
	/* MEASURE_DIR/202210191450.SMTEST*/
	uint8_t file_name[50];
	time_string(file_name, 50);
 8002530:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002534:	2132      	movs	r1, #50	; 0x32
 8002536:	4618      	mov	r0, r3
 8002538:	f00e fcd4 	bl	8010ee4 <time_string>
	sprintf(file_name, "%s%s", file_name, ".SGTEST");
 800253c:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002540:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002544:	4b33      	ldr	r3, [pc, #204]	; (8002614 <Create_Measure_file+0x104>)
 8002546:	4934      	ldr	r1, [pc, #208]	; (8002618 <Create_Measure_file+0x108>)
 8002548:	f016 f8ae 	bl	80186a8 <siprintf>
	f_result = mf_open(file_name, FA_CREATE_NEW | FA_WRITE | FA_READ);
 800254c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002550:	2107      	movs	r1, #7
 8002552:	4618      	mov	r0, r3
 8002554:	f00e fc5c 	bl	8010e10 <mf_open>
 8002558:	4603      	mov	r3, r0
 800255a:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff

	uint8_t buf_test_config[200];

	snprintf(buf_test_config ,"%s", "File description: This file is auto-generated by Scanning Magnet Test Stand and was just used in-house of Mevion Company\r\n\0");
 800255e:	492f      	ldr	r1, [pc, #188]	; (800261c <Create_Measure_file+0x10c>)
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	4a2f      	ldr	r2, [pc, #188]	; (8002620 <Create_Measure_file+0x110>)
 8002564:	4618      	mov	r0, r3
 8002566:	f016 f86b 	bl	8018640 <sniprintf>
	mf_write(buf_test_config, strlen(buf_test_config));
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd fe2f 	bl	80001d0 <strlen>
 8002572:	4602      	mov	r2, r0
 8002574:	1d3b      	adds	r3, r7, #4
 8002576:	4611      	mov	r1, r2
 8002578:	4618      	mov	r0, r3
 800257a:	f00e fc6b 	bl	8010e54 <mf_write>

	snprintf(buf_test_config, 200,
 800257e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002582:	1d38      	adds	r0, r7, #4
 8002584:	4a27      	ldr	r2, [pc, #156]	; (8002624 <Create_Measure_file+0x114>)
 8002586:	21c8      	movs	r1, #200	; 0xc8
 8002588:	f016 f85a 	bl	8018640 <sniprintf>
			"Test Time: %s\r\n\0", file_name);
	mf_write(buf_test_config, strlen(buf_test_config));
 800258c:	1d3b      	adds	r3, r7, #4
 800258e:	4618      	mov	r0, r3
 8002590:	f7fd fe1e 	bl	80001d0 <strlen>
 8002594:	4602      	mov	r2, r0
 8002596:	1d3b      	adds	r3, r7, #4
 8002598:	4611      	mov	r1, r2
 800259a:	4618      	mov	r0, r3
 800259c:	f00e fc5a 	bl	8010e54 <mf_write>

	sprintf(buf_test_config, "Test Config:\r\n \
			 \t X_Step: %2.2fmm \r\n \
			 \t Y_Step: %2.2fmm \r\n \
			 \t Z_Step: %2.2fmm\0",
			 g_measureCfg.measure_config.step_x,
 80025a0:	4b21      	ldr	r3, [pc, #132]	; (8002628 <Create_Measure_file+0x118>)
 80025a2:	f8d3 3001 	ldr.w	r3, [r3, #1]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd ffce 	bl	8000548 <__aeabi_f2d>
 80025ac:	4680      	mov	r8, r0
 80025ae:	4689      	mov	r9, r1
			 g_measureCfg.measure_config.step_y,
 80025b0:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <Create_Measure_file+0x118>)
 80025b2:	f8d3 3005 	ldr.w	r3, [r3, #5]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fd ffc6 	bl	8000548 <__aeabi_f2d>
 80025bc:	4604      	mov	r4, r0
 80025be:	460d      	mov	r5, r1
			 g_measureCfg.measure_config.step_z);
 80025c0:	4b19      	ldr	r3, [pc, #100]	; (8002628 <Create_Measure_file+0x118>)
 80025c2:	f8d3 3009 	ldr.w	r3, [r3, #9]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fd ffbe 	bl	8000548 <__aeabi_f2d>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	1d38      	adds	r0, r7, #4
 80025d2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80025d6:	e9cd 4500 	strd	r4, r5, [sp]
 80025da:	4642      	mov	r2, r8
 80025dc:	464b      	mov	r3, r9
 80025de:	4913      	ldr	r1, [pc, #76]	; (800262c <Create_Measure_file+0x11c>)
 80025e0:	f016 f862 	bl	80186a8 <siprintf>

	mf_write(buf_test_config, strlen(buf_test_config));
 80025e4:	1d3b      	adds	r3, r7, #4
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd fdf2 	bl	80001d0 <strlen>
 80025ec:	4602      	mov	r2, r0
 80025ee:	1d3b      	adds	r3, r7, #4
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f00e fc2e 	bl	8010e54 <mf_write>


	//free(buf_test_config);

	mf_close();
 80025f8:	f00e fc20 	bl	8010e3c <mf_close>
	return f_result;
 80025fc:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
}
 8002600:	4618      	mov	r0, r3
 8002602:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002606:	46bd      	mov	sp, r7
 8002608:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800260c:	0801c42c 	.word	0x0801c42c
 8002610:	0801c440 	.word	0x0801c440
 8002614:	0801c454 	.word	0x0801c454
 8002618:	0801c45c 	.word	0x0801c45c
 800261c:	0801c464 	.word	0x0801c464
 8002620:	0801c468 	.word	0x0801c468
 8002624:	0801c4e4 	.word	0x0801c4e4
 8002628:	2000024c 	.word	0x2000024c
 800262c:	0801c4f8 	.word	0x0801c4f8

08002630 <adc_dma_init>:
 * @brief       ADC DMA 
 * @param       mar         : 
 * @retval      
 */
void adc_dma_init(uint32_t mar)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b092      	sub	sp, #72	; 0x48
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    ADC_ChannelConfTypeDef adc_ch_conf = {0};
 8002638:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]

    ADC_ADCX_CHY_CLK_ENABLE();                                              /* ADCx */
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]
 800264a:	4b8c      	ldr	r3, [pc, #560]	; (800287c <adc_dma_init+0x24c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	4a8b      	ldr	r2, [pc, #556]	; (800287c <adc_dma_init+0x24c>)
 8002650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002654:	6453      	str	r3, [r2, #68]	; 0x44
 8002656:	4b89      	ldr	r3, [pc, #548]	; (800287c <adc_dma_init+0x24c>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265e:	623b      	str	r3, [r7, #32]
 8002660:	6a3b      	ldr	r3, [r7, #32]
    ADC_ADCX_CH1_GPIO_CLK_ENABLE();                                         /* GPIO */
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
 8002666:	4b85      	ldr	r3, [pc, #532]	; (800287c <adc_dma_init+0x24c>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	4a84      	ldr	r2, [pc, #528]	; (800287c <adc_dma_init+0x24c>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	6313      	str	r3, [r2, #48]	; 0x30
 8002672:	4b82      	ldr	r3, [pc, #520]	; (800287c <adc_dma_init+0x24c>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	61fb      	str	r3, [r7, #28]
 800267c:	69fb      	ldr	r3, [r7, #28]
    ADC_ADCX_CH2_GPIO_CLK_ENABLE();                                         /* GPIO */
 800267e:	2300      	movs	r3, #0
 8002680:	61bb      	str	r3, [r7, #24]
 8002682:	4b7e      	ldr	r3, [pc, #504]	; (800287c <adc_dma_init+0x24c>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	4a7d      	ldr	r2, [pc, #500]	; (800287c <adc_dma_init+0x24c>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6313      	str	r3, [r2, #48]	; 0x30
 800268e:	4b7b      	ldr	r3, [pc, #492]	; (800287c <adc_dma_init+0x24c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	61bb      	str	r3, [r7, #24]
 8002698:	69bb      	ldr	r3, [r7, #24]
    ADC_ADCX_CH3_GPIO_CLK_ENABLE();                                         /* GPIO */
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	4b77      	ldr	r3, [pc, #476]	; (800287c <adc_dma_init+0x24c>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	4a76      	ldr	r2, [pc, #472]	; (800287c <adc_dma_init+0x24c>)
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	6313      	str	r3, [r2, #48]	; 0x30
 80026aa:	4b74      	ldr	r3, [pc, #464]	; (800287c <adc_dma_init+0x24c>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	f003 0301 	and.w	r3, r3, #1
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	697b      	ldr	r3, [r7, #20]
    ADC_ADCX_CH4_GPIO_CLK_ENABLE();                                         /* GPIO */
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b70      	ldr	r3, [pc, #448]	; (800287c <adc_dma_init+0x24c>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	4a6f      	ldr	r2, [pc, #444]	; (800287c <adc_dma_init+0x24c>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	6313      	str	r3, [r2, #48]	; 0x30
 80026c6:	4b6d      	ldr	r3, [pc, #436]	; (800287c <adc_dma_init+0x24c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]

    if ((uint32_t)ADC_ADCX_DMASx > (uint32_t)DMA2)                          /* DMA2, DMA2 */
    {
        __HAL_RCC_DMA2_CLK_ENABLE();                                        /* DMA2 */
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b69      	ldr	r3, [pc, #420]	; (800287c <adc_dma_init+0x24c>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a68      	ldr	r2, [pc, #416]	; (800287c <adc_dma_init+0x24c>)
 80026dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b66      	ldr	r3, [pc, #408]	; (800287c <adc_dma_init+0x24c>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    {
        __HAL_RCC_DMA1_CLK_ENABLE();                                        /* DMA1 */
    }

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH1_GPIO_PIN;
 80026ee:	2301      	movs	r3, #1
 80026f0:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 80026f2:	2303      	movs	r3, #3
 80026f4:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_struct.Pull = GPIO_PULLUP;
 80026f6:	2301      	movs	r3, #1
 80026f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC_ADCX_CH1_GPIO_PORT, &gpio_init_struct);
 80026fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80026fe:	4619      	mov	r1, r3
 8002700:	485f      	ldr	r0, [pc, #380]	; (8002880 <adc_dma_init+0x250>)
 8002702:	f002 fc5f 	bl	8004fc4 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH2_GPIO_PIN;
 8002706:	2308      	movs	r3, #8
 8002708:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 800270a:	2303      	movs	r3, #3
 800270c:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_struct.Pull = GPIO_PULLUP;
 800270e:	2301      	movs	r3, #1
 8002710:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC_ADCX_CH2_GPIO_PORT, &gpio_init_struct);
 8002712:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002716:	4619      	mov	r1, r3
 8002718:	4859      	ldr	r0, [pc, #356]	; (8002880 <adc_dma_init+0x250>)
 800271a:	f002 fc53 	bl	8004fc4 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH3_GPIO_PIN;
 800271e:	2340      	movs	r3, #64	; 0x40
 8002720:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 8002722:	2303      	movs	r3, #3
 8002724:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_struct.Pull = GPIO_PULLUP;
 8002726:	2301      	movs	r3, #1
 8002728:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC_ADCX_CH3_GPIO_PORT, &gpio_init_struct);
 800272a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800272e:	4619      	mov	r1, r3
 8002730:	4853      	ldr	r0, [pc, #332]	; (8002880 <adc_dma_init+0x250>)
 8002732:	f002 fc47 	bl	8004fc4 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH4_GPIO_PIN;
 8002736:	2301      	movs	r3, #1
 8002738:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 800273a:	2303      	movs	r3, #3
 800273c:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_struct.Pull = GPIO_PULLUP;
 800273e:	2301      	movs	r3, #1
 8002740:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC_ADCX_CH4_GPIO_PORT, &gpio_init_struct);
 8002742:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002746:	4619      	mov	r1, r3
 8002748:	484e      	ldr	r0, [pc, #312]	; (8002884 <adc_dma_init+0x254>)
 800274a:	f002 fc3b 	bl	8004fc4 <HAL_GPIO_Init>


    /* DMA */
    g_dma_adc_handle.Instance = ADC_ADCX_DMASx;                             /* DMA */
 800274e:	4b4e      	ldr	r3, [pc, #312]	; (8002888 <adc_dma_init+0x258>)
 8002750:	4a4e      	ldr	r2, [pc, #312]	; (800288c <adc_dma_init+0x25c>)
 8002752:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Init.Channel = DMA_CHANNEL_0;                          /* DMA */
 8002754:	4b4c      	ldr	r3, [pc, #304]	; (8002888 <adc_dma_init+0x258>)
 8002756:	2200      	movs	r2, #0
 8002758:	605a      	str	r2, [r3, #4]
    g_dma_adc_handle.Init.Direction = DMA_PERIPH_TO_MEMORY;                 /*  */
 800275a:	4b4b      	ldr	r3, [pc, #300]	; (8002888 <adc_dma_init+0x258>)
 800275c:	2200      	movs	r2, #0
 800275e:	609a      	str	r2, [r3, #8]
    g_dma_adc_handle.Init.PeriphInc = DMA_PINC_DISABLE;                     /*  */
 8002760:	4b49      	ldr	r3, [pc, #292]	; (8002888 <adc_dma_init+0x258>)
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]
    g_dma_adc_handle.Init.MemInc = DMA_MINC_ENABLE;                         /*  */
 8002766:	4b48      	ldr	r3, [pc, #288]	; (8002888 <adc_dma_init+0x258>)
 8002768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276c:	611a      	str	r2, [r3, #16]
    g_dma_adc_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;    /* :16 */
 800276e:	4b46      	ldr	r3, [pc, #280]	; (8002888 <adc_dma_init+0x258>)
 8002770:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002774:	615a      	str	r2, [r3, #20]
    g_dma_adc_handle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;       /* :16 */
 8002776:	4b44      	ldr	r3, [pc, #272]	; (8002888 <adc_dma_init+0x258>)
 8002778:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800277c:	619a      	str	r2, [r3, #24]
    g_dma_adc_handle.Init.Mode = DMA_NORMAL;                                /*  */
 800277e:	4b42      	ldr	r3, [pc, #264]	; (8002888 <adc_dma_init+0x258>)
 8002780:	2200      	movs	r2, #0
 8002782:	61da      	str	r2, [r3, #28]
    g_dma_adc_handle.Init.Priority = DMA_PRIORITY_MEDIUM;                   /*  */
 8002784:	4b40      	ldr	r3, [pc, #256]	; (8002888 <adc_dma_init+0x258>)
 8002786:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800278a:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&g_dma_adc_handle);
 800278c:	483e      	ldr	r0, [pc, #248]	; (8002888 <adc_dma_init+0x258>)
 800278e:	f002 f9a1 	bl	8004ad4 <HAL_DMA_Init>

    g_adc_dma_handle.Instance = ADC_ADC1;
 8002792:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <adc_dma_init+0x260>)
 8002794:	4a3f      	ldr	r2, [pc, #252]	; (8002894 <adc_dma_init+0x264>)
 8002796:	601a      	str	r2, [r3, #0]
    g_adc_dma_handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;    /* 421Mhz */
 8002798:	4b3d      	ldr	r3, [pc, #244]	; (8002890 <adc_dma_init+0x260>)
 800279a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800279e:	605a      	str	r2, [r3, #4]
    g_adc_dma_handle.Init.Resolution = ADC_RESOLUTION_12B;                  /* 12 */
 80027a0:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <adc_dma_init+0x260>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
    g_adc_dma_handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;                  /*  */
 80027a6:	4b3a      	ldr	r3, [pc, #232]	; (8002890 <adc_dma_init+0x260>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	60da      	str	r2, [r3, #12]
    g_adc_dma_handle.Init.ScanConvMode = ENABLE;                           /*  */
 80027ac:	4b38      	ldr	r3, [pc, #224]	; (8002890 <adc_dma_init+0x260>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	611a      	str	r2, [r3, #16]
    g_adc_dma_handle.Init.ContinuousConvMode = ENABLE;                      /*  */
 80027b2:	4b37      	ldr	r3, [pc, #220]	; (8002890 <adc_dma_init+0x260>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	761a      	strb	r2, [r3, #24]
    g_adc_dma_handle.Init.NbrOfConversion = ADC1_CH_NUM;                              /* 1 */
 80027b8:	4b35      	ldr	r3, [pc, #212]	; (8002890 <adc_dma_init+0x260>)
 80027ba:	2204      	movs	r2, #4
 80027bc:	61da      	str	r2, [r3, #28]
    g_adc_dma_handle.Init.DiscontinuousConvMode = DISABLE;                  /*  */
 80027be:	4b34      	ldr	r3, [pc, #208]	; (8002890 <adc_dma_init+0x260>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2020 	strb.w	r2, [r3, #32]
    g_adc_dma_handle.Init.NbrOfDiscConversion = 0;                          /* 0 */
 80027c6:	4b32      	ldr	r3, [pc, #200]	; (8002890 <adc_dma_init+0x260>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	; 0x24
    g_adc_dma_handle.Init.ExternalTrigConv = ADC_SOFTWARE_START;            /*  */
 80027cc:	4b30      	ldr	r3, [pc, #192]	; (8002890 <adc_dma_init+0x260>)
 80027ce:	4a32      	ldr	r2, [pc, #200]	; (8002898 <adc_dma_init+0x268>)
 80027d0:	629a      	str	r2, [r3, #40]	; 0x28
    g_adc_dma_handle.Init.DMAContinuousRequests = ENABLE;                   /* DMA */
 80027d2:	4b2f      	ldr	r3, [pc, #188]	; (8002890 <adc_dma_init+0x260>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    HAL_ADC_Init(&g_adc_dma_handle);                                        /* ADC */
 80027da:	482d      	ldr	r0, [pc, #180]	; (8002890 <adc_dma_init+0x260>)
 80027dc:	f001 fc30 	bl	8004040 <HAL_ADC_Init>

    __HAL_LINKDMA(&g_adc_dma_handle, DMA_Handle, g_dma_adc_handle);         /* ADCDMA */
 80027e0:	4b2b      	ldr	r3, [pc, #172]	; (8002890 <adc_dma_init+0x260>)
 80027e2:	4a29      	ldr	r2, [pc, #164]	; (8002888 <adc_dma_init+0x258>)
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
 80027e6:	4b28      	ldr	r3, [pc, #160]	; (8002888 <adc_dma_init+0x258>)
 80027e8:	4a29      	ldr	r2, [pc, #164]	; (8002890 <adc_dma_init+0x260>)
 80027ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* *************ADC, ADC1ADC3**************** */
    adc_ch_conf.Channel = ADC_ADCX_CH1;                                     /*  */
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 1;                                                   /*  */
 80027f0:	2301      	movs	r3, #1
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 80027f4:	2307      	movs	r3, #7
 80027f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 80027f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027fc:	4619      	mov	r1, r3
 80027fe:	4824      	ldr	r0, [pc, #144]	; (8002890 <adc_dma_init+0x260>)
 8002800:	f001 fd9a 	bl	8004338 <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH2;                                     /*  */
 8002804:	2303      	movs	r3, #3
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 2;                                                   /*  */
 8002808:	2302      	movs	r3, #2
 800280a:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 800280c:	2307      	movs	r3, #7
 800280e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002810:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002814:	4619      	mov	r1, r3
 8002816:	481e      	ldr	r0, [pc, #120]	; (8002890 <adc_dma_init+0x260>)
 8002818:	f001 fd8e 	bl	8004338 <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH3;                                     /*  */
 800281c:	2306      	movs	r3, #6
 800281e:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 3;                                                   /*  */
 8002820:	2303      	movs	r3, #3
 8002822:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002824:	2307      	movs	r3, #7
 8002826:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002828:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800282c:	4619      	mov	r1, r3
 800282e:	4818      	ldr	r0, [pc, #96]	; (8002890 <adc_dma_init+0x260>)
 8002830:	f001 fd82 	bl	8004338 <HAL_ADC_ConfigChannel>


    adc_ch_conf.Channel = ADC_ADCX_CH4;                                     /*  */
 8002834:	2308      	movs	r3, #8
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 4;                                                   /*  */
 8002838:	2304      	movs	r3, #4
 800283a:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 800283c:	2307      	movs	r3, #7
 800283e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002840:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002844:	4619      	mov	r1, r3
 8002846:	4812      	ldr	r0, [pc, #72]	; (8002890 <adc_dma_init+0x260>)
 8002848:	f001 fd76 	bl	8004338 <HAL_ADC_ConfigChannel>
//    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
//    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */


    /* DMA */
    HAL_NVIC_SetPriority(ADC_ADCX_DMASx_IRQn, 3, 3);
 800284c:	2203      	movs	r2, #3
 800284e:	2103      	movs	r1, #3
 8002850:	203c      	movs	r0, #60	; 0x3c
 8002852:	f002 f8ec 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_ADCX_DMASx_IRQn);
 8002856:	203c      	movs	r0, #60	; 0x3c
 8002858:	f002 f905 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    HAL_DMA_Start_IT(&g_dma_adc_handle, (uint32_t)&ADC1->DR, mar, 0);       /* DMA */
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	2300      	movs	r3, #0
 8002860:	490e      	ldr	r1, [pc, #56]	; (800289c <adc_dma_init+0x26c>)
 8002862:	4809      	ldr	r0, [pc, #36]	; (8002888 <adc_dma_init+0x258>)
 8002864:	f002 f9e4 	bl	8004c30 <HAL_DMA_Start_IT>
    HAL_ADC_Start_DMA(&g_adc_dma_handle,&mar,0);                            /* ADCDMA */
 8002868:	1d3b      	adds	r3, r7, #4
 800286a:	2200      	movs	r2, #0
 800286c:	4619      	mov	r1, r3
 800286e:	4808      	ldr	r0, [pc, #32]	; (8002890 <adc_dma_init+0x260>)
 8002870:	f001 fc34 	bl	80040dc <HAL_ADC_Start_DMA>
}
 8002874:	bf00      	nop
 8002876:	3748      	adds	r7, #72	; 0x48
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40023800 	.word	0x40023800
 8002880:	40020000 	.word	0x40020000
 8002884:	40020400 	.word	0x40020400
 8002888:	200003a4 	.word	0x200003a4
 800288c:	40026470 	.word	0x40026470
 8002890:	20000404 	.word	0x20000404
 8002894:	40012000 	.word	0x40012000
 8002898:	0f000001 	.word	0x0f000001
 800289c:	4001204c 	.word	0x4001204c

080028a0 <adc_dma_enable>:
 * @brief       ADC DMA
 * @param       cndtr: DMA
 * @retval      
 */
void adc_dma_enable(uint16_t cndtr)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	80fb      	strh	r3, [r7, #6]
    __HAL_ADC_DISABLE(&g_adc_dma_handle);           /* ADC */
 80028aa:	4b18      	ldr	r3, [pc, #96]	; (800290c <adc_dma_enable+0x6c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	4b16      	ldr	r3, [pc, #88]	; (800290c <adc_dma_enable+0x6c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0201 	bic.w	r2, r2, #1
 80028b8:	609a      	str	r2, [r3, #8]

    __HAL_DMA_DISABLE(&g_dma_adc_handle);           /* DMA */
 80028ba:	4b15      	ldr	r3, [pc, #84]	; (8002910 <adc_dma_enable+0x70>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b13      	ldr	r3, [pc, #76]	; (8002910 <adc_dma_enable+0x70>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0201 	bic.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Instance->NDTR = cndtr;        /* DMA */
 80028ca:	4b11      	ldr	r3, [pc, #68]	; (8002910 <adc_dma_enable+0x70>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	605a      	str	r2, [r3, #4]
    __HAL_DMA_ENABLE(&g_dma_adc_handle);            /* DMA */
 80028d2:	4b0f      	ldr	r3, [pc, #60]	; (8002910 <adc_dma_enable+0x70>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <adc_dma_enable+0x70>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f042 0201 	orr.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

    __HAL_ADC_ENABLE(&g_adc_dma_handle);            /* ADC */
 80028e2:	4b0a      	ldr	r3, [pc, #40]	; (800290c <adc_dma_enable+0x6c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	4b08      	ldr	r3, [pc, #32]	; (800290c <adc_dma_enable+0x6c>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	609a      	str	r2, [r3, #8]
    ADC_ADC1->CR2 |= 1 << 30;                       /*  */
 80028f2:	4b08      	ldr	r3, [pc, #32]	; (8002914 <adc_dma_enable+0x74>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	4a07      	ldr	r2, [pc, #28]	; (8002914 <adc_dma_enable+0x74>)
 80028f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028fc:	6093      	str	r3, [r2, #8]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	20000404 	.word	0x20000404
 8002910:	200003a4 	.word	0x200003a4
 8002914:	40012000 	.word	0x40012000

08002918 <DMA2_Stream4_IRQHandler>:
 * @brief       ADC DMA
 * @param       
 * @retval      
 */
void ADC_ADCX_DMASx_IRQHandler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
    if (ADC_ADCX_DMASx_IS_TC())
 800291c:	4b31      	ldr	r3, [pc, #196]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	4b31      	ldr	r3, [pc, #196]	; (80029e8 <DMA2_Stream4_IRQHandler+0xd0>)
 8002924:	429a      	cmp	r2, r3
 8002926:	d909      	bls.n	800293c <DMA2_Stream4_IRQHandler+0x24>
 8002928:	4b30      	ldr	r3, [pc, #192]	; (80029ec <DMA2_Stream4_IRQHandler+0xd4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0320 	and.w	r3, r3, #32
 8002930:	2b00      	cmp	r3, #0
 8002932:	bf14      	ite	ne
 8002934:	2301      	movne	r3, #1
 8002936:	2300      	moveq	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	e028      	b.n	800298e <DMA2_Stream4_IRQHandler+0x76>
 800293c:	4b29      	ldr	r3, [pc, #164]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	4b2b      	ldr	r3, [pc, #172]	; (80029f0 <DMA2_Stream4_IRQHandler+0xd8>)
 8002944:	429a      	cmp	r2, r3
 8002946:	d909      	bls.n	800295c <DMA2_Stream4_IRQHandler+0x44>
 8002948:	4b28      	ldr	r3, [pc, #160]	; (80029ec <DMA2_Stream4_IRQHandler+0xd4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0320 	and.w	r3, r3, #32
 8002950:	2b00      	cmp	r3, #0
 8002952:	bf14      	ite	ne
 8002954:	2301      	movne	r3, #1
 8002956:	2300      	moveq	r3, #0
 8002958:	b2db      	uxtb	r3, r3
 800295a:	e018      	b.n	800298e <DMA2_Stream4_IRQHandler+0x76>
 800295c:	4b21      	ldr	r3, [pc, #132]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	4b24      	ldr	r3, [pc, #144]	; (80029f4 <DMA2_Stream4_IRQHandler+0xdc>)
 8002964:	429a      	cmp	r2, r3
 8002966:	d909      	bls.n	800297c <DMA2_Stream4_IRQHandler+0x64>
 8002968:	4b23      	ldr	r3, [pc, #140]	; (80029f8 <DMA2_Stream4_IRQHandler+0xe0>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b00      	cmp	r3, #0
 8002972:	bf14      	ite	ne
 8002974:	2301      	movne	r3, #1
 8002976:	2300      	moveq	r3, #0
 8002978:	b2db      	uxtb	r3, r3
 800297a:	e008      	b.n	800298e <DMA2_Stream4_IRQHandler+0x76>
 800297c:	4b1e      	ldr	r3, [pc, #120]	; (80029f8 <DMA2_Stream4_IRQHandler+0xe0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf14      	ite	ne
 8002988:	2301      	movne	r3, #1
 800298a:	2300      	moveq	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d023      	beq.n	80029da <DMA2_Stream4_IRQHandler+0xc2>
    {
        g_adc_dma_sta = 1;                          /* DMA */
 8002992:	4b1a      	ldr	r3, [pc, #104]	; (80029fc <DMA2_Stream4_IRQHandler+0xe4>)
 8002994:	2201      	movs	r2, #1
 8002996:	701a      	strb	r2, [r3, #0]
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002998:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <DMA2_Stream4_IRQHandler+0xd0>)
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d903      	bls.n	80029ac <DMA2_Stream4_IRQHandler+0x94>
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <DMA2_Stream4_IRQHandler+0xd4>)
 80029a6:	2220      	movs	r2, #32
 80029a8:	60da      	str	r2, [r3, #12]
    }
}
 80029aa:	e016      	b.n	80029da <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 80029ac:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b0f      	ldr	r3, [pc, #60]	; (80029f0 <DMA2_Stream4_IRQHandler+0xd8>)
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d903      	bls.n	80029c0 <DMA2_Stream4_IRQHandler+0xa8>
 80029b8:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <DMA2_Stream4_IRQHandler+0xd4>)
 80029ba:	2320      	movs	r3, #32
 80029bc:	6093      	str	r3, [r2, #8]
}
 80029be:	e00c      	b.n	80029da <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 80029c0:	4b08      	ldr	r3, [pc, #32]	; (80029e4 <DMA2_Stream4_IRQHandler+0xcc>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	461a      	mov	r2, r3
 80029c6:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <DMA2_Stream4_IRQHandler+0xdc>)
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d903      	bls.n	80029d4 <DMA2_Stream4_IRQHandler+0xbc>
 80029cc:	4a0a      	ldr	r2, [pc, #40]	; (80029f8 <DMA2_Stream4_IRQHandler+0xe0>)
 80029ce:	2320      	movs	r3, #32
 80029d0:	60d3      	str	r3, [r2, #12]
}
 80029d2:	e002      	b.n	80029da <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 80029d4:	4a08      	ldr	r2, [pc, #32]	; (80029f8 <DMA2_Stream4_IRQHandler+0xe0>)
 80029d6:	2320      	movs	r3, #32
 80029d8:	6093      	str	r3, [r2, #8]
}
 80029da:	bf00      	nop
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	200003a4 	.word	0x200003a4
 80029e8:	40026458 	.word	0x40026458
 80029ec:	40026400 	.word	0x40026400
 80029f0:	400260b8 	.word	0x400260b8
 80029f4:	40026058 	.word	0x40026058
 80029f8:	40026000 	.word	0x40026000
 80029fc:	2000044c 	.word	0x2000044c

08002a00 <key_init>:
 * @brief       
 * @param       
 * @retval      
 */
void key_init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b088      	sub	sp, #32
 8002a04:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;                          /* GPIO */
    KEY0_GPIO_CLK_ENABLE();                                     /* KEY0 */
 8002a06:	2300      	movs	r3, #0
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	4b2b      	ldr	r3, [pc, #172]	; (8002ab8 <key_init+0xb8>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	4a2a      	ldr	r2, [pc, #168]	; (8002ab8 <key_init+0xb8>)
 8002a10:	f043 0310 	orr.w	r3, r3, #16
 8002a14:	6313      	str	r3, [r2, #48]	; 0x30
 8002a16:	4b28      	ldr	r3, [pc, #160]	; (8002ab8 <key_init+0xb8>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
    KEY1_GPIO_CLK_ENABLE();                                     /* KEY1 */
 8002a22:	2300      	movs	r3, #0
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	4b24      	ldr	r3, [pc, #144]	; (8002ab8 <key_init+0xb8>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	4a23      	ldr	r2, [pc, #140]	; (8002ab8 <key_init+0xb8>)
 8002a2c:	f043 0310 	orr.w	r3, r3, #16
 8002a30:	6313      	str	r3, [r2, #48]	; 0x30
 8002a32:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <key_init+0xb8>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	f003 0310 	and.w	r3, r3, #16
 8002a3a:	607b      	str	r3, [r7, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
    KEY2_GPIO_CLK_ENABLE();                                     /* KEY2 */
 8002a3e:	2300      	movs	r3, #0
 8002a40:	603b      	str	r3, [r7, #0]
 8002a42:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <key_init+0xb8>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a1c      	ldr	r2, [pc, #112]	; (8002ab8 <key_init+0xb8>)
 8002a48:	f043 0310 	orr.w	r3, r3, #16
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b1a      	ldr	r3, [pc, #104]	; (8002ab8 <key_init+0xb8>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = KEY0_GPIO_PIN;                       /* KEY0 */
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002a62:	2301      	movs	r3, #1
 8002a64:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002a66:	2302      	movs	r3, #2
 8002a68:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY0_GPIO_PORT, &gpio_init_struct);           /* KEY0, */
 8002a6a:	f107 030c 	add.w	r3, r7, #12
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4812      	ldr	r0, [pc, #72]	; (8002abc <key_init+0xbc>)
 8002a72:	f002 faa7 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY1_GPIO_PIN;                       /* KEY1 */
 8002a76:	2308      	movs	r3, #8
 8002a78:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002a7e:	2301      	movs	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002a82:	2302      	movs	r3, #2
 8002a84:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &gpio_init_struct);           /* KEY1, */
 8002a86:	f107 030c 	add.w	r3, r7, #12
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	480b      	ldr	r0, [pc, #44]	; (8002abc <key_init+0xbc>)
 8002a8e:	f002 fa99 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY2_GPIO_PIN;                       /* KEY2 */
 8002a92:	2310      	movs	r3, #16
 8002a94:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002a96:	2300      	movs	r3, #0
 8002a98:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &gpio_init_struct);           /* KEY2, */
 8002aa2:	f107 030c 	add.w	r3, r7, #12
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4804      	ldr	r0, [pc, #16]	; (8002abc <key_init+0xbc>)
 8002aaa:	f002 fa8b 	bl	8004fc4 <HAL_GPIO_Init>

}
 8002aae:	bf00      	nop
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	40021000 	.word	0x40021000

08002ac0 <led_init>:
 * @brief       LEDIO, 
 * @param       
 * @retval      
 */
void led_init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    LED0_GPIO_CLK_ENABLE();                                 /* LED0 */
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <led_init+0x88>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ace:	4a1e      	ldr	r2, [pc, #120]	; (8002b48 <led_init+0x88>)
 8002ad0:	f043 0310 	orr.w	r3, r3, #16
 8002ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	; (8002b48 <led_init+0x88>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	60bb      	str	r3, [r7, #8]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
    LED1_GPIO_CLK_ENABLE();                                 /* LED1 */
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	607b      	str	r3, [r7, #4]
 8002ae6:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <led_init+0x88>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	4a17      	ldr	r2, [pc, #92]	; (8002b48 <led_init+0x88>)
 8002aec:	f043 0310 	orr.w	r3, r3, #16
 8002af0:	6313      	str	r3, [r2, #48]	; 0x30
 8002af2:	4b15      	ldr	r3, [pc, #84]	; (8002b48 <led_init+0x88>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	f003 0310 	and.w	r3, r3, #16
 8002afa:	607b      	str	r3, [r7, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = LED0_GPIO_PIN;                   /* LED0 */
 8002afe:	2301      	movs	r3, #1
 8002b00:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8002b02:	2301      	movs	r3, #1
 8002b04:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8002b06:	2301      	movs	r3, #1
 8002b08:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED0_GPIO_PORT, &gpio_init_struct);       /* LED0 */
 8002b0e:	f107 030c 	add.w	r3, r7, #12
 8002b12:	4619      	mov	r1, r3
 8002b14:	480d      	ldr	r0, [pc, #52]	; (8002b4c <led_init+0x8c>)
 8002b16:	f002 fa55 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = LED1_GPIO_PIN;                   /* LED1 */
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(LED1_GPIO_PORT, &gpio_init_struct);       /* LED1 */
 8002b1e:	f107 030c 	add.w	r3, r7, #12
 8002b22:	4619      	mov	r1, r3
 8002b24:	4809      	ldr	r0, [pc, #36]	; (8002b4c <led_init+0x8c>)
 8002b26:	f002 fa4d 	bl	8004fc4 <HAL_GPIO_Init>
    
    LED0(1);                                                /*  LED0 */
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	4807      	ldr	r0, [pc, #28]	; (8002b4c <led_init+0x8c>)
 8002b30:	f002 fbe4 	bl	80052fc <HAL_GPIO_WritePin>
    LED1(1);                                                /*  LED1 */
 8002b34:	2201      	movs	r2, #1
 8002b36:	2102      	movs	r1, #2
 8002b38:	4804      	ldr	r0, [pc, #16]	; (8002b4c <led_init+0x8c>)
 8002b3a:	f002 fbdf 	bl	80052fc <HAL_GPIO_WritePin>
}
 8002b3e:	bf00      	nop
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40021000 	.word	0x40021000

08002b50 <log_init>:
static FRESULT s_res;
static bool s_isInitialized = false;
static FILINFO s_fno;

void log_init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	s_pfile = (FIL *)malloc(sizeof(FIL));
 8002b54:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002b58:	f014 fbce 	bl	80172f8 <malloc>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b0e      	ldr	r3, [pc, #56]	; (8002b9c <log_init+0x4c>)
 8002b62:	601a      	str	r2, [r3, #0]
	if(s_pfile == NULL)
 8002b64:	4b0d      	ldr	r3, [pc, #52]	; (8002b9c <log_init+0x4c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d103      	bne.n	8002b74 <log_init+0x24>
	{
		printf("malloc failed \r\n");
 8002b6c:	480c      	ldr	r0, [pc, #48]	; (8002ba0 <log_init+0x50>)
 8002b6e:	f015 fd49 	bl	8018604 <puts>
		return;
 8002b72:	e012      	b.n	8002b9a <log_init+0x4a>
	}


	if( /*(s_res != FR_EXIST) && */  (s_res != FR_OK) )
 8002b74:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <log_init+0x54>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00b      	beq.n	8002b94 <log_init+0x44>
	{
		free(s_pfile);
 8002b7c:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <log_init+0x4c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f014 fbc1 	bl	8017308 <free>
		printf("Open log file failed res %d\r\n", s_res);
 8002b86:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <log_init+0x54>)
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4806      	ldr	r0, [pc, #24]	; (8002ba8 <log_init+0x58>)
 8002b8e:	f015 fc9d 	bl	80184cc <iprintf>
		return;
 8002b92:	e002      	b.n	8002b9a <log_init+0x4a>
	}

	s_isInitialized = true;
 8002b94:	4b05      	ldr	r3, [pc, #20]	; (8002bac <log_init+0x5c>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
}
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20000450 	.word	0x20000450
 8002ba0:	0801c550 	.word	0x0801c550
 8002ba4:	20000454 	.word	0x20000454
 8002ba8:	0801c560 	.word	0x0801c560
 8002bac:	20000455 	.word	0x20000455

08002bb0 <open_log_file>:
	"INFO",
	"DEBUG"
};

void open_log_file(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
	/** LOG  */
	s_res = f_stat(LOG_FILE_PATH, &s_fno);
 8002bb4:	4917      	ldr	r1, [pc, #92]	; (8002c14 <open_log_file+0x64>)
 8002bb6:	4818      	ldr	r0, [pc, #96]	; (8002c18 <open_log_file+0x68>)
 8002bb8:	f00d fc76 	bl	80104a8 <f_stat>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4b16      	ldr	r3, [pc, #88]	; (8002c1c <open_log_file+0x6c>)
 8002bc2:	701a      	strb	r2, [r3, #0]

	/**  */
	if(FR_NO_FILE == s_res)
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <open_log_file+0x6c>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d10e      	bne.n	8002bea <open_log_file+0x3a>
	{
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_CREATE_NEW |
 8002bcc:	4b14      	ldr	r3, [pc, #80]	; (8002c20 <open_log_file+0x70>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2207      	movs	r2, #7
 8002bd2:	4911      	ldr	r1, [pc, #68]	; (8002c18 <open_log_file+0x68>)
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f00c ff01 	bl	800f9dc <f_open>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <open_log_file+0x6c>)
 8002be0:	701a      	strb	r2, [r3, #0]
											   FA_WRITE 	 |
											   FA_READ);
		printf("Log file not exists, create a new\r\n");
 8002be2:	4810      	ldr	r0, [pc, #64]	; (8002c24 <open_log_file+0x74>)
 8002be4:	f015 fd0e 	bl	8018604 <puts>
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_OPEN_APPEND |
											   FA_WRITE 	  |
											   FA_READ);
		printf("Log file exists, open and append\r\n");
	}
}
 8002be8:	e011      	b.n	8002c0e <open_log_file+0x5e>
	else if( FR_OK == s_res)
 8002bea:	4b0c      	ldr	r3, [pc, #48]	; (8002c1c <open_log_file+0x6c>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10d      	bne.n	8002c0e <open_log_file+0x5e>
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_OPEN_APPEND |
 8002bf2:	4b0b      	ldr	r3, [pc, #44]	; (8002c20 <open_log_file+0x70>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2233      	movs	r2, #51	; 0x33
 8002bf8:	4907      	ldr	r1, [pc, #28]	; (8002c18 <open_log_file+0x68>)
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f00c feee 	bl	800f9dc <f_open>
 8002c00:	4603      	mov	r3, r0
 8002c02:	461a      	mov	r2, r3
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <open_log_file+0x6c>)
 8002c06:	701a      	strb	r2, [r3, #0]
		printf("Log file exists, open and append\r\n");
 8002c08:	4807      	ldr	r0, [pc, #28]	; (8002c28 <open_log_file+0x78>)
 8002c0a:	f015 fcfb 	bl	8018604 <puts>
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000458 	.word	0x20000458
 8002c18:	0801c5b4 	.word	0x0801c5b4
 8002c1c:	20000454 	.word	0x20000454
 8002c20:	20000450 	.word	0x20000450
 8002c24:	0801c5d0 	.word	0x0801c5d0
 8002c28:	0801c5f4 	.word	0x0801c5f4

08002c2c <close_log_file>:

void close_log_file(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
	f_close(s_pfile);
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <close_log_file+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f00d fc15 	bl	8010464 <f_close>
}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000450 	.word	0x20000450

08002c44 <get_time_string>:

void get_time_string(char *buff)
{
 8002c44:	b5b0      	push	{r4, r5, r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af04      	add	r7, sp, #16
 8002c4a:	6078      	str	r0, [r7, #4]
	uint8_t year, month, date, week;
	uint8_t hour, min, sec, ampm=0;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	723b      	strb	r3, [r7, #8]
	rtc_get_time(&hour, &min, &sec, &ampm);
 8002c50:	f107 0308 	add.w	r3, r7, #8
 8002c54:	f107 0209 	add.w	r2, r7, #9
 8002c58:	f107 010a 	add.w	r1, r7, #10
 8002c5c:	f107 000b 	add.w	r0, r7, #11
 8002c60:	f000 fb6c 	bl	800333c <rtc_get_time>
	rtc_get_date(&year, &month, &date, &week);
 8002c64:	f107 030c 	add.w	r3, r7, #12
 8002c68:	f107 020d 	add.w	r2, r7, #13
 8002c6c:	f107 010e 	add.w	r1, r7, #14
 8002c70:	f107 000f 	add.w	r0, r7, #15
 8002c74:	f000 fb82 	bl	800337c <rtc_get_date>

	printf("get_time_string:%04d-%02d-%02d %02d:%02d:%02d\r\n",
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	f503 61fa 	add.w	r1, r3, #2000	; 0x7d0
 8002c7e:	7bbb      	ldrb	r3, [r7, #14]
 8002c80:	461c      	mov	r4, r3
 8002c82:	7b7b      	ldrb	r3, [r7, #13]
 8002c84:	461d      	mov	r5, r3
 8002c86:	7afb      	ldrb	r3, [r7, #11]
 8002c88:	7aba      	ldrb	r2, [r7, #10]
 8002c8a:	7a78      	ldrb	r0, [r7, #9]
 8002c8c:	9002      	str	r0, [sp, #8]
 8002c8e:	9201      	str	r2, [sp, #4]
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	462b      	mov	r3, r5
 8002c94:	4622      	mov	r2, r4
 8002c96:	480c      	ldr	r0, [pc, #48]	; (8002cc8 <get_time_string+0x84>)
 8002c98:	f015 fc18 	bl	80184cc <iprintf>
			year+2000, month, date, hour, min, sec);

	sprintf(buff,  "%04d-%02d-%02d %02d:%02d:%02d",
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8002ca2:	7bbb      	ldrb	r3, [r7, #14]
 8002ca4:	461d      	mov	r5, r3
 8002ca6:	7b7b      	ldrb	r3, [r7, #13]
 8002ca8:	7af9      	ldrb	r1, [r7, #11]
 8002caa:	7ab8      	ldrb	r0, [r7, #10]
 8002cac:	7a7c      	ldrb	r4, [r7, #9]
 8002cae:	9403      	str	r4, [sp, #12]
 8002cb0:	9002      	str	r0, [sp, #8]
 8002cb2:	9101      	str	r1, [sp, #4]
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	462b      	mov	r3, r5
 8002cb8:	4904      	ldr	r1, [pc, #16]	; (8002ccc <get_time_string+0x88>)
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f015 fcf4 	bl	80186a8 <siprintf>
			year+2000, month, date, hour, min, sec);
}
 8002cc0:	bf00      	nop
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cc8:	0801c618 	.word	0x0801c618
 8002ccc:	0801c648 	.word	0x0801c648

08002cd0 <logMessage>:
void logMessage(
			EventLogSeverity_t severity,
			char *file_name,
			uint16_t code_line,
			char *inputStream)
{
 8002cd0:	b590      	push	{r4, r7, lr}
 8002cd2:	b0c3      	sub	sp, #268	; 0x10c
 8002cd4:	af02      	add	r7, sp, #8
 8002cd6:	60b9      	str	r1, [r7, #8]
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	4603      	mov	r3, r0
 8002cdc:	73fb      	strb	r3, [r7, #15]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	81bb      	strh	r3, [r7, #12]
	if(!s_isInitialized)
 8002ce2:	4b34      	ldr	r3, [pc, #208]	; (8002db4 <logMessage+0xe4>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	f083 0301 	eor.w	r3, r3, #1
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d008      	beq.n	8002d02 <logMessage+0x32>
	{
		log_init();
 8002cf0:	f7ff ff2e 	bl	8002b50 <log_init>
		if(!s_isInitialized)
 8002cf4:	4b2f      	ldr	r3, [pc, #188]	; (8002db4 <logMessage+0xe4>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	f083 0301 	eor.w	r3, r3, #1
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d153      	bne.n	8002daa <logMessage+0xda>
			return;
	}

	char log_buff[200];
	char time_buff[30];
	get_time_string(time_buff);
 8002d02:	f107 0318 	add.w	r3, r7, #24
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff9c 	bl	8002c44 <get_time_string>
	get_time_string(time_buff);
 8002d0c:	f107 0318 	add.w	r3, r7, #24
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff ff97 	bl	8002c44 <get_time_string>

	sprintf(log_buff,  "[%s][%s]", log_title[severity], time_buff);
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	4a27      	ldr	r2, [pc, #156]	; (8002db8 <logMessage+0xe8>)
 8002d1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002d1e:	f107 0318 	add.w	r3, r7, #24
 8002d22:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002d26:	4925      	ldr	r1, [pc, #148]	; (8002dbc <logMessage+0xec>)
 8002d28:	f015 fcbe 	bl	80186a8 <siprintf>
	sprintf(log_buff,  "%s[%s][%d]", log_buff, file_name, code_line);
 8002d2c:	89bb      	ldrh	r3, [r7, #12]
 8002d2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d32:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4921      	ldr	r1, [pc, #132]	; (8002dc0 <logMessage+0xf0>)
 8002d3c:	f015 fcb4 	bl	80186a8 <siprintf>
	sprintf(log_buff, "%s[%s]\r\n", log_buff, inputStream);
 8002d40:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d44:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	491e      	ldr	r1, [pc, #120]	; (8002dc4 <logMessage+0xf4>)
 8002d4c:	f015 fcac 	bl	80186a8 <siprintf>

	open_log_file();
 8002d50:	f7ff ff2e 	bl	8002bb0 <open_log_file>

	uint32_t bw=0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
	if( FR_OK == s_res)
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <logMessage+0xf8>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d112      	bne.n	8002d86 <logMessage+0xb6>
		s_res = f_write(s_pfile, log_buff, strlen(log_buff), &bw);
 8002d60:	4b1a      	ldr	r3, [pc, #104]	; (8002dcc <logMessage+0xfc>)
 8002d62:	681c      	ldr	r4, [r3, #0]
 8002d64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fa31 	bl	80001d0 <strlen>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	f107 0314 	add.w	r3, r7, #20
 8002d74:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f00d f88d 	bl	800fe98 <f_write>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <logMessage+0xf8>)
 8002d84:	701a      	strb	r2, [r3, #0]

	printf("Writed data len:%d\r\n", bw);
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4811      	ldr	r0, [pc, #68]	; (8002dd0 <logMessage+0x100>)
 8002d8c:	f015 fb9e 	bl	80184cc <iprintf>
	printf("F_write return value %d\r\n", s_res);
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <logMessage+0xf8>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	4619      	mov	r1, r3
 8002d96:	480f      	ldr	r0, [pc, #60]	; (8002dd4 <logMessage+0x104>)
 8002d98:	f015 fb98 	bl	80184cc <iprintf>

	close_log_file();
 8002d9c:	f7ff ff46 	bl	8002c2c <close_log_file>

	printf("%s\r\n", inputStream);
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	480d      	ldr	r0, [pc, #52]	; (8002dd8 <logMessage+0x108>)
 8002da4:	f015 fb92 	bl	80184cc <iprintf>
 8002da8:	e000      	b.n	8002dac <logMessage+0xdc>
			return;
 8002daa:	bf00      	nop
}
 8002dac:	f507 7782 	add.w	r7, r7, #260	; 0x104
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd90      	pop	{r4, r7, pc}
 8002db4:	20000455 	.word	0x20000455
 8002db8:	2000000c 	.word	0x2000000c
 8002dbc:	0801c668 	.word	0x0801c668
 8002dc0:	0801c674 	.word	0x0801c674
 8002dc4:	0801c680 	.word	0x0801c680
 8002dc8:	20000454 	.word	0x20000454
 8002dcc:	20000450 	.word	0x20000450
 8002dd0:	0801c68c 	.word	0x0801c68c
 8002dd4:	0801c6a4 	.word	0x0801c6a4
 8002dd8:	0801c6c0 	.word	0x0801c6c0

08002ddc <EXTI0_IRQHandler>:
#include "photoelectric_switch.h"
#include <stdio.h>


void SWITCH1_INT_IRQHandler()
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_1_PIN);         /*  KEY0  */
 8002de0:	2001      	movs	r0, #1
 8002de2:	f002 fabf 	bl	8005364 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_1_PIN);         /* HAL */
 8002de6:	4b02      	ldr	r3, [pc, #8]	; (8002df0 <EXTI0_IRQHandler+0x14>)
 8002de8:	2201      	movs	r2, #1
 8002dea:	615a      	str	r2, [r3, #20]
}
 8002dec:	bf00      	nop
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40013c00 	.word	0x40013c00

08002df4 <EXTI4_IRQHandler>:


void SWITCH2_INT_IRQHandler()
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_2_PIN);         /*  KEY0  */
 8002df8:	2010      	movs	r0, #16
 8002dfa:	f002 fab3 	bl	8005364 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_2_PIN);         /* HAL */
 8002dfe:	4b02      	ldr	r3, [pc, #8]	; (8002e08 <EXTI4_IRQHandler+0x14>)
 8002e00:	2210      	movs	r2, #16
 8002e02:	615a      	str	r2, [r3, #20]
}
 8002e04:	bf00      	nop
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40013c00 	.word	0x40013c00

08002e0c <EXTI15_10_IRQHandler>:


void SWITCH3_INT_IRQHandler()
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_3_PIN);         /*  KEY0  */
 8002e10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e14:	f002 faa6 	bl	8005364 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_3_PIN);         /* HAL */
 8002e18:	4b02      	ldr	r3, [pc, #8]	; (8002e24 <EXTI15_10_IRQHandler+0x18>)
 8002e1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e1e:	615a      	str	r2, [r3, #20]
}
 8002e20:	bf00      	nop
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40013c00 	.word	0x40013c00

08002e28 <EXTI9_5_IRQHandler>:

void THERMAL_COUPLING_IRQHandler()
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(THERMAL_COUPLING_INTERLOCK_PIN);         /*  KEY0  */
 8002e2c:	2020      	movs	r0, #32
 8002e2e:	f002 fa99 	bl	8005364 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(THERMAL_COUPLING_INTERLOCK_PIN);         /* HAL */
 8002e32:	4b02      	ldr	r3, [pc, #8]	; (8002e3c <EXTI9_5_IRQHandler+0x14>)
 8002e34:	2220      	movs	r2, #32
 8002e36:	615a      	str	r2, [r3, #20]
}
 8002e38:	bf00      	nop
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40013c00 	.word	0x40013c00

08002e40 <EXTI1_IRQHandler>:

void TEMPER_FLOW_IRQHandler()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(TEMPER_FLOW_INTERLOCK_PIN);         /*  KEY0  */
 8002e44:	2002      	movs	r0, #2
 8002e46:	f002 fa8d 	bl	8005364 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(TEMPER_FLOW_INTERLOCK_PIN);         /* HAL */
 8002e4a:	4b02      	ldr	r3, [pc, #8]	; (8002e54 <EXTI1_IRQHandler+0x14>)
 8002e4c:	2202      	movs	r2, #2
 8002e4e:	615a      	str	r2, [r3, #20]

}
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40013c00 	.word	0x40013c00

08002e58 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 8002e62:	88fb      	ldrh	r3, [r7, #6]
 8002e64:	2b20      	cmp	r3, #32
 8002e66:	dc47      	bgt.n	8002ef8 <HAL_GPIO_EXTI_Callback+0xa0>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	dd5d      	ble.n	8002f28 <HAL_GPIO_EXTI_Callback+0xd0>
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	2b1f      	cmp	r3, #31
 8002e70:	d85a      	bhi.n	8002f28 <HAL_GPIO_EXTI_Callback+0xd0>
 8002e72:	a201      	add	r2, pc, #4	; (adr r2, 8002e78 <HAL_GPIO_EXTI_Callback+0x20>)
 8002e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e78:	08002f01 	.word	0x08002f01
 8002e7c:	08002f21 	.word	0x08002f21
 8002e80:	08002f29 	.word	0x08002f29
 8002e84:	08002f29 	.word	0x08002f29
 8002e88:	08002f29 	.word	0x08002f29
 8002e8c:	08002f29 	.word	0x08002f29
 8002e90:	08002f29 	.word	0x08002f29
 8002e94:	08002f29 	.word	0x08002f29
 8002e98:	08002f29 	.word	0x08002f29
 8002e9c:	08002f29 	.word	0x08002f29
 8002ea0:	08002f29 	.word	0x08002f29
 8002ea4:	08002f29 	.word	0x08002f29
 8002ea8:	08002f29 	.word	0x08002f29
 8002eac:	08002f29 	.word	0x08002f29
 8002eb0:	08002f29 	.word	0x08002f29
 8002eb4:	08002f09 	.word	0x08002f09
 8002eb8:	08002f29 	.word	0x08002f29
 8002ebc:	08002f29 	.word	0x08002f29
 8002ec0:	08002f29 	.word	0x08002f29
 8002ec4:	08002f29 	.word	0x08002f29
 8002ec8:	08002f29 	.word	0x08002f29
 8002ecc:	08002f29 	.word	0x08002f29
 8002ed0:	08002f29 	.word	0x08002f29
 8002ed4:	08002f29 	.word	0x08002f29
 8002ed8:	08002f29 	.word	0x08002f29
 8002edc:	08002f29 	.word	0x08002f29
 8002ee0:	08002f29 	.word	0x08002f29
 8002ee4:	08002f29 	.word	0x08002f29
 8002ee8:	08002f29 	.word	0x08002f29
 8002eec:	08002f29 	.word	0x08002f29
 8002ef0:	08002f29 	.word	0x08002f29
 8002ef4:	08002f19 	.word	0x08002f19
 8002ef8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002efc:	d008      	beq.n	8002f10 <HAL_GPIO_EXTI_Callback+0xb8>

        case TEMPER_FLOW_INTERLOCK_PIN:
        	printf("Got Temper Flow interrupt\r\n");
			break;

        default : break;
 8002efe:	e013      	b.n	8002f28 <HAL_GPIO_EXTI_Callback+0xd0>
        	printf("Got EXTI1 interrupt\r\n");
 8002f00:	480c      	ldr	r0, [pc, #48]	; (8002f34 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002f02:	f015 fb7f 	bl	8018604 <puts>
            break;
 8002f06:	e010      	b.n	8002f2a <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got EXTI2 interrupt\r\n");
 8002f08:	480b      	ldr	r0, [pc, #44]	; (8002f38 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002f0a:	f015 fb7b 	bl	8018604 <puts>
            break;
 8002f0e:	e00c      	b.n	8002f2a <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got EXTI3 interrupt\r\n");
 8002f10:	480a      	ldr	r0, [pc, #40]	; (8002f3c <HAL_GPIO_EXTI_Callback+0xe4>)
 8002f12:	f015 fb77 	bl	8018604 <puts>
            break;
 8002f16:	e008      	b.n	8002f2a <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got Thermal Coupling interrupt\r\n");
 8002f18:	4809      	ldr	r0, [pc, #36]	; (8002f40 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002f1a:	f015 fb73 	bl	8018604 <puts>
			break;
 8002f1e:	e004      	b.n	8002f2a <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got Temper Flow interrupt\r\n");
 8002f20:	4808      	ldr	r0, [pc, #32]	; (8002f44 <HAL_GPIO_EXTI_Callback+0xec>)
 8002f22:	f015 fb6f 	bl	8018604 <puts>
			break;
 8002f26:	e000      	b.n	8002f2a <HAL_GPIO_EXTI_Callback+0xd2>
        default : break;
 8002f28:	bf00      	nop
    }
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	0801c6c8 	.word	0x0801c6c8
 8002f38:	0801c6e0 	.word	0x0801c6e0
 8002f3c:	0801c6f8 	.word	0x0801c6f8
 8002f40:	0801c710 	.word	0x0801c710
 8002f44:	0801c730 	.word	0x0801c730

08002f48 <init_input_io>:


void init_input_io(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b08a      	sub	sp, #40	; 0x28
 8002f4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_init_struct;                 /* GPIO */
	SWITCH1_GPIO_CLK_ENABLE();   				  	 /*  */
 8002f4e:	2300      	movs	r3, #0
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	4b50      	ldr	r3, [pc, #320]	; (8003094 <init_input_io+0x14c>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	4a4f      	ldr	r2, [pc, #316]	; (8003094 <init_input_io+0x14c>)
 8002f58:	f043 0304 	orr.w	r3, r3, #4
 8002f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f5e:	4b4d      	ldr	r3, [pc, #308]	; (8003094 <init_input_io+0x14c>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	613b      	str	r3, [r7, #16]
 8002f68:	693b      	ldr	r3, [r7, #16]
	SWITCH2_GPIO_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	4b49      	ldr	r3, [pc, #292]	; (8003094 <init_input_io+0x14c>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	4a48      	ldr	r2, [pc, #288]	; (8003094 <init_input_io+0x14c>)
 8002f74:	f043 0320 	orr.w	r3, r3, #32
 8002f78:	6313      	str	r3, [r2, #48]	; 0x30
 8002f7a:	4b46      	ldr	r3, [pc, #280]	; (8003094 <init_input_io+0x14c>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	f003 0320 	and.w	r3, r3, #32
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	68fb      	ldr	r3, [r7, #12]
	SWITCH3_GPIO_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	4b42      	ldr	r3, [pc, #264]	; (8003094 <init_input_io+0x14c>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	4a41      	ldr	r2, [pc, #260]	; (8003094 <init_input_io+0x14c>)
 8002f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f94:	6313      	str	r3, [r2, #48]	; 0x30
 8002f96:	4b3f      	ldr	r3, [pc, #252]	; (8003094 <init_input_io+0x14c>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
	TEMPER_FLOW_GPIO_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	607b      	str	r3, [r7, #4]
 8002fa6:	4b3b      	ldr	r3, [pc, #236]	; (8003094 <init_input_io+0x14c>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	4a3a      	ldr	r2, [pc, #232]	; (8003094 <init_input_io+0x14c>)
 8002fac:	f043 0302 	orr.w	r3, r3, #2
 8002fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb2:	4b38      	ldr	r3, [pc, #224]	; (8003094 <init_input_io+0x14c>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	607b      	str	r3, [r7, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
	THERMAL_COUPLING_GPIO_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	603b      	str	r3, [r7, #0]
 8002fc2:	4b34      	ldr	r3, [pc, #208]	; (8003094 <init_input_io+0x14c>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	4a33      	ldr	r2, [pc, #204]	; (8003094 <init_input_io+0x14c>)
 8002fc8:	f043 0320 	orr.w	r3, r3, #32
 8002fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fce:	4b31      	ldr	r3, [pc, #196]	; (8003094 <init_input_io+0x14c>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	f003 0320 	and.w	r3, r3, #32
 8002fd6:	603b      	str	r3, [r7, #0]
 8002fd8:	683b      	ldr	r3, [r7, #0]

	gpio_init_struct.Pin = OPTICAL_KEY_1_PIN;                /* 1 */
 8002fda:	2301      	movs	r3, #1
 8002fdc:	617b      	str	r3, [r7, #20]
	gpio_init_struct.Mode = GPIO_MODE_IT_FALLING;            /*  */
 8002fde:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002fe2:	61bb      	str	r3, [r7, #24]
	gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;            /*  */
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	623b      	str	r3, [r7, #32]
	gpio_init_struct.Pull = GPIO_PULLUP;     		   		 /*  */
 8002fe8:	2301      	movs	r3, #1
 8002fea:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(OPTICAL_KEY_1_PORT, &gpio_init_struct);    /* 1, */
 8002fec:	f107 0314 	add.w	r3, r7, #20
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4829      	ldr	r0, [pc, #164]	; (8003098 <init_input_io+0x150>)
 8002ff4:	f001 ffe6 	bl	8004fc4 <HAL_GPIO_Init>

	gpio_init_struct.Pin = OPTICAL_KEY_2_PIN;                /* 2 */
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(OPTICAL_KEY_2_PORT, &gpio_init_struct);    /* 2, */
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4619      	mov	r1, r3
 8003002:	4826      	ldr	r0, [pc, #152]	; (800309c <init_input_io+0x154>)
 8003004:	f001 ffde 	bl	8004fc4 <HAL_GPIO_Init>

	gpio_init_struct.Pin = OPTICAL_KEY_3_PIN;                /* 3 */
 8003008:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800300c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(OPTICAL_KEY_3_PORT, &gpio_init_struct);    /* 3, */
 800300e:	f107 0314 	add.w	r3, r7, #20
 8003012:	4619      	mov	r1, r3
 8003014:	4822      	ldr	r0, [pc, #136]	; (80030a0 <init_input_io+0x158>)
 8003016:	f001 ffd5 	bl	8004fc4 <HAL_GPIO_Init>

	/**/
	gpio_init_struct.Pin = THERMAL_COUPLING_INTERLOCK_PIN;                /* 2 */
 800301a:	2320      	movs	r3, #32
 800301c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(THERMAL_COUPLING_INTERLOCK_PORT, &gpio_init_struct);    /* 2, */
 800301e:	f107 0314 	add.w	r3, r7, #20
 8003022:	4619      	mov	r1, r3
 8003024:	481d      	ldr	r0, [pc, #116]	; (800309c <init_input_io+0x154>)
 8003026:	f001 ffcd 	bl	8004fc4 <HAL_GPIO_Init>


	/**/
	gpio_init_struct.Pin = TEMPER_FLOW_INTERLOCK_PIN;                /* 2 */
 800302a:	2302      	movs	r3, #2
 800302c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(TEMPER_FLOW_INTERLOCK_PORT, &gpio_init_struct);    /* 2, */
 800302e:	f107 0314 	add.w	r3, r7, #20
 8003032:	4619      	mov	r1, r3
 8003034:	481b      	ldr	r0, [pc, #108]	; (80030a4 <init_input_io+0x15c>)
 8003036:	f001 ffc5 	bl	8004fc4 <HAL_GPIO_Init>

	/**********************************************/
    HAL_NVIC_SetPriority(SWITCH1_INT_IRQn, 0, 0);               /* 00 */
 800303a:	2200      	movs	r2, #0
 800303c:	2100      	movs	r1, #0
 800303e:	2006      	movs	r0, #6
 8003040:	f001 fcf5 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH1_INT_IRQn);                       /* 0 */
 8003044:	2006      	movs	r0, #6
 8003046:	f001 fd0e 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SWITCH2_INT_IRQn, 0, 0);               /* 00 */
 800304a:	2200      	movs	r2, #0
 800304c:	2100      	movs	r1, #0
 800304e:	200a      	movs	r0, #10
 8003050:	f001 fced 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH2_INT_IRQn);                       /* 4 */
 8003054:	200a      	movs	r0, #10
 8003056:	f001 fd06 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SWITCH3_INT_IRQn, 0, 0);               /* 00 */
 800305a:	2200      	movs	r2, #0
 800305c:	2100      	movs	r1, #0
 800305e:	2028      	movs	r0, #40	; 0x28
 8003060:	f001 fce5 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH3_INT_IRQn);                       /* 15_10 */
 8003064:	2028      	movs	r0, #40	; 0x28
 8003066:	f001 fcfe 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TEMPER_FLOW_IRQn, 0, 0);               /* 00 */
 800306a:	2200      	movs	r2, #0
 800306c:	2100      	movs	r1, #0
 800306e:	2007      	movs	r0, #7
 8003070:	f001 fcdd 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TEMPER_FLOW_IRQn);                       /* 3 */
 8003074:	2007      	movs	r0, #7
 8003076:	f001 fcf6 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(THERMAL_COUPLING_IRQn, 0, 0);               /* 00 */
 800307a:	2200      	movs	r2, #0
 800307c:	2100      	movs	r1, #0
 800307e:	2017      	movs	r0, #23
 8003080:	f001 fcd5 	bl	8004a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(THERMAL_COUPLING_IRQn);                       /* 9_0 */
 8003084:	2017      	movs	r0, #23
 8003086:	f001 fcee 	bl	8004a66 <HAL_NVIC_EnableIRQ>
	/**********************************************/
}
 800308a:	bf00      	nop
 800308c:	3728      	adds	r7, #40	; 0x28
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800
 8003098:	40020800 	.word	0x40020800
 800309c:	40021400 	.word	0x40021400
 80030a0:	40021c00 	.word	0x40021c00
 80030a4:	40020400 	.word	0x40020400

080030a8 <init_photoelectric_switch>:


void init_photoelectric_switch()
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
	init_input_io();
 80030ac:	f7ff ff4c 	bl	8002f48 <init_input_io>
}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <pid_init>:
 * @brief       PID
 * @param       
 * @retval      
 */
void pid_init(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
    /**/
    g_location_pid.SetPoint = 0 /*(float)(50*PPM)*/;  /* Desired Value*/
 80030b8:	4b19      	ldr	r3, [pc, #100]	; (8003120 <pid_init+0x6c>)
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
    g_location_pid.ActualValue = 0.0;           /* */
 80030c0:	4b17      	ldr	r3, [pc, #92]	; (8003120 <pid_init+0x6c>)
 80030c2:	f04f 0200 	mov.w	r2, #0
 80030c6:	605a      	str	r2, [r3, #4]
    g_location_pid.SumError = 0.0;              /* */
 80030c8:	4b15      	ldr	r3, [pc, #84]	; (8003120 <pid_init+0x6c>)
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	609a      	str	r2, [r3, #8]
    g_location_pid.Error = 0.0;                 /* Error[1]*/
 80030d0:	4b13      	ldr	r3, [pc, #76]	; (8003120 <pid_init+0x6c>)
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
    g_location_pid.LastError = 0.0;             /* Error[-1]*/
 80030d8:	4b11      	ldr	r3, [pc, #68]	; (8003120 <pid_init+0x6c>)
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	61da      	str	r2, [r3, #28]
    g_location_pid.PrevError = 0.0;             /* Error[-2]*/
 80030e0:	4b0f      	ldr	r3, [pc, #60]	; (8003120 <pid_init+0x6c>)
 80030e2:	f04f 0200 	mov.w	r2, #0
 80030e6:	621a      	str	r2, [r3, #32]
    g_location_pid.Proportion = L_KP;           /*  Proportional Const*/
 80030e8:	4b0d      	ldr	r3, [pc, #52]	; (8003120 <pid_init+0x6c>)
 80030ea:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80030ee:	60da      	str	r2, [r3, #12]
    g_location_pid.Integral =   L_KI;             /*  Integral Const*/
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <pid_init+0x6c>)
 80030f2:	4a0c      	ldr	r2, [pc, #48]	; (8003124 <pid_init+0x70>)
 80030f4:	611a      	str	r2, [r3, #16]
    g_location_pid.Derivative = L_KD;           /*  Derivative Const*/
 80030f6:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <pid_init+0x6c>)
 80030f8:	f04f 0200 	mov.w	r2, #0
 80030fc:	615a      	str	r2, [r3, #20]
    g_location_pid.IngMax = 20;
 80030fe:	4b08      	ldr	r3, [pc, #32]	; (8003120 <pid_init+0x6c>)
 8003100:	4a09      	ldr	r2, [pc, #36]	; (8003128 <pid_init+0x74>)
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
    g_location_pid.IngMin = -20;
 8003104:	4b06      	ldr	r3, [pc, #24]	; (8003120 <pid_init+0x6c>)
 8003106:	4a09      	ldr	r2, [pc, #36]	; (800312c <pid_init+0x78>)
 8003108:	625a      	str	r2, [r3, #36]	; 0x24
    g_location_pid.OutMax = 50;                /*  */
 800310a:	4b05      	ldr	r3, [pc, #20]	; (8003120 <pid_init+0x6c>)
 800310c:	4a08      	ldr	r2, [pc, #32]	; (8003130 <pid_init+0x7c>)
 800310e:	631a      	str	r2, [r3, #48]	; 0x30
    g_location_pid.OutMin = -50;
 8003110:	4b03      	ldr	r3, [pc, #12]	; (8003120 <pid_init+0x6c>)
 8003112:	4a08      	ldr	r2, [pc, #32]	; (8003134 <pid_init+0x80>)
 8003114:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003116:	bf00      	nop
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	20000578 	.word	0x20000578
 8003124:	3d4ccccd 	.word	0x3d4ccccd
 8003128:	41a00000 	.word	0x41a00000
 800312c:	c1a00000 	.word	0xc1a00000
 8003130:	42480000 	.word	0x42480000
 8003134:	c2480000 	.word	0xc2480000

08003138 <increment_pid_ctrl>:
  * 
  *   
  *     
  */
int32_t increment_pid_ctrl(PID_TypeDef *PID,float Feedback_value)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	ed87 0a00 	vstr	s0, [r7]
     PID->Error = (float)(PID->SetPoint - Feedback_value);                  /*  */
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	ed93 7a00 	vldr	s14, [r3]
 800314a:	edd7 7a00 	vldr	s15, [r7]
 800314e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	edc3 7a06 	vstr	s15, [r3, #24]
#if INCR_LOCT_SELECT
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	ed93 7a03 	vldr	s14, [r3, #12]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	edd3 6a06 	vldr	s13, [r3, #24]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	edd3 7a07 	vldr	s15, [r3, #28]
 800316a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800316e:	ee27 7a27 	vmul.f32	s14, s14, s15
                        + (PID->Integral * PID->Error)                      /* E[k-1] */
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	edd3 6a04 	vldr	s13, [r3, #16]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	edd3 7a06 	vldr	s15, [r3, #24]
 800317e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003182:	ee37 7a27 	vadd.f32	s14, s14, s15
                        + (PID->Derivative * (PID->Error - 2 * PID->LastError + PID->PrevError)); /* E[k-2] */
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	edd3 6a05 	vldr	s13, [r3, #20]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	ed93 6a06 	vldr	s12, [r3, #24]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	edd3 7a07 	vldr	s15, [r3, #28]
 8003198:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800319c:	ee36 6a67 	vsub.f32	s12, s12, s15
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	edd3 7a08 	vldr	s15, [r3, #32]
 80031a6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80031aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ae:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80031b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	edc3 7a01 	vstr	s15, [r3, #4]
    PID->PrevError = PID->LastError;                                        /*  */
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69da      	ldr	r2, [r3, #28]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	621a      	str	r2, [r3, #32]
    PID->LastError = PID->Error;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699a      	ldr	r2, [r3, #24]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	61da      	str	r2, [r3, #28]
    PID->ActualValue = (PID->Proportion * PID->Error)                       /* E[k] */
                       + (PID->Integral * PID->SumError)                    /* E[k-1] */
                       + (PID->Derivative * (PID->Error - PID->LastError)); /* E[k-2] */
    PID->LastError = PID->Error;
#endif
    if(PID->ActualValue > PID->OutMax)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80031de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e6:	dd04      	ble.n	80031f2 <increment_pid_ctrl+0xba>
    {
        PID->ActualValue = PID->OutMax;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	605a      	str	r2, [r3, #4]
 80031f0:	e00e      	b.n	8003210 <increment_pid_ctrl+0xd8>
    }
    else if(PID->ActualValue < PID->OutMin)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	ed93 7a01 	vldr	s14, [r3, #4]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80031fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003206:	d503      	bpl.n	8003210 <increment_pid_ctrl+0xd8>
    {
        PID->ActualValue = PID->OutMin;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	605a      	str	r2, [r3, #4]

//    if( abs(PID->ActualValue) < 10)
//    {
//    	PID->ActualValue = 0;
//    }
    return ((int32_t)(PID->ActualValue));                                   /*  */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	edd3 7a01 	vldr	s15, [r3, #4]
 8003216:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800321a:	ee17 3a90 	vmov	r3, s15

}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
	...

0800322c <UART5_IRQHandler>:

uint8_t g_RS232_rx_buf[RS232_REC_LEN]; /* ,  RS232_REC_LEN . */
uint8_t g_RS232_rx_cnt = 0;            /*  */

void RS232_UX_IRQHandler(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
    uint8_t res;
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 8003232:	2300      	movs	r3, #0
 8003234:	607b      	str	r3, [r7, #4]
    if ((__HAL_UART_GET_FLAG(&g_rs232_handler, UART_FLAG_RXNE) != RESET)) /*  */
 8003236:	4b04      	ldr	r3, [pc, #16]	; (8003248 <UART5_IRQHandler+0x1c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
//        if (timeout > maxDelay)
//        {
//            break;
//        }
//    }
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	200005ac 	.word	0x200005ac

0800324c <rtc_write_bkr>:
 * @param       bkrx : ,:0~31
 * @param       data : ,32
 * @retval      
 */
void rtc_write_bkr(uint32_t bkrx, uint32_t data)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
    HAL_PWR_EnableBkUpAccess();     /*  */
 8003256:	f003 fe01 	bl	8006e5c <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&g_rtc_handle, bkrx, data);
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	6879      	ldr	r1, [r7, #4]
 800325e:	4803      	ldr	r0, [pc, #12]	; (800326c <rtc_write_bkr+0x20>)
 8003260:	f004 ff26 	bl	80080b0 <HAL_RTCEx_BKUPWrite>
}
 8003264:	bf00      	nop
 8003266:	3708      	adds	r7, #8
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	200005f0 	.word	0x200005f0

08003270 <rtc_read_bkr>:
 * @brief       RTCSRAM
 * @param       bkrx : ,:0~31
 * @retval      
 */
uint32_t rtc_read_bkr(uint32_t bkrx)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
    uint32_t temp = 0;
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
    temp = RTC_BASE + 0x50 + bkrx * 4;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8003282:	f603 2314 	addw	r3, r3, #2580	; 0xa14
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	60fb      	str	r3, [r7, #12]
    return (*(uint32_t *)temp); /*  */
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
	...

0800329c <rtc_set_time>:
 * @param       ampm        : AM/PM, 0=AM/24H; 1=PM/12H;
 * @retval      0,
 *              1,
 */
HAL_StatusTypeDef rtc_set_time(uint8_t hour, uint8_t min, uint8_t sec, uint8_t ampm)
{
 800329c:	b590      	push	{r4, r7, lr}
 800329e:	b089      	sub	sp, #36	; 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	4604      	mov	r4, r0
 80032a4:	4608      	mov	r0, r1
 80032a6:	4611      	mov	r1, r2
 80032a8:	461a      	mov	r2, r3
 80032aa:	4623      	mov	r3, r4
 80032ac:	71fb      	strb	r3, [r7, #7]
 80032ae:	4603      	mov	r3, r0
 80032b0:	71bb      	strb	r3, [r7, #6]
 80032b2:	460b      	mov	r3, r1
 80032b4:	717b      	strb	r3, [r7, #5]
 80032b6:	4613      	mov	r3, r2
 80032b8:	713b      	strb	r3, [r7, #4]
    RTC_TimeTypeDef rtc_time_handle;

    rtc_time_handle.Hours = hour;
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	733b      	strb	r3, [r7, #12]
    rtc_time_handle.Minutes = min;
 80032be:	79bb      	ldrb	r3, [r7, #6]
 80032c0:	737b      	strb	r3, [r7, #13]
    rtc_time_handle.Seconds = sec;
 80032c2:	797b      	ldrb	r3, [r7, #5]
 80032c4:	73bb      	strb	r3, [r7, #14]
    rtc_time_handle.TimeFormat = ampm;
 80032c6:	793b      	ldrb	r3, [r7, #4]
 80032c8:	73fb      	strb	r3, [r7, #15]
    rtc_time_handle.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61bb      	str	r3, [r7, #24]
    rtc_time_handle.StoreOperation = RTC_STOREOPERATION_RESET;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61fb      	str	r3, [r7, #28]
    return HAL_RTC_SetTime(&g_rtc_handle, &rtc_time_handle, RTC_FORMAT_BIN);
 80032d2:	f107 030c 	add.w	r3, r7, #12
 80032d6:	2200      	movs	r2, #0
 80032d8:	4619      	mov	r1, r3
 80032da:	4804      	ldr	r0, [pc, #16]	; (80032ec <rtc_set_time+0x50>)
 80032dc:	f004 fbdd 	bl	8007a9a <HAL_RTC_SetTime>
 80032e0:	4603      	mov	r3, r0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3724      	adds	r7, #36	; 0x24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd90      	pop	{r4, r7, pc}
 80032ea:	bf00      	nop
 80032ec:	200005f0 	.word	0x200005f0

080032f0 <rtc_set_date>:
 * @param       week            : (1~7,0,!)
 * @retval      0,
 *              1,
 */
HAL_StatusTypeDef rtc_set_date(uint8_t year, uint8_t month, uint8_t date, uint8_t week)
{
 80032f0:	b590      	push	{r4, r7, lr}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4604      	mov	r4, r0
 80032f8:	4608      	mov	r0, r1
 80032fa:	4611      	mov	r1, r2
 80032fc:	461a      	mov	r2, r3
 80032fe:	4623      	mov	r3, r4
 8003300:	71fb      	strb	r3, [r7, #7]
 8003302:	4603      	mov	r3, r0
 8003304:	71bb      	strb	r3, [r7, #6]
 8003306:	460b      	mov	r3, r1
 8003308:	717b      	strb	r3, [r7, #5]
 800330a:	4613      	mov	r3, r2
 800330c:	713b      	strb	r3, [r7, #4]
    RTC_DateTypeDef rtc_date_handle;

    rtc_date_handle.Date = date;
 800330e:	797b      	ldrb	r3, [r7, #5]
 8003310:	73bb      	strb	r3, [r7, #14]
    rtc_date_handle.Month = month;
 8003312:	79bb      	ldrb	r3, [r7, #6]
 8003314:	737b      	strb	r3, [r7, #13]
    rtc_date_handle.WeekDay = week;
 8003316:	793b      	ldrb	r3, [r7, #4]
 8003318:	733b      	strb	r3, [r7, #12]
    rtc_date_handle.Year = year;
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	73fb      	strb	r3, [r7, #15]
    return HAL_RTC_SetDate(&g_rtc_handle, &rtc_date_handle, RTC_FORMAT_BIN);
 800331e:	f107 030c 	add.w	r3, r7, #12
 8003322:	2200      	movs	r2, #0
 8003324:	4619      	mov	r1, r3
 8003326:	4804      	ldr	r0, [pc, #16]	; (8003338 <rtc_set_date+0x48>)
 8003328:	f004 fcd2 	bl	8007cd0 <HAL_RTC_SetDate>
 800332c:	4603      	mov	r3, r0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	bd90      	pop	{r4, r7, pc}
 8003336:	bf00      	nop
 8003338:	200005f0 	.word	0x200005f0

0800333c <rtc_get_time>:
 * @param       *hour,*min,*sec : ,,
 * @param       *ampm           : AM/PM,0=AM/24H,1=PM.
 * @retval      
 */
void rtc_get_time(uint8_t *hour, uint8_t *min, uint8_t *sec, uint8_t *ampm)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b08a      	sub	sp, #40	; 0x28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
    RTC_TimeTypeDef rtc_time_handle;

    HAL_RTC_GetTime(&g_rtc_handle, &rtc_time_handle, RTC_FORMAT_BIN);
 800334a:	f107 0314 	add.w	r3, r7, #20
 800334e:	2200      	movs	r2, #0
 8003350:	4619      	mov	r1, r3
 8003352:	4809      	ldr	r0, [pc, #36]	; (8003378 <rtc_get_time+0x3c>)
 8003354:	f004 fc5e 	bl	8007c14 <HAL_RTC_GetTime>

    *hour = rtc_time_handle.Hours;
 8003358:	7d3a      	ldrb	r2, [r7, #20]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	701a      	strb	r2, [r3, #0]
    *min = rtc_time_handle.Minutes;
 800335e:	7d7a      	ldrb	r2, [r7, #21]
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	701a      	strb	r2, [r3, #0]
    *sec = rtc_time_handle.Seconds;
 8003364:	7dba      	ldrb	r2, [r7, #22]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	701a      	strb	r2, [r3, #0]
    *ampm = rtc_time_handle.TimeFormat;
 800336a:	7dfa      	ldrb	r2, [r7, #23]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	701a      	strb	r2, [r3, #0]

    //printf("Output time min and second is %d:%d\r\n", *min, *sec);
}
 8003370:	bf00      	nop
 8003372:	3728      	adds	r7, #40	; 0x28
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	200005f0 	.word	0x200005f0

0800337c <rtc_get_date>:
 * @param       *year,*mon,*date: ,,
 * @param       *week           : 
 * @retval      
 */
void rtc_get_date(uint8_t *year, uint8_t *month, uint8_t *date, uint8_t *week)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
 8003388:	603b      	str	r3, [r7, #0]
    RTC_DateTypeDef rtc_date_handle;

    HAL_RTC_GetDate(&g_rtc_handle, &rtc_date_handle, RTC_FORMAT_BIN);
 800338a:	f107 0314 	add.w	r3, r7, #20
 800338e:	2200      	movs	r2, #0
 8003390:	4619      	mov	r1, r3
 8003392:	4809      	ldr	r0, [pc, #36]	; (80033b8 <rtc_get_date+0x3c>)
 8003394:	f004 fd43 	bl	8007e1e <HAL_RTC_GetDate>

    *year = rtc_date_handle.Year;
 8003398:	7dfa      	ldrb	r2, [r7, #23]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	701a      	strb	r2, [r3, #0]
    *month = rtc_date_handle.Month;
 800339e:	7d7a      	ldrb	r2, [r7, #21]
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	701a      	strb	r2, [r3, #0]
    *date = rtc_date_handle.Date;
 80033a4:	7dba      	ldrb	r2, [r7, #22]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	701a      	strb	r2, [r3, #0]
    *week = rtc_date_handle.WeekDay;
 80033aa:	7d3a      	ldrb	r2, [r7, #20]
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	701a      	strb	r2, [r3, #0]
}
 80033b0:	bf00      	nop
 80033b2:	3718      	adds	r7, #24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	200005f0 	.word	0x200005f0

080033bc <rtc_init>:
 * @param       
 * @retval      0,
 *              1,
 */
uint8_t rtc_init(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
    uint16_t bkpflag = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	80fb      	strh	r3, [r7, #6]
    g_rtc_handle.Instance = RTC;
 80033c6:	4b1e      	ldr	r3, [pc, #120]	; (8003440 <rtc_init+0x84>)
 80033c8:	4a1e      	ldr	r2, [pc, #120]	; (8003444 <rtc_init+0x88>)
 80033ca:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;   /* RTC24 */
 80033cc:	4b1c      	ldr	r3, [pc, #112]	; (8003440 <rtc_init+0x84>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 0x7F;              /* RTC(1~0x7F) */
 80033d2:	4b1b      	ldr	r3, [pc, #108]	; (8003440 <rtc_init+0x84>)
 80033d4:	227f      	movs	r2, #127	; 0x7f
 80033d6:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 0xFF;               /* RTC(0~0x7FFF) */
 80033d8:	4b19      	ldr	r3, [pc, #100]	; (8003440 <rtc_init+0x84>)
 80033da:	22ff      	movs	r2, #255	; 0xff
 80033dc:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 80033de:	4b18      	ldr	r3, [pc, #96]	; (8003440 <rtc_init+0x84>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80033e4:	4b16      	ldr	r3, [pc, #88]	; (8003440 <rtc_init+0x84>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80033ea:	4b15      	ldr	r3, [pc, #84]	; (8003440 <rtc_init+0x84>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	619a      	str	r2, [r3, #24]

    /*  */
    bkpflag = rtc_read_bkr(RTC_BKP_DR0);                /* BKP0 */
 80033f0:	2000      	movs	r0, #0
 80033f2:	f7ff ff3d 	bl	8003270 <rtc_read_bkr>
 80033f6:	4603      	mov	r3, r0
 80033f8:	80fb      	strh	r3, [r7, #6]

    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK)
 80033fa:	4811      	ldr	r0, [pc, #68]	; (8003440 <rtc_init+0x84>)
 80033fc:	f004 fabc 	bl	8007978 <HAL_RTC_Init>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <rtc_init+0x4e>
    {
        return 1;
 8003406:	2301      	movs	r3, #1
 8003408:	e016      	b.n	8003438 <rtc_init+0x7c>
    }

    if ((bkpflag != 0x5050) && (bkpflag != 0x5051))     /* ,  */
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	f245 0250 	movw	r2, #20560	; 0x5050
 8003410:	4293      	cmp	r3, r2
 8003412:	d010      	beq.n	8003436 <rtc_init+0x7a>
 8003414:	88fb      	ldrh	r3, [r7, #6]
 8003416:	f245 0251 	movw	r2, #20561	; 0x5051
 800341a:	4293      	cmp	r3, r2
 800341c:	d00b      	beq.n	8003436 <rtc_init+0x7a>
    {
        rtc_set_time(23, 59, 56, RTC_HOURFORMAT12_AM);  /* ,  */
 800341e:	2300      	movs	r3, #0
 8003420:	2238      	movs	r2, #56	; 0x38
 8003422:	213b      	movs	r1, #59	; 0x3b
 8003424:	2017      	movs	r0, #23
 8003426:	f7ff ff39 	bl	800329c <rtc_set_time>
        rtc_set_date(20, 1, 13, 7);                     /*  */
 800342a:	2307      	movs	r3, #7
 800342c:	220d      	movs	r2, #13
 800342e:	2101      	movs	r1, #1
 8003430:	2014      	movs	r0, #20
 8003432:	f7ff ff5d 	bl	80032f0 <rtc_set_date>
    }
    return 0;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	200005f0 	.word	0x200005f0
 8003444:	40002800 	.word	0x40002800

08003448 <HAL_RTC_MspInit>:
 * @param       hrtc:RTC
 * @note        HAL_RTC_Init()
 * @retval      
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b094      	sub	sp, #80	; 0x50
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
    uint16_t retry = 200;
 8003450:	23c8      	movs	r3, #200	; 0xc8
 8003452:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    RCC_OscInitTypeDef rcc_osc_init_handle;
    RCC_PeriphCLKInitTypeDef rcc_periphclk_init_handle;

    __HAL_RCC_RTC_ENABLE();     /* RTC */
 8003456:	4b36      	ldr	r3, [pc, #216]	; (8003530 <HAL_RTC_MspInit+0xe8>)
 8003458:	2201      	movs	r2, #1
 800345a:	601a      	str	r2, [r3, #0]
    HAL_PWR_EnableBkUpAccess(); /*  */
 800345c:	f003 fcfe 	bl	8006e5c <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_PWR_CLK_ENABLE(); /* PWR */
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	4b33      	ldr	r3, [pc, #204]	; (8003534 <HAL_RTC_MspInit+0xec>)
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4a32      	ldr	r2, [pc, #200]	; (8003534 <HAL_RTC_MspInit+0xec>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346e:	6413      	str	r3, [r2, #64]	; 0x40
 8003470:	4b30      	ldr	r3, [pc, #192]	; (8003534 <HAL_RTC_MspInit+0xec>)
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	68bb      	ldr	r3, [r7, #8]

    /* LSE */
    RCC->BDCR |= 1 << 0;        /* LSE */
 800347c:	4b2d      	ldr	r3, [pc, #180]	; (8003534 <HAL_RTC_MspInit+0xec>)
 800347e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003480:	4a2c      	ldr	r2, [pc, #176]	; (8003534 <HAL_RTC_MspInit+0xec>)
 8003482:	f043 0301 	orr.w	r3, r3, #1
 8003486:	6713      	str	r3, [r2, #112]	; 0x70

    while (retry && ((RCC->BDCR & 0x02) == 0))  /* LSE */
 8003488:	e007      	b.n	800349a <HAL_RTC_MspInit+0x52>
    {
        retry--;
 800348a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800348e:	3b01      	subs	r3, #1
 8003490:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        delay_ms(5);
 8003494:	2005      	movs	r0, #5
 8003496:	f008 f81d 	bl	800b4d4 <delay_ms>
    while (retry && ((RCC->BDCR & 0x02) == 0))  /* LSE */
 800349a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d005      	beq.n	80034ae <HAL_RTC_MspInit+0x66>
 80034a2:	4b24      	ldr	r3, [pc, #144]	; (8003534 <HAL_RTC_MspInit+0xec>)
 80034a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0ed      	beq.n	800348a <HAL_RTC_MspInit+0x42>
    }

    if (retry == 0)     /* LSE LSI */
 80034ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d11a      	bne.n	80034ec <HAL_RTC_MspInit+0xa4>
    {
        rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_LSI;        /*  */
 80034b6:	2308      	movs	r3, #8
 80034b8:	61fb      	str	r3, [r7, #28]
        rcc_osc_init_handle.PLL.PLLState = RCC_PLL_NONE;                    /* PLL */
 80034ba:	2300      	movs	r3, #0
 80034bc:	637b      	str	r3, [r7, #52]	; 0x34
        rcc_osc_init_handle.LSIState = RCC_LSI_ON;                          /* LSI: */
 80034be:	2301      	movs	r3, #1
 80034c0:	633b      	str	r3, [r7, #48]	; 0x30
        HAL_RCC_OscConfig(&rcc_osc_init_handle);                            /* rcc_oscinitstruct */
 80034c2:	f107 031c 	add.w	r3, r7, #28
 80034c6:	4618      	mov	r0, r3
 80034c8:	f003 fcdc 	bl	8006e84 <HAL_RCC_OscConfig>

        rcc_periphclk_init_handle.PeriphClockSelection = RCC_PERIPHCLK_RTC; /*  RTC */
 80034cc:	2302      	movs	r3, #2
 80034ce:	60fb      	str	r3, [r7, #12]
        rcc_periphclk_init_handle.RTCClockSelection = RCC_RTCCLKSOURCE_LSI; /* RTCLSI */
 80034d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034d4:	61bb      	str	r3, [r7, #24]
        HAL_RCCEx_PeriphCLKConfig(&rcc_periphclk_init_handle);              /* rcc_periphclkinitstruct */
 80034d6:	f107 030c 	add.w	r3, r7, #12
 80034da:	4618      	mov	r0, r3
 80034dc:	f004 f96a 	bl	80077b4 <HAL_RCCEx_PeriphCLKConfig>
        rtc_write_bkr(0, 0x5051);
 80034e0:	f245 0151 	movw	r1, #20561	; 0x5051
 80034e4:	2000      	movs	r0, #0
 80034e6:	f7ff feb1 	bl	800324c <rtc_write_bkr>
 80034ea:	e019      	b.n	8003520 <HAL_RTC_MspInit+0xd8>
    }
    else
    {
        rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_LSE;        /*  */
 80034ec:	2304      	movs	r3, #4
 80034ee:	61fb      	str	r3, [r7, #28]
        rcc_osc_init_handle.PLL.PLLState = RCC_PLL_NONE;                    /* PLL */
 80034f0:	2300      	movs	r3, #0
 80034f2:	637b      	str	r3, [r7, #52]	; 0x34
        rcc_osc_init_handle.LSEState = RCC_LSE_ON;                          /* LSE: */
 80034f4:	2301      	movs	r3, #1
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_RCC_OscConfig(&rcc_osc_init_handle);                            /* rcc_oscinitstruct */
 80034f8:	f107 031c 	add.w	r3, r7, #28
 80034fc:	4618      	mov	r0, r3
 80034fe:	f003 fcc1 	bl	8006e84 <HAL_RCC_OscConfig>

        rcc_periphclk_init_handle.PeriphClockSelection = RCC_PERIPHCLK_RTC; /* RTC */
 8003502:	2302      	movs	r3, #2
 8003504:	60fb      	str	r3, [r7, #12]
        rcc_periphclk_init_handle.RTCClockSelection = RCC_RTCCLKSOURCE_LSE; /* RTCLSE */
 8003506:	f44f 7380 	mov.w	r3, #256	; 0x100
 800350a:	61bb      	str	r3, [r7, #24]
        HAL_RCCEx_PeriphCLKConfig(&rcc_periphclk_init_handle);              /* rcc_periphclkinitstruct */
 800350c:	f107 030c 	add.w	r3, r7, #12
 8003510:	4618      	mov	r0, r3
 8003512:	f004 f94f 	bl	80077b4 <HAL_RCCEx_PeriphCLKConfig>
        rtc_write_bkr(0, 0x5050);
 8003516:	f245 0150 	movw	r1, #20560	; 0x5050
 800351a:	2000      	movs	r0, #0
 800351c:	f7ff fe96 	bl	800324c <rtc_write_bkr>
    }

    __HAL_RCC_RTC_ENABLE(); /* RTC */
 8003520:	4b03      	ldr	r3, [pc, #12]	; (8003530 <HAL_RTC_MspInit+0xe8>)
 8003522:	2201      	movs	r2, #1
 8003524:	601a      	str	r2, [r3, #0]
}
 8003526:	bf00      	nop
 8003528:	3750      	adds	r7, #80	; 0x50
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	42470e3c 	.word	0x42470e3c
 8003534:	40023800 	.word	0x40023800

08003538 <RTC_Alarm_IRQHandler>:
 * @breif       RTC
 * @param       
 * @retval      
 */
void RTC_Alarm_IRQHandler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
    HAL_RTC_AlarmIRQHandler(&g_rtc_handle);
 800353c:	4802      	ldr	r0, [pc, #8]	; (8003548 <RTC_Alarm_IRQHandler+0x10>)
 800353e:	f004 fcbd 	bl	8007ebc <HAL_RTC_AlarmIRQHandler>
}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200005f0 	.word	0x200005f0

0800354c <HAL_RTC_AlarmAEventCallback>:
 * @breif       RTCA
 * @param       hrtc:RTC
 * @retval      
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
    printf("ALARM A!\r\n");
 8003554:	4803      	ldr	r0, [pc, #12]	; (8003564 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003556:	f015 f855 	bl	8018604 <puts>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	0801c74c 	.word	0x0801c74c

08003568 <RTC_WKUP_IRQHandler>:
 * @breif       RTC WAKE UP
 * @param       
 * @retval      
 */
void RTC_WKUP_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
    HAL_RTCEx_WakeUpTimerIRQHandler(&g_rtc_handle);
 800356c:	4802      	ldr	r0, [pc, #8]	; (8003578 <RTC_WKUP_IRQHandler+0x10>)
 800356e:	f004 fd7b 	bl	8008068 <HAL_RTCEx_WakeUpTimerIRQHandler>
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	200005f0 	.word	0x200005f0

0800357c <HAL_RTCEx_WakeUpTimerEventCallback>:
 * @breif       RTC WAKE UP
 * @param       hrtc : RTC
 * @retval      
 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
    LED1_TOGGLE();
 8003584:	2102      	movs	r1, #2
 8003586:	4803      	ldr	r0, [pc, #12]	; (8003594 <HAL_RTCEx_WakeUpTimerEventCallback+0x18>)
 8003588:	f001 fed1 	bl	800532e <HAL_GPIO_TogglePin>
}
 800358c:	bf00      	nop
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40021000 	.word	0x40021000

08003598 <stepper_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void stepper_init(uint16_t arr, uint16_t psc)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b090      	sub	sp, #64	; 0x40
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	460a      	mov	r2, r1
 80035a2:	80fb      	strh	r3, [r7, #6]
 80035a4:	4613      	mov	r3, r2
 80035a6:	80bb      	strh	r3, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;

    STEPPER_DIR1_GPIO_CLK_ENABLE();                                 /* DIR1 */
 80035a8:	2300      	movs	r3, #0
 80035aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80035ac:	4b61      	ldr	r3, [pc, #388]	; (8003734 <stepper_init+0x19c>)
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	4a60      	ldr	r2, [pc, #384]	; (8003734 <stepper_init+0x19c>)
 80035b2:	f043 0320 	orr.w	r3, r3, #32
 80035b6:	6313      	str	r3, [r2, #48]	; 0x30
 80035b8:	4b5e      	ldr	r3, [pc, #376]	; (8003734 <stepper_init+0x19c>)
 80035ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035bc:	f003 0320 	and.w	r3, r3, #32
 80035c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80035c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    STEPPER_DIR2_GPIO_CLK_ENABLE();                                 /* DIR2 */
 80035c4:	2300      	movs	r3, #0
 80035c6:	627b      	str	r3, [r7, #36]	; 0x24
 80035c8:	4b5a      	ldr	r3, [pc, #360]	; (8003734 <stepper_init+0x19c>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035cc:	4a59      	ldr	r2, [pc, #356]	; (8003734 <stepper_init+0x19c>)
 80035ce:	f043 0320 	orr.w	r3, r3, #32
 80035d2:	6313      	str	r3, [r2, #48]	; 0x30
 80035d4:	4b57      	ldr	r3, [pc, #348]	; (8003734 <stepper_init+0x19c>)
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	f003 0320 	and.w	r3, r3, #32
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    STEPPER_DIR3_GPIO_CLK_ENABLE();                                 /* DIR3 */
 80035e0:	2300      	movs	r3, #0
 80035e2:	623b      	str	r3, [r7, #32]
 80035e4:	4b53      	ldr	r3, [pc, #332]	; (8003734 <stepper_init+0x19c>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	4a52      	ldr	r2, [pc, #328]	; (8003734 <stepper_init+0x19c>)
 80035ea:	f043 0302 	orr.w	r3, r3, #2
 80035ee:	6313      	str	r3, [r2, #48]	; 0x30
 80035f0:	4b50      	ldr	r3, [pc, #320]	; (8003734 <stepper_init+0x19c>)
 80035f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	623b      	str	r3, [r7, #32]
 80035fa:	6a3b      	ldr	r3, [r7, #32]
    STEPPER_DIR4_GPIO_CLK_ENABLE();                                 /* DIR4 */
 80035fc:	2300      	movs	r3, #0
 80035fe:	61fb      	str	r3, [r7, #28]
 8003600:	4b4c      	ldr	r3, [pc, #304]	; (8003734 <stepper_init+0x19c>)
 8003602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003604:	4a4b      	ldr	r2, [pc, #300]	; (8003734 <stepper_init+0x19c>)
 8003606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800360a:	6313      	str	r3, [r2, #48]	; 0x30
 800360c:	4b49      	ldr	r3, [pc, #292]	; (8003734 <stepper_init+0x19c>)
 800360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	69fb      	ldr	r3, [r7, #28]
            
    STEPPER_EN1_GPIO_CLK_ENABLE();                                  /* EN1 */
 8003618:	2300      	movs	r3, #0
 800361a:	61bb      	str	r3, [r7, #24]
 800361c:	4b45      	ldr	r3, [pc, #276]	; (8003734 <stepper_init+0x19c>)
 800361e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003620:	4a44      	ldr	r2, [pc, #272]	; (8003734 <stepper_init+0x19c>)
 8003622:	f043 0320 	orr.w	r3, r3, #32
 8003626:	6313      	str	r3, [r2, #48]	; 0x30
 8003628:	4b42      	ldr	r3, [pc, #264]	; (8003734 <stepper_init+0x19c>)
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	f003 0320 	and.w	r3, r3, #32
 8003630:	61bb      	str	r3, [r7, #24]
 8003632:	69bb      	ldr	r3, [r7, #24]
    STEPPER_EN2_GPIO_CLK_ENABLE();                                  /* EN2 */
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	4b3e      	ldr	r3, [pc, #248]	; (8003734 <stepper_init+0x19c>)
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	4a3d      	ldr	r2, [pc, #244]	; (8003734 <stepper_init+0x19c>)
 800363e:	f043 0320 	orr.w	r3, r3, #32
 8003642:	6313      	str	r3, [r2, #48]	; 0x30
 8003644:	4b3b      	ldr	r3, [pc, #236]	; (8003734 <stepper_init+0x19c>)
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	617b      	str	r3, [r7, #20]
 800364e:	697b      	ldr	r3, [r7, #20]
    STEPPER_EN3_GPIO_CLK_ENABLE();                                  /* EN3 */
 8003650:	2300      	movs	r3, #0
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	4b37      	ldr	r3, [pc, #220]	; (8003734 <stepper_init+0x19c>)
 8003656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003658:	4a36      	ldr	r2, [pc, #216]	; (8003734 <stepper_init+0x19c>)
 800365a:	f043 0320 	orr.w	r3, r3, #32
 800365e:	6313      	str	r3, [r2, #48]	; 0x30
 8003660:	4b34      	ldr	r3, [pc, #208]	; (8003734 <stepper_init+0x19c>)
 8003662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003664:	f003 0320 	and.w	r3, r3, #32
 8003668:	613b      	str	r3, [r7, #16]
 800366a:	693b      	ldr	r3, [r7, #16]
    STEPPER_EN4_GPIO_CLK_ENABLE();                                  /* EN4 */
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	4b30      	ldr	r3, [pc, #192]	; (8003734 <stepper_init+0x19c>)
 8003672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003674:	4a2f      	ldr	r2, [pc, #188]	; (8003734 <stepper_init+0x19c>)
 8003676:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800367a:	6313      	str	r3, [r2, #48]	; 0x30
 800367c:	4b2d      	ldr	r3, [pc, #180]	; (8003734 <stepper_init+0x19c>)
 800367e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003684:	60fb      	str	r3, [r7, #12]
 8003686:	68fb      	ldr	r3, [r7, #12]
    

    gpio_init_struct.Pin = STEPPER_DIR1_GPIO_PIN;                   /* DIR1 */
 8003688:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800368c:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;                    /*  */
 800368e:	2301      	movs	r3, #1
 8003690:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_struct.Pull = GPIO_PULLDOWN;                          /*  */
 8003692:	2302      	movs	r3, #2
 8003694:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                   /*  */
 8003696:	2300      	movs	r3, #0
 8003698:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(STEPPER_DIR1_GPIO_PORT, &gpio_init_struct);       /* DIR1 */
 800369a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800369e:	4619      	mov	r1, r3
 80036a0:	4825      	ldr	r0, [pc, #148]	; (8003738 <stepper_init+0x1a0>)
 80036a2:	f001 fc8f 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR2_GPIO_PIN;                   /* DIR2 */
 80036a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR2_GPIO_PORT, &gpio_init_struct);       /* DIR2 */
 80036ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036b0:	4619      	mov	r1, r3
 80036b2:	4821      	ldr	r0, [pc, #132]	; (8003738 <stepper_init+0x1a0>)
 80036b4:	f001 fc86 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR3_GPIO_PIN;                   /* DIR3 */
 80036b8:	2304      	movs	r3, #4
 80036ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR3_GPIO_PORT, &gpio_init_struct);       /* DIR3 */
 80036bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036c0:	4619      	mov	r1, r3
 80036c2:	481e      	ldr	r0, [pc, #120]	; (800373c <stepper_init+0x1a4>)
 80036c4:	f001 fc7e 	bl	8004fc4 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR4_GPIO_PIN;                   /* DIR4 */
 80036c8:	2304      	movs	r3, #4
 80036ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR4_GPIO_PORT, &gpio_init_struct);       /* DIR4 */
 80036cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036d0:	4619      	mov	r1, r3
 80036d2:	481b      	ldr	r0, [pc, #108]	; (8003740 <stepper_init+0x1a8>)
 80036d4:	f001 fc76 	bl	8004fc4 <HAL_GPIO_Init>
    
    /*      */
    
    gpio_init_struct.Pin = STEPPER_EN1_GPIO_PIN;                    /* EN1 */
 80036d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN1_GPIO_PORT, &gpio_init_struct);        /* EN1 */
 80036de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036e2:	4619      	mov	r1, r3
 80036e4:	4814      	ldr	r0, [pc, #80]	; (8003738 <stepper_init+0x1a0>)
 80036e6:	f001 fc6d 	bl	8004fc4 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN2_GPIO_PIN;                    /* EN2 */
 80036ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN2_GPIO_PORT, &gpio_init_struct);        /* EN2 */
 80036f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036f4:	4619      	mov	r1, r3
 80036f6:	4810      	ldr	r0, [pc, #64]	; (8003738 <stepper_init+0x1a0>)
 80036f8:	f001 fc64 	bl	8004fc4 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN3_GPIO_PIN;                    /* EN3 */
 80036fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN3_GPIO_PORT, &gpio_init_struct);        /* EN3 */
 8003702:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003706:	4619      	mov	r1, r3
 8003708:	480b      	ldr	r0, [pc, #44]	; (8003738 <stepper_init+0x1a0>)
 800370a:	f001 fc5b 	bl	8004fc4 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN4_GPIO_PIN;                    /* EN4 */
 800370e:	2308      	movs	r3, #8
 8003710:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN4_GPIO_PORT, &gpio_init_struct);        /* EN4 */
 8003712:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003716:	4619      	mov	r1, r3
 8003718:	4809      	ldr	r0, [pc, #36]	; (8003740 <stepper_init+0x1a8>)
 800371a:	f001 fc53 	bl	8004fc4 <HAL_GPIO_Init>
    
    atim_timx_oc_chy_init(arr, psc);                                /* PUL */
 800371e:	88ba      	ldrh	r2, [r7, #4]
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	4611      	mov	r1, r2
 8003724:	4618      	mov	r0, r3
 8003726:	f000 fae7 	bl	8003cf8 <atim_timx_oc_chy_init>
}
 800372a:	bf00      	nop
 800372c:	3740      	adds	r7, #64	; 0x40
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023800 	.word	0x40023800
 8003738:	40021400 	.word	0x40021400
 800373c:	40020400 	.word	0x40020400
 8003740:	40021c00 	.word	0x40021c00

08003744 <stepper_stop>:
 * @brief       
 * @param       motor_num: 
 * @retval      
 */
void stepper_stop(uint8_t motor_num)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	71fb      	strb	r3, [r7, #7]
    switch(motor_num)
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	3b01      	subs	r3, #1
 8003752:	2b03      	cmp	r3, #3
 8003754:	d85e      	bhi.n	8003814 <stepper_stop+0xd0>
 8003756:	a201      	add	r2, pc, #4	; (adr r2, 800375c <stepper_stop+0x18>)
 8003758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375c:	0800376d 	.word	0x0800376d
 8003760:	08003797 	.word	0x08003797
 8003764:	080037c1 	.word	0x080037c1
 8003768:	080037eb 	.word	0x080037eb
    {
        case STEPPER_MOTOR_1 :
        {
            /* PWM */
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 800376c:	4b30      	ldr	r3, [pc, #192]	; (8003830 <stepper_stop+0xec>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b60      	cmp	r3, #96	; 0x60
 8003772:	d003      	beq.n	800377c <stepper_stop+0x38>
 8003774:	4b2e      	ldr	r3, [pc, #184]	; (8003830 <stepper_stop+0xec>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b70      	cmp	r3, #112	; 0x70
 800377a:	d103      	bne.n	8003784 <stepper_stop+0x40>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 800377c:	2100      	movs	r1, #0
 800377e:	482d      	ldr	r0, [pc, #180]	; (8003834 <stepper_stop+0xf0>)
 8003780:	f005 f806 	bl	8008790 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003784:	4b2a      	ldr	r3, [pc, #168]	; (8003830 <stepper_stop+0xec>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b30      	cmp	r3, #48	; 0x30
 800378a:	d145      	bne.n	8003818 <stepper_stop+0xd4>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 800378c:	2100      	movs	r1, #0
 800378e:	4829      	ldr	r0, [pc, #164]	; (8003834 <stepper_stop+0xf0>)
 8003790:	f004 ff40 	bl	8008614 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8003794:	e040      	b.n	8003818 <stepper_stop+0xd4>
        }
        case STEPPER_MOTOR_2 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8003796:	4b26      	ldr	r3, [pc, #152]	; (8003830 <stepper_stop+0xec>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b60      	cmp	r3, #96	; 0x60
 800379c:	d003      	beq.n	80037a6 <stepper_stop+0x62>
 800379e:	4b24      	ldr	r3, [pc, #144]	; (8003830 <stepper_stop+0xec>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b70      	cmp	r3, #112	; 0x70
 80037a4:	d103      	bne.n	80037ae <stepper_stop+0x6a>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 80037a6:	2104      	movs	r1, #4
 80037a8:	4822      	ldr	r0, [pc, #136]	; (8003834 <stepper_stop+0xf0>)
 80037aa:	f004 fff1 	bl	8008790 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 80037ae:	4b20      	ldr	r3, [pc, #128]	; (8003830 <stepper_stop+0xec>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b30      	cmp	r3, #48	; 0x30
 80037b4:	d132      	bne.n	800381c <stepper_stop+0xd8>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 80037b6:	2104      	movs	r1, #4
 80037b8:	481e      	ldr	r0, [pc, #120]	; (8003834 <stepper_stop+0xf0>)
 80037ba:	f004 ff2b 	bl	8008614 <HAL_TIM_OC_Stop_IT>
            }
            break;
 80037be:	e02d      	b.n	800381c <stepper_stop+0xd8>
        }
        case STEPPER_MOTOR_3 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 80037c0:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <stepper_stop+0xec>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b60      	cmp	r3, #96	; 0x60
 80037c6:	d003      	beq.n	80037d0 <stepper_stop+0x8c>
 80037c8:	4b19      	ldr	r3, [pc, #100]	; (8003830 <stepper_stop+0xec>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b70      	cmp	r3, #112	; 0x70
 80037ce:	d103      	bne.n	80037d8 <stepper_stop+0x94>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 80037d0:	2108      	movs	r1, #8
 80037d2:	4818      	ldr	r0, [pc, #96]	; (8003834 <stepper_stop+0xf0>)
 80037d4:	f004 ffdc 	bl	8008790 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 80037d8:	4b15      	ldr	r3, [pc, #84]	; (8003830 <stepper_stop+0xec>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b30      	cmp	r3, #48	; 0x30
 80037de:	d11f      	bne.n	8003820 <stepper_stop+0xdc>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 80037e0:	2108      	movs	r1, #8
 80037e2:	4814      	ldr	r0, [pc, #80]	; (8003834 <stepper_stop+0xf0>)
 80037e4:	f004 ff16 	bl	8008614 <HAL_TIM_OC_Stop_IT>
            }
            break;  
 80037e8:	e01a      	b.n	8003820 <stepper_stop+0xdc>
        }
        case STEPPER_MOTOR_4 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 80037ea:	4b11      	ldr	r3, [pc, #68]	; (8003830 <stepper_stop+0xec>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b60      	cmp	r3, #96	; 0x60
 80037f0:	d003      	beq.n	80037fa <stepper_stop+0xb6>
 80037f2:	4b0f      	ldr	r3, [pc, #60]	; (8003830 <stepper_stop+0xec>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2b70      	cmp	r3, #112	; 0x70
 80037f8:	d103      	bne.n	8003802 <stepper_stop+0xbe>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 80037fa:	210c      	movs	r1, #12
 80037fc:	480d      	ldr	r0, [pc, #52]	; (8003834 <stepper_stop+0xf0>)
 80037fe:	f004 ffc7 	bl	8008790 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003802:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <stepper_stop+0xec>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b30      	cmp	r3, #48	; 0x30
 8003808:	d10c      	bne.n	8003824 <stepper_stop+0xe0>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 800380a:	210c      	movs	r1, #12
 800380c:	4809      	ldr	r0, [pc, #36]	; (8003834 <stepper_stop+0xf0>)
 800380e:	f004 ff01 	bl	8008614 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8003812:	e007      	b.n	8003824 <stepper_stop+0xe0>
        }
        default : break;
 8003814:	bf00      	nop
 8003816:	e006      	b.n	8003826 <stepper_stop+0xe2>
            break;
 8003818:	bf00      	nop
 800381a:	e004      	b.n	8003826 <stepper_stop+0xe2>
            break;
 800381c:	bf00      	nop
 800381e:	e002      	b.n	8003826 <stepper_stop+0xe2>
            break;  
 8003820:	bf00      	nop
 8003822:	e000      	b.n	8003826 <stepper_stop+0xe2>
            break;
 8003824:	bf00      	nop
    }
}
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000740 	.word	0x20000740
 8003834:	200006f8 	.word	0x200006f8

08003838 <stepper_motion_ctrl>:
 * @param: dir: 0: 1
           location_m: PID
 * @retval 
 */
void stepper_motion_ctrl(uint8_t dir, uint16_t location_m)      /* location_m10020ms100 */
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	460a      	mov	r2, r1
 8003842:	71fb      	strb	r3, [r7, #7]
 8003844:	4613      	mov	r3, r2
 8003846:	80bb      	strh	r3, [r7, #4]
    float step_delay = 0.0;                                     /*  */
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
    static int debug_out = 0;
    int queue_item;
    BaseType_t xHigherPriorityTaskWoken;
    xHigherPriorityTaskWoken = pdFALSE;
 800384e:	2300      	movs	r3, #0
 8003850:	60fb      	str	r3, [r7, #12]
    if(location_m == 0)
 8003852:	88bb      	ldrh	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d12c      	bne.n	80038b2 <stepper_motion_ctrl+0x7a>
    {
        HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);  /*  */
 8003858:	2100      	movs	r1, #0
 800385a:	4831      	ldr	r0, [pc, #196]	; (8003920 <stepper_motion_ctrl+0xe8>)
 800385c:	f004 feda 	bl	8008614 <HAL_TIM_OC_Stop_IT>

        g_step_angle = 0;                                        /*  */
 8003860:	4b30      	ldr	r3, [pc, #192]	; (8003924 <stepper_motion_ctrl+0xec>)
 8003862:	2200      	movs	r2, #0
 8003864:	801a      	strh	r2, [r3, #0]
        if(debug_out == 0 && g_step_motor.setPoint_flag == true)
 8003866:	4b30      	ldr	r3, [pc, #192]	; (8003928 <stepper_motion_ctrl+0xf0>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d154      	bne.n	8003918 <stepper_motion_ctrl+0xe0>
 800386e:	4b2f      	ldr	r3, [pc, #188]	; (800392c <stepper_motion_ctrl+0xf4>)
 8003870:	7c1b      	ldrb	r3, [r3, #16]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d04f      	beq.n	8003918 <stepper_motion_ctrl+0xe0>
        {
        	debug_out = 1;
 8003878:	4b2b      	ldr	r3, [pc, #172]	; (8003928 <stepper_motion_ctrl+0xf0>)
 800387a:	2201      	movs	r2, #1
 800387c:	601a      	str	r2, [r3, #0]
            //printf("Motor has rotated to special location!\r\n");
            //printf("Current encoder value is %d\r\n", gtim_get_encode());
            //,3ID0x11
            queue_item = 0x11;
 800387e:	2311      	movs	r3, #17
 8003880:	613b      	str	r3, [r7, #16]
            g_step_motor.setPoint_flag = false;
 8003882:	4b2a      	ldr	r3, [pc, #168]	; (800392c <stepper_motion_ctrl+0xf4>)
 8003884:	2200      	movs	r2, #0
 8003886:	741a      	strb	r2, [r3, #16]
            xQueueSendFromISR(Queue_MotorReady, &queue_item, &xHigherPriorityTaskWoken);
 8003888:	4b29      	ldr	r3, [pc, #164]	; (8003930 <stepper_motion_ctrl+0xf8>)
 800388a:	6818      	ldr	r0, [r3, #0]
 800388c:	f107 020c 	add.w	r2, r7, #12
 8003890:	f107 0110 	add.w	r1, r7, #16
 8003894:	2300      	movs	r3, #0
 8003896:	f00d fe7d 	bl	8011594 <xQueueGenericSendFromISR>

            /**/
        	if( xHigherPriorityTaskWoken )
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d03b      	beq.n	8003918 <stepper_motion_ctrl+0xe0>
        	{
        		// Actual macro used here is port specific.
        		portYIELD_FROM_ISR(pdTRUE);
 80038a0:	4b24      	ldr	r3, [pc, #144]	; (8003934 <stepper_motion_ctrl+0xfc>)
 80038a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	f3bf 8f6f 	isb	sy

        //printf("We want another cnt %d\r\n", g_step_angle);
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
        //HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH2);
    }
}
 80038b0:	e032      	b.n	8003918 <stepper_motion_ctrl+0xe0>
    	debug_out = 0;
 80038b2:	4b1d      	ldr	r3, [pc, #116]	; (8003928 <stepper_motion_ctrl+0xf0>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
        if(dir == CW)                                           /*  */
 80038b8:	79fb      	ldrb	r3, [r7, #7]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d106      	bne.n	80038cc <stepper_motion_ctrl+0x94>
        	ST1_DIR(CW);
 80038be:	2201      	movs	r2, #1
 80038c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038c4:	481c      	ldr	r0, [pc, #112]	; (8003938 <stepper_motion_ctrl+0x100>)
 80038c6:	f001 fd19 	bl	80052fc <HAL_GPIO_WritePin>
 80038ca:	e005      	b.n	80038d8 <stepper_motion_ctrl+0xa0>
        	ST1_DIR(CCW);
 80038cc:	2200      	movs	r2, #0
 80038ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80038d2:	4819      	ldr	r0, [pc, #100]	; (8003938 <stepper_motion_ctrl+0x100>)
 80038d4:	f001 fd12 	bl	80052fc <HAL_GPIO_WritePin>
        step_delay = (float)(SMAPLSE_PID_PERIOD /(location_m * FEEDBACK_CONST));   /*  ms */
 80038d8:	88bb      	ldrh	r3, [r7, #4]
 80038da:	ee07 3a90 	vmov	s15, r3
 80038de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800393c <stepper_motion_ctrl+0x104>
 80038e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80038ea:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80038ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f2:	edc7 7a05 	vstr	s15, [r7, #20]
        g_step_angle = (uint16_t)(step_delay * 500);            /* ,2, */
 80038f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80038fa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003940 <stepper_motion_ctrl+0x108>
 80038fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003906:	ee17 3a90 	vmov	r3, s15
 800390a:	b29a      	uxth	r2, r3
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <stepper_motion_ctrl+0xec>)
 800390e:	801a      	strh	r2, [r3, #0]
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
 8003910:	2100      	movs	r1, #0
 8003912:	4803      	ldr	r0, [pc, #12]	; (8003920 <stepper_motion_ctrl+0xe8>)
 8003914:	f004 fd68 	bl	80083e8 <HAL_TIM_OC_Start_IT>
}
 8003918:	bf00      	nop
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	200006f8 	.word	0x200006f8
 8003924:	20000024 	.word	0x20000024
 8003928:	20000624 	.word	0x20000624
 800392c:	20000610 	.word	0x20000610
 8003930:	20000398 	.word	0x20000398
 8003934:	e000ed04 	.word	0xe000ed04
 8003938:	40021400 	.word	0x40021400
 800393c:	3f4ccccd 	.word	0x3f4ccccd
 8003940:	43fa0000 	.word	0x43fa0000

08003944 <TIM6_DAC_IRQHandler>:
 * @brief       TIMX
 * @param       
 * @retval      
 */
void BTIM_TIMX_INT_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&timx_handler);  /**/
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <TIM6_DAC_IRQHandler+0x10>)
 800394a:	f005 f8c5 	bl	8008ad8 <HAL_TIM_IRQHandler>
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000628 	.word	0x20000628

08003958 <btim_timx_int_init>:
 * @param       psc: 
 *
 * @retval      
 */
void btim_timx_int_init(uint16_t arr, uint16_t psc)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	460a      	mov	r2, r1
 8003962:	80fb      	strh	r3, [r7, #6]
 8003964:	4613      	mov	r3, r2
 8003966:	80bb      	strh	r3, [r7, #4]
    timx_handler.Instance = BTIM_TIMX_INT;                      /* X */
 8003968:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <btim_timx_int_init+0x4c>)
 800396a:	4a0f      	ldr	r2, [pc, #60]	; (80039a8 <btim_timx_int_init+0x50>)
 800396c:	601a      	str	r2, [r3, #0]
    timx_handler.Init.Prescaler = psc;                          /*   */
 800396e:	88bb      	ldrh	r3, [r7, #4]
 8003970:	4a0c      	ldr	r2, [pc, #48]	; (80039a4 <btim_timx_int_init+0x4c>)
 8003972:	6053      	str	r3, [r2, #4]
    timx_handler.Init.CounterMode = TIM_COUNTERMODE_UP;         /*  */
 8003974:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <btim_timx_int_init+0x4c>)
 8003976:	2200      	movs	r2, #0
 8003978:	609a      	str	r2, [r3, #8]
    timx_handler.Init.Period = arr;                             /*  */
 800397a:	88fb      	ldrh	r3, [r7, #6]
 800397c:	4a09      	ldr	r2, [pc, #36]	; (80039a4 <btim_timx_int_init+0x4c>)
 800397e:	60d3      	str	r3, [r2, #12]
    timx_handler.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;   /*  */
 8003980:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <btim_timx_int_init+0x4c>)
 8003982:	2200      	movs	r2, #0
 8003984:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&timx_handler);
 8003986:	4807      	ldr	r0, [pc, #28]	; (80039a4 <btim_timx_int_init+0x4c>)
 8003988:	f004 fbb6 	bl	80080f8 <HAL_TIM_Base_Init>

    HAL_TIM_Base_Start_IT(&timx_handler);                       /* xTIM_IT_UPDATE */
 800398c:	4805      	ldr	r0, [pc, #20]	; (80039a4 <btim_timx_int_init+0x4c>)
 800398e:	f004 fc6b 	bl	8008268 <HAL_TIM_Base_Start_IT>
    __HAL_TIM_CLEAR_IT(&timx_handler,TIM_IT_UPDATE);           /*  */
 8003992:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <btim_timx_int_init+0x4c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f06f 0201 	mvn.w	r2, #1
 800399a:	611a      	str	r2, [r3, #16]
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	20000628 	.word	0x20000628
 80039a8:	40001000 	.word	0x40001000

080039ac <HAL_TIM_Base_MspInit>:
                HAL_TIM_Base_Init()
 * @param       
 * @retval      
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == BTIM_TIMX_INT)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a0e      	ldr	r2, [pc, #56]	; (80039f4 <HAL_TIM_Base_MspInit+0x48>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d115      	bne.n	80039ea <HAL_TIM_Base_MspInit+0x3e>
    {
        BTIM_TIMX_INT_CLK_ENABLE();                     	/*TIM*/
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	4b0d      	ldr	r3, [pc, #52]	; (80039f8 <HAL_TIM_Base_MspInit+0x4c>)
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	4a0c      	ldr	r2, [pc, #48]	; (80039f8 <HAL_TIM_Base_MspInit+0x4c>)
 80039c8:	f043 0310 	orr.w	r3, r3, #16
 80039cc:	6413      	str	r3, [r2, #64]	; 0x40
 80039ce:	4b0a      	ldr	r3, [pc, #40]	; (80039f8 <HAL_TIM_Base_MspInit+0x4c>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	f003 0310 	and.w	r3, r3, #16
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	68fb      	ldr	r3, [r7, #12]
        /* 120, PIDPWM.
         * 
         * 5~15ISRRTOSAPI*/
        HAL_NVIC_SetPriority(BTIM_TIMX_INT_IRQn, 5, 0);
 80039da:	2200      	movs	r2, #0
 80039dc:	2105      	movs	r1, #5
 80039de:	2036      	movs	r0, #54	; 0x36
 80039e0:	f001 f825 	bl	8004a2e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BTIM_TIMX_INT_IRQn);         	/*ITM3*/
 80039e4:	2036      	movs	r0, #54	; 0x36
 80039e6:	f001 f83e 	bl	8004a66 <HAL_NVIC_EnableIRQ>
    }
}
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40001000 	.word	0x40001000
 80039f8:	40023800 	.word	0x40023800

080039fc <TIM3_IRQHandler>:
 * @brief       
 * @param       
 * @retval      
 */
void GTIM_TIMX_INT_IRQHandler(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_timx_encode_chy_handle);
 8003a00:	4802      	ldr	r0, [pc, #8]	; (8003a0c <TIM3_IRQHandler+0x10>)
 8003a02:	f005 f869 	bl	8008ad8 <HAL_TIM_IRQHandler>
}
 8003a06:	bf00      	nop
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20000670 	.word	0x20000670

08003a10 <gtim_timx_encoder_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void gtim_timx_encoder_chy_init(uint16_t arr, uint16_t psc)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	4603      	mov	r3, r0
 8003a18:	460a      	mov	r2, r1
 8003a1a:	80fb      	strh	r3, [r7, #6]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	80bb      	strh	r3, [r7, #4]

    g_timx_encode_chy_handle.Instance = GTIM_TIMX_ENCODER;                     /* x */
 8003a20:	4b23      	ldr	r3, [pc, #140]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a22:	4a24      	ldr	r2, [pc, #144]	; (8003ab4 <gtim_timx_encoder_chy_init+0xa4>)
 8003a24:	601a      	str	r2, [r3, #0]
    g_timx_encode_chy_handle.Init.Prescaler = psc;                         /*  */
 8003a26:	88bb      	ldrh	r3, [r7, #4]
 8003a28:	4a21      	ldr	r2, [pc, #132]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a2a:	6053      	str	r3, [r2, #4]
    g_timx_encode_chy_handle.Init.CounterMode = TIM_COUNTERMODE_UP;        /*  */
 8003a2c:	4b20      	ldr	r3, [pc, #128]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	609a      	str	r2, [r3, #8]
    g_timx_encode_chy_handle.Init.Period = arr;                            /*  */
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	4a1e      	ldr	r2, [pc, #120]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a36:	60d3      	str	r3, [r2, #12]
    g_timx_encode_chy_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;  /*  */
 8003a38:	4b1d      	ldr	r3, [pc, #116]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.EncoderMode = TIM_ENCODERMODE_TI12;       /* TI1,TI2 */
 8003a3e:	4b1e      	ldr	r3, [pc, #120]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a40:	2203      	movs	r2, #3
 8003a42:	601a      	str	r2, [r3, #0]
    g_timx_encoder_chy_handle.IC1Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8003a44:	4b1c      	ldr	r3, [pc, #112]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	605a      	str	r2, [r3, #4]
    g_timx_encoder_chy_handle.IC1Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8003a4a:	4b1b      	ldr	r3, [pc, #108]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	609a      	str	r2, [r3, #8]
    g_timx_encoder_chy_handle.IC1Prescaler = TIM_ICPSC_DIV1;            /*  */
 8003a50:	4b19      	ldr	r3, [pc, #100]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	60da      	str	r2, [r3, #12]
    g_timx_encoder_chy_handle.IC1Filter = 10;                           /*  */
 8003a56:	4b18      	ldr	r3, [pc, #96]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a58:	220a      	movs	r2, #10
 8003a5a:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.IC2Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8003a5c:	4b16      	ldr	r3, [pc, #88]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	615a      	str	r2, [r3, #20]
    g_timx_encoder_chy_handle.IC2Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a64:	2201      	movs	r2, #1
 8003a66:	619a      	str	r2, [r3, #24]
    g_timx_encoder_chy_handle.IC2Prescaler = TIM_ICPSC_DIV1;            /*  */
 8003a68:	4b13      	ldr	r3, [pc, #76]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	61da      	str	r2, [r3, #28]
    g_timx_encoder_chy_handle.IC2Filter = 10;                           /*  */
 8003a6e:	4b12      	ldr	r3, [pc, #72]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a70:	220a      	movs	r2, #10
 8003a72:	621a      	str	r2, [r3, #32]
    HAL_TIM_Encoder_Init(&g_timx_encode_chy_handle, &g_timx_encoder_chy_handle);
 8003a74:	4910      	ldr	r1, [pc, #64]	; (8003ab8 <gtim_timx_encoder_chy_init+0xa8>)
 8003a76:	480e      	ldr	r0, [pc, #56]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a78:	f004 fefa 	bl	8008870 <HAL_TIM_Encoder_Init>

    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH1);
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	480c      	ldr	r0, [pc, #48]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a80:	f004 ff9c 	bl	80089bc <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH2);
 8003a84:	2104      	movs	r1, #4
 8003a86:	480a      	ldr	r0, [pc, #40]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a88:	f004 ff98 	bl	80089bc <HAL_TIM_Encoder_Start>
    __HAL_TIM_CLEAR_FLAG(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8003a8c:	4b08      	ldr	r3, [pc, #32]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f06f 0201 	mvn.w	r2, #1
 8003a94:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8003a96:	4b06      	ldr	r3, [pc, #24]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	68da      	ldr	r2, [r3, #12]
 8003a9c:	4b04      	ldr	r3, [pc, #16]	; (8003ab0 <gtim_timx_encoder_chy_init+0xa0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 0201 	orr.w	r2, r2, #1
 8003aa4:	60da      	str	r2, [r3, #12]

}
 8003aa6:	bf00      	nop
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20000670 	.word	0x20000670
 8003ab4:	40000400 	.word	0x40000400
 8003ab8:	200006b8 	.word	0x200006b8

08003abc <HAL_TIM_Encoder_MspInit>:
                HAL_TIM_Encoder_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *tim_encoderHandle)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08c      	sub	sp, #48	; 0x30
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
    if (tim_encoderHandle->Instance == GTIM_TIMX_ENCODER)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a33      	ldr	r2, [pc, #204]	; (8003b98 <HAL_TIM_Encoder_MspInit+0xdc>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d15f      	bne.n	8003b8e <HAL_TIM_Encoder_MspInit+0xd2>
    {
        GPIO_InitTypeDef gpio_init_struct;
        GTIM_TIMX_ENCODER_CH1_GPIO_CLK_ENABLE();                            /* yCPIO */
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61bb      	str	r3, [r7, #24]
 8003ad2:	4b32      	ldr	r3, [pc, #200]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	4a31      	ldr	r2, [pc, #196]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003ad8:	f043 0304 	orr.w	r3, r3, #4
 8003adc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ade:	4b2f      	ldr	r3, [pc, #188]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	61bb      	str	r3, [r7, #24]
 8003ae8:	69bb      	ldr	r3, [r7, #24]
        GTIM_TIMX_ENCODER_CH2_GPIO_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	617b      	str	r3, [r7, #20]
 8003aee:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a2a      	ldr	r2, [pc, #168]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003af4:	f043 0304 	orr.w	r3, r3, #4
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b28      	ldr	r3, [pc, #160]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	697b      	ldr	r3, [r7, #20]
        GTIM_TIMX_ENCODER_CH1_CLK_ENABLE();                                 /*  */
 8003b06:	2300      	movs	r3, #0
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	4b24      	ldr	r3, [pc, #144]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	4a23      	ldr	r2, [pc, #140]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b10:	f043 0302 	orr.w	r3, r3, #2
 8003b14:	6413      	str	r3, [r2, #64]	; 0x40
 8003b16:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	613b      	str	r3, [r7, #16]
 8003b20:	693b      	ldr	r3, [r7, #16]
        GTIM_TIMX_ENCODER_CH2_CLK_ENABLE();
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]
 8003b26:	4b1d      	ldr	r3, [pc, #116]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	4a1c      	ldr	r2, [pc, #112]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b2c:	f043 0302 	orr.w	r3, r3, #2
 8003b30:	6413      	str	r3, [r2, #64]	; 0x40
 8003b32:	4b1a      	ldr	r3, [pc, #104]	; (8003b9c <HAL_TIM_Encoder_MspInit+0xe0>)
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	68fb      	ldr	r3, [r7, #12]

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH1_GPIO_PIN;              /* yCPIO */
 8003b3e:	2340      	movs	r3, #64	; 0x40
 8003b40:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8003b42:	2302      	movs	r3, #2
 8003b44:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8003b46:	2300      	movs	r3, #0
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH1_GPIO_AF;         /* IOREMAP, ! */
 8003b4e:	2302      	movs	r3, #2
 8003b50:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH1_GPIO_PORT, &gpio_init_struct);
 8003b52:	f107 031c 	add.w	r3, r7, #28
 8003b56:	4619      	mov	r1, r3
 8003b58:	4811      	ldr	r0, [pc, #68]	; (8003ba0 <HAL_TIM_Encoder_MspInit+0xe4>)
 8003b5a:	f001 fa33 	bl	8004fc4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH2_GPIO_PIN;              /* yCPIO */
 8003b5e:	2380      	movs	r3, #128	; 0x80
 8003b60:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8003b62:	2302      	movs	r3, #2
 8003b64:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8003b66:	2300      	movs	r3, #0
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH2_GPIO_AF;         /* IOREMAP, ! */
 8003b6e:	2302      	movs	r3, #2
 8003b70:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH2_GPIO_PORT, &gpio_init_struct);
 8003b72:	f107 031c 	add.w	r3, r7, #28
 8003b76:	4619      	mov	r1, r3
 8003b78:	4809      	ldr	r0, [pc, #36]	; (8003ba0 <HAL_TIM_Encoder_MspInit+0xe4>)
 8003b7a:	f001 fa23 	bl	8004fc4 <HAL_GPIO_Init>

        //PID
        HAL_NVIC_SetPriority(GTIM_TIMX_INT_IRQn, 15, 0);				//NVICGroup45PWMPID
 8003b7e:	2200      	movs	r2, #0
 8003b80:	210f      	movs	r1, #15
 8003b82:	201d      	movs	r0, #29
 8003b84:	f000 ff53 	bl	8004a2e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(GTIM_TIMX_INT_IRQn);
 8003b88:	201d      	movs	r0, #29
 8003b8a:	f000 ff6c 	bl	8004a66 <HAL_NVIC_EnableIRQ>

    }
}
 8003b8e:	bf00      	nop
 8003b90:	3730      	adds	r7, #48	; 0x30
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40000400 	.word	0x40000400
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	40020800 	.word	0x40020800

08003ba4 <gtim_get_encode>:
 * @brief       
 * @param       
 * @retval      
 */
int gtim_get_encode(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
    return ( int32_t )(__HAL_TIM_GET_COUNTER(&g_timx_encode_chy_handle) + g_encoder_t.timx_encode_count * 65536);
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <gtim_get_encode+0x1c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	4a05      	ldr	r2, [pc, #20]	; (8003bc4 <gtim_get_encode+0x20>)
 8003bb0:	6912      	ldr	r2, [r2, #16]
 8003bb2:	0412      	lsls	r2, r2, #16
 8003bb4:	4413      	add	r3, r2
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	20000670 	.word	0x20000670
 8003bc4:	200006dc 	.word	0x200006dc

08003bc8 <HAL_TIM_PeriodElapsedCallback>:
 * @retval      
 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
    static uint16_t val=0;
    static bool flag_match_debug =false;
    if(htim->Instance == GTIM_TIMX_ENCODER)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a40      	ldr	r2, [pc, #256]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d110      	bne.n	8003bfc <HAL_TIM_PeriodElapsedCallback+0x34>
    {
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8003bda:	4b40      	ldr	r3, [pc, #256]	; (8003cdc <HAL_TIM_PeriodElapsedCallback+0x114>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0310 	and.w	r3, r3, #16
    									 -1:1;
 8003be4:	2b10      	cmp	r3, #16
 8003be6:	d102      	bne.n	8003bee <HAL_TIM_PeriodElapsedCallback+0x26>
 8003be8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bec:	e000      	b.n	8003bf0 <HAL_TIM_PeriodElapsedCallback+0x28>
 8003bee:	2201      	movs	r2, #1
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8003bf0:	4b3b      	ldr	r3, [pc, #236]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	4a3a      	ldr	r2, [pc, #232]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003bf8:	6113      	str	r3, [r2, #16]
            }
            val = 0;
        }
        val ++;
    }
}
 8003bfa:	e069      	b.n	8003cd0 <HAL_TIM_PeriodElapsedCallback+0x108>
    else if(htim->Instance == BTIM_TIMX_INT)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a38      	ldr	r2, [pc, #224]	; (8003ce4 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d164      	bne.n	8003cd0 <HAL_TIM_PeriodElapsedCallback+0x108>
    	g_encoder_t.encode_now = gtim_get_encode();        /*  */
 8003c06:	f7ff ffcd 	bl	8003ba4 <gtim_get_encode>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	4a34      	ldr	r2, [pc, #208]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c0e:	6053      	str	r3, [r2, #4]
        if(val == SMAPLSE_PID_PERIOD)
 8003c10:	4b35      	ldr	r3, [pc, #212]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	2b14      	cmp	r3, #20
 8003c16:	d155      	bne.n	8003cc4 <HAL_TIM_PeriodElapsedCallback+0xfc>
        	g_encoder_t.g_speed = g_encoder_t.encode_now-g_encoder_t.encode_old;	//
 8003c18:	4b31      	ldr	r3, [pc, #196]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	4b30      	ldr	r3, [pc, #192]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	4a2f      	ldr	r2, [pc, #188]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c24:	6093      	str	r3, [r2, #8]
        	g_encoder_t.encode_old=g_encoder_t.encode_now;				//
 8003c26:	4b2e      	ldr	r3, [pc, #184]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	4a2d      	ldr	r2, [pc, #180]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c2c:	6013      	str	r3, [r2, #0]
            if(g_encoder_t.g_run_flag)/*  */
 8003c2e:	4b2c      	ldr	r3, [pc, #176]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c30:	7d1b      	ldrb	r3, [r3, #20]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d043      	beq.n	8003cbe <HAL_TIM_PeriodElapsedCallback+0xf6>
                g_step_motor.location=gtim_get_encode();
 8003c36:	f7ff ffb5 	bl	8003ba4 <gtim_get_encode>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	4a2b      	ldr	r2, [pc, #172]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003c3e:	60d3      	str	r3, [r2, #12]
                g_encoder_t.motor_pwm = increment_pid_ctrl(&g_location_pid, g_step_motor.location);
 8003c40:	4b2a      	ldr	r3, [pc, #168]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	ee07 3a90 	vmov	s15, r3
 8003c48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c50:	4827      	ldr	r0, [pc, #156]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8003c52:	f7ff fa71 	bl	8003138 <increment_pid_ctrl>
 8003c56:	4603      	mov	r3, r0
 8003c58:	4a21      	ldr	r2, [pc, #132]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c5a:	60d3      	str	r3, [r2, #12]
                if( 0!= g_encoder_t.motor_pwm)
 8003c5c:	4b20      	ldr	r3, [pc, #128]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_TIM_PeriodElapsedCallback+0xa4>
                	flag_match_debug = false;
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	e00c      	b.n	8003c86 <HAL_TIM_PeriodElapsedCallback+0xbe>
                	if(flag_match_debug == false)
 8003c6c:	4b21      	ldr	r3, [pc, #132]	; (8003cf4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	f083 0301 	eor.w	r3, r3, #1
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <HAL_TIM_PeriodElapsedCallback+0xbe>
                		flag_match_debug = true;
 8003c7a:	4b1e      	ldr	r3, [pc, #120]	; (8003cf4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	701a      	strb	r2, [r3, #0]
                		stepper_stop(STEPPER_MOTOR_1);
 8003c80:	2001      	movs	r0, #1
 8003c82:	f7ff fd5f 	bl	8003744 <stepper_stop>
                (g_encoder_t.motor_pwm > 0) ? (g_step_motor.dir=CW) : (g_step_motor.dir=CCW);
 8003c86:	4b16      	ldr	r3, [pc, #88]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	dd03      	ble.n	8003c96 <HAL_TIM_PeriodElapsedCallback+0xce>
 8003c8e:	4b17      	ldr	r3, [pc, #92]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	705a      	strb	r2, [r3, #1]
 8003c94:	e002      	b.n	8003c9c <HAL_TIM_PeriodElapsedCallback+0xd4>
 8003c96:	4b15      	ldr	r3, [pc, #84]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	705a      	strb	r2, [r3, #1]
                g_encoder_t.motor_pwm = abs(g_encoder_t.motor_pwm);
 8003c9c:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	bfb8      	it	lt
 8003ca4:	425b      	neglt	r3, r3
 8003ca6:	4a0e      	ldr	r2, [pc, #56]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003ca8:	60d3      	str	r3, [r2, #12]
                stepper_motion_ctrl(g_step_motor.dir, g_encoder_t.motor_pwm);
 8003caa:	4b10      	ldr	r3, [pc, #64]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0x124>)
 8003cac:	785b      	ldrb	r3, [r3, #1]
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	4a0b      	ldr	r2, [pc, #44]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8003cb2:	68d2      	ldr	r2, [r2, #12]
 8003cb4:	b292      	uxth	r2, r2
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff fdbd 	bl	8003838 <stepper_motion_ctrl>
            val = 0;
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	801a      	strh	r2, [r3, #0]
        val ++;
 8003cc4:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003cce:	801a      	strh	r2, [r3, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40000400 	.word	0x40000400
 8003cdc:	20000670 	.word	0x20000670
 8003ce0:	200006dc 	.word	0x200006dc
 8003ce4:	40001000 	.word	0x40001000
 8003ce8:	200006f4 	.word	0x200006f4
 8003cec:	20000610 	.word	0x20000610
 8003cf0:	20000578 	.word	0x20000578
 8003cf4:	200006f6 	.word	0x200006f6

08003cf8 <atim_timx_oc_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void atim_timx_oc_chy_init(uint16_t arr, uint16_t psc)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	460a      	mov	r2, r1
 8003d02:	80fb      	strh	r3, [r7, #6]
 8003d04:	4613      	mov	r3, r2
 8003d06:	80bb      	strh	r3, [r7, #4]
    ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* TIMX  */
 8003d08:	2300      	movs	r3, #0
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	4b29      	ldr	r3, [pc, #164]	; (8003db4 <atim_timx_oc_chy_init+0xbc>)
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d10:	4a28      	ldr	r2, [pc, #160]	; (8003db4 <atim_timx_oc_chy_init+0xbc>)
 8003d12:	f043 0302 	orr.w	r3, r3, #2
 8003d16:	6453      	str	r3, [r2, #68]	; 0x44
 8003d18:	4b26      	ldr	r3, [pc, #152]	; (8003db4 <atim_timx_oc_chy_init+0xbc>)
 8003d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	60fb      	str	r3, [r7, #12]
 8003d22:	68fb      	ldr	r3, [r7, #12]


    g_atimx_handle.Instance = ATIM_TIMX_PWM;                    /* x */
 8003d24:	4b24      	ldr	r3, [pc, #144]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d26:	4a25      	ldr	r2, [pc, #148]	; (8003dbc <atim_timx_oc_chy_init+0xc4>)
 8003d28:	601a      	str	r2, [r3, #0]
    g_atimx_handle.Init.Prescaler = psc;                        /*  */
 8003d2a:	88bb      	ldrh	r3, [r7, #4]
 8003d2c:	4a22      	ldr	r2, [pc, #136]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d2e:	6053      	str	r3, [r2, #4]
    g_atimx_handle.Init.CounterMode = TIM_COUNTERMODE_UP;       /*  */
 8003d30:	4b21      	ldr	r3, [pc, #132]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	609a      	str	r2, [r3, #8]
    g_atimx_handle.Init.Period = arr;                           /*  */
 8003d36:	88fb      	ldrh	r3, [r7, #6]
 8003d38:	4a1f      	ldr	r2, [pc, #124]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d3a:	60d3      	str	r3, [r2, #12]
    g_atimx_handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;   /*  */
 8003d3c:	4b1e      	ldr	r3, [pc, #120]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	611a      	str	r2, [r3, #16]
    g_atimx_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE; /*TIMx_ARR*/
 8003d42:	4b1d      	ldr	r3, [pc, #116]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	619a      	str	r2, [r3, #24]
    g_atimx_handle.Init.RepetitionCounter = 0;                  /* */
 8003d48:	4b1b      	ldr	r3, [pc, #108]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	615a      	str	r2, [r3, #20]
    HAL_TIM_OC_Init(&g_atimx_handle);                           /* PWM */
 8003d4e:	481a      	ldr	r0, [pc, #104]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d50:	f004 fafa 	bl	8008348 <HAL_TIM_OC_Init>

    g_atimx_oc_chy_handle.OCMode = TIM_OCMODE_TOGGLE;           /*  */
 8003d54:	4b1a      	ldr	r3, [pc, #104]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d56:	2230      	movs	r2, #48	; 0x30
 8003d58:	601a      	str	r2, [r3, #0]
    g_atimx_oc_chy_handle.Pulse = 0;
 8003d5a:	4b19      	ldr	r3, [pc, #100]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	605a      	str	r2, [r3, #4]
    g_atimx_oc_chy_handle.OCPolarity = TIM_OCPOLARITY_HIGH;     /*  */
 8003d60:	4b17      	ldr	r3, [pc, #92]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	609a      	str	r2, [r3, #8]
    g_atimx_oc_chy_handle.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003d66:	4b16      	ldr	r3, [pc, #88]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d68:	2208      	movs	r2, #8
 8003d6a:	60da      	str	r2, [r3, #12]
    g_atimx_oc_chy_handle.OCFastMode = TIM_OCFAST_DISABLE;
 8003d6c:	4b14      	ldr	r3, [pc, #80]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	611a      	str	r2, [r3, #16]
    g_atimx_oc_chy_handle.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003d72:	4b13      	ldr	r3, [pc, #76]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	615a      	str	r2, [r3, #20]
    g_atimx_oc_chy_handle.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003d78:	4b11      	ldr	r3, [pc, #68]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	619a      	str	r2, [r3, #24]

#ifdef ENCODER_SIMULATOR_MODE
    g_atimx_oc_chy_handle.Pulse = 0x6000;
#endif
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH2); /* TIMxy */
 8003d7e:	2204      	movs	r2, #4
 8003d80:	490f      	ldr	r1, [pc, #60]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d82:	480d      	ldr	r0, [pc, #52]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d84:	f004 ffb0 	bl	8008ce8 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH1); /* TIMxy */
 8003d88:	2200      	movs	r2, #0
 8003d8a:	490d      	ldr	r1, [pc, #52]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d8c:	480a      	ldr	r0, [pc, #40]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d8e:	f004 ffab 	bl	8008ce8 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH3); /* TIMxy */
 8003d92:	2208      	movs	r2, #8
 8003d94:	490a      	ldr	r1, [pc, #40]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003d96:	4808      	ldr	r0, [pc, #32]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003d98:	f004 ffa6 	bl	8008ce8 <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH4); /* TIMxy */
 8003d9c:	220c      	movs	r2, #12
 8003d9e:	4908      	ldr	r1, [pc, #32]	; (8003dc0 <atim_timx_oc_chy_init+0xc8>)
 8003da0:	4805      	ldr	r0, [pc, #20]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003da2:	f004 ffa1 	bl	8008ce8 <HAL_TIM_OC_ConfigChannel>

    HAL_TIM_Base_Start(&g_atimx_handle);
 8003da6:	4804      	ldr	r0, [pc, #16]	; (8003db8 <atim_timx_oc_chy_init+0xc0>)
 8003da8:	f004 f9f6 	bl	8008198 <HAL_TIM_Base_Start>
}
 8003dac:	bf00      	nop
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40023800 	.word	0x40023800
 8003db8:	200006f8 	.word	0x200006f8
 8003dbc:	40010400 	.word	0x40010400
 8003dc0:	20000740 	.word	0x20000740

08003dc4 <HAL_TIM_OC_MspInit>:
                HAL_TIM_OC_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b08c      	sub	sp, #48	; 0x30
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
    if (htim->Instance == ATIM_TIMX_PWM)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a3e      	ldr	r2, [pc, #248]	; (8003ecc <HAL_TIM_OC_MspInit+0x108>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d176      	bne.n	8003ec4 <HAL_TIM_OC_MspInit+0x100>
    {
        GPIO_InitTypeDef gpio_init_struct;
        ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* yGPIO */
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	4b3d      	ldr	r3, [pc, #244]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dde:	4a3c      	ldr	r2, [pc, #240]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003de0:	f043 0302 	orr.w	r3, r3, #2
 8003de4:	6453      	str	r3, [r2, #68]	; 0x44
 8003de6:	4b3a      	ldr	r3, [pc, #232]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	61bb      	str	r3, [r7, #24]
 8003df0:	69bb      	ldr	r3, [r7, #24]
        ATIM_TIMX_PWM_CH1_GPIO_CLK_ENABLE();                        /* IO */
 8003df2:	2300      	movs	r3, #0
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	4b36      	ldr	r3, [pc, #216]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	4a35      	ldr	r2, [pc, #212]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e00:	6313      	str	r3, [r2, #48]	; 0x30
 8003e02:	4b33      	ldr	r3, [pc, #204]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	617b      	str	r3, [r7, #20]
 8003e0c:	697b      	ldr	r3, [r7, #20]
        ATIM_TIMX_PWM_CH2_GPIO_CLK_ENABLE();                        /* IO */
 8003e0e:	2300      	movs	r3, #0
 8003e10:	613b      	str	r3, [r7, #16]
 8003e12:	4b2f      	ldr	r3, [pc, #188]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	4a2e      	ldr	r2, [pc, #184]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e1e:	4b2c      	ldr	r3, [pc, #176]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	693b      	ldr	r3, [r7, #16]
        ATIM_TIMX_PWM_CH3_GPIO_CLK_ENABLE();                        /* IO */
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
 8003e2e:	4b28      	ldr	r3, [pc, #160]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	4a27      	ldr	r2, [pc, #156]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e38:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3a:	4b25      	ldr	r3, [pc, #148]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	68fb      	ldr	r3, [r7, #12]
        ATIM_TIMX_PWM_CH4_GPIO_CLK_ENABLE();                        /* IO */
 8003e46:	2300      	movs	r3, #0
 8003e48:	60bb      	str	r3, [r7, #8]
 8003e4a:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a20      	ldr	r2, [pc, #128]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e50:	f043 0304 	orr.w	r3, r3, #4
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b1e      	ldr	r3, [pc, #120]	; (8003ed0 <HAL_TIM_OC_MspInit+0x10c>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f003 0304 	and.w	r3, r3, #4
 8003e5e:	60bb      	str	r3, [r7, #8]
 8003e60:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH1_GPIO_PIN;          /* yGPIO */
 8003e62:	2320      	movs	r3, #32
 8003e64:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                    /*  */
 8003e66:	2302      	movs	r3, #2
 8003e68:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8003e6e:	2302      	movs	r3, #2
 8003e70:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = ATIM_TIMX_PWM_CHY_GPIO_AF;     /*  */
 8003e72:	2303      	movs	r3, #3
 8003e74:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH1_GPIO_PORT, &gpio_init_struct);
 8003e76:	f107 031c 	add.w	r3, r7, #28
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4815      	ldr	r0, [pc, #84]	; (8003ed4 <HAL_TIM_OC_MspInit+0x110>)
 8003e7e:	f001 f8a1 	bl	8004fc4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH2_GPIO_PIN;          /* yGPIO */
 8003e82:	2340      	movs	r3, #64	; 0x40
 8003e84:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH2_GPIO_PORT, &gpio_init_struct);
 8003e86:	f107 031c 	add.w	r3, r7, #28
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4811      	ldr	r0, [pc, #68]	; (8003ed4 <HAL_TIM_OC_MspInit+0x110>)
 8003e8e:	f001 f899 	bl	8004fc4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH3_GPIO_PIN;          /* yGPIO */
 8003e92:	2380      	movs	r3, #128	; 0x80
 8003e94:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH3_GPIO_PORT, &gpio_init_struct);
 8003e96:	f107 031c 	add.w	r3, r7, #28
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	480d      	ldr	r0, [pc, #52]	; (8003ed4 <HAL_TIM_OC_MspInit+0x110>)
 8003e9e:	f001 f891 	bl	8004fc4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH4_GPIO_PIN;          /* yGPIO */
 8003ea2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ea6:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH4_GPIO_PORT, &gpio_init_struct);
 8003ea8:	f107 031c 	add.w	r3, r7, #28
 8003eac:	4619      	mov	r1, r3
 8003eae:	480a      	ldr	r0, [pc, #40]	; (8003ed8 <HAL_TIM_OC_MspInit+0x114>)
 8003eb0:	f001 f888 	bl	8004fc4 <HAL_GPIO_Init>


        /*TIM87PULPID*/
        HAL_NVIC_SetPriority(ATIM_TIMX_INT_IRQn, 7, 0);
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	2107      	movs	r1, #7
 8003eb8:	202e      	movs	r0, #46	; 0x2e
 8003eba:	f000 fdb8 	bl	8004a2e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(ATIM_TIMX_INT_IRQn);
 8003ebe:	202e      	movs	r0, #46	; 0x2e
 8003ec0:	f000 fdd1 	bl	8004a66 <HAL_NVIC_EnableIRQ>
    }
}
 8003ec4:	bf00      	nop
 8003ec6:	3730      	adds	r7, #48	; 0x30
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}
 8003ecc:	40010400 	.word	0x40010400
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40022000 	.word	0x40022000
 8003ed8:	40020800 	.word	0x40020800

08003edc <TIM8_CC_IRQHandler>:
 * @brief       TIMX NPWM
 * @param       
 * @retval      
 */
void ATIM_TIMX_INT_IRQHandler(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_atimx_handle); /*  */
 8003ee0:	4802      	ldr	r0, [pc, #8]	; (8003eec <TIM8_CC_IRQHandler+0x10>)
 8003ee2:	f004 fdf9 	bl	8008ad8 <HAL_TIM_IRQHandler>
}
 8003ee6:	bf00      	nop
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	200006f8 	.word	0x200006f8

08003ef0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim
  * @note   
  * @retval 
  */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
    __IO uint32_t tim_count = 0;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	60fb      	str	r3, [r7, #12]
    __IO uint32_t tmp = 0;
 8003efc:	2300      	movs	r3, #0
 8003efe:	60bb      	str	r3, [r7, #8]
    if(htim->Instance == ATIM_TIMX_PWM)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a0c      	ldr	r2, [pc, #48]	; (8003f38 <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d10f      	bne.n	8003f2a <HAL_TIM_OC_DelayElapsedCallback+0x3a>
    {
    	//g_pulse_count--;
        tim_count = __HAL_TIM_GET_COUNTER(&g_atimx_handle);
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	60fb      	str	r3, [r7, #12]
        tmp = (tim_count + g_step_angle) & 0xFFFF;
 8003f12:	4b0b      	ldr	r3, [pc, #44]	; (8003f40 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SetCompare(&g_atimx_handle,ATIM_TIMX_PWM_CH1, tmp);
 8003f22:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	635a      	str	r2, [r3, #52]	; 0x34
//        if(g_pulse_count < 0)
//        {
//        	HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
//        }
    }
}
 8003f2a:	bf00      	nop
 8003f2c:	3714      	adds	r7, #20
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40010400 	.word	0x40010400
 8003f3c:	200006f8 	.word	0x200006f8
 8003f40:	20000024 	.word	0x20000024

08003f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f48:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <HAL_Init+0x40>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a0d      	ldr	r2, [pc, #52]	; (8003f84 <HAL_Init+0x40>)
 8003f4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f54:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <HAL_Init+0x40>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a0a      	ldr	r2, [pc, #40]	; (8003f84 <HAL_Init+0x40>)
 8003f5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f60:	4b08      	ldr	r3, [pc, #32]	; (8003f84 <HAL_Init+0x40>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a07      	ldr	r2, [pc, #28]	; (8003f84 <HAL_Init+0x40>)
 8003f66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f6c:	2003      	movs	r0, #3
 8003f6e:	f000 fd53 	bl	8004a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f72:	200f      	movs	r0, #15
 8003f74:	f000 f808 	bl	8003f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f78:	f7fd f89a 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40023c00 	.word	0x40023c00

08003f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f90:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <HAL_InitTick+0x54>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4b12      	ldr	r3, [pc, #72]	; (8003fe0 <HAL_InitTick+0x58>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 fd6b 	bl	8004a82 <HAL_SYSTICK_Config>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e00e      	b.n	8003fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b0f      	cmp	r3, #15
 8003fba:	d80a      	bhi.n	8003fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc4:	f000 fd33 	bl	8004a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fc8:	4a06      	ldr	r2, [pc, #24]	; (8003fe4 <HAL_InitTick+0x5c>)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	e000      	b.n	8003fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	20000000 	.word	0x20000000
 8003fe0:	2000002c 	.word	0x2000002c
 8003fe4:	20000028 	.word	0x20000028

08003fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fec:	4b06      	ldr	r3, [pc, #24]	; (8004008 <HAL_IncTick+0x20>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	4b06      	ldr	r3, [pc, #24]	; (800400c <HAL_IncTick+0x24>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	4a04      	ldr	r2, [pc, #16]	; (800400c <HAL_IncTick+0x24>)
 8003ffa:	6013      	str	r3, [r2, #0]
}
 8003ffc:	bf00      	nop
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	2000002c 	.word	0x2000002c
 800400c:	2000075c 	.word	0x2000075c

08004010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004010:	b480      	push	{r7}
 8004012:	af00      	add	r7, sp, #0
  return uwTick;
 8004014:	4b03      	ldr	r3, [pc, #12]	; (8004024 <HAL_GetTick+0x14>)
 8004016:	681b      	ldr	r3, [r3, #0]
}
 8004018:	4618      	mov	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	2000075c 	.word	0x2000075c

08004028 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 800402c:	4b03      	ldr	r3, [pc, #12]	; (800403c <HAL_GetREVID+0x14>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	0c1b      	lsrs	r3, r3, #16
}
 8004032:	4618      	mov	r0, r3
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	e0042000 	.word	0xe0042000

08004040 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e033      	b.n	80040be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f831 	bl	80040c6 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004076:	f003 0310 	and.w	r3, r3, #16
 800407a:	2b00      	cmp	r3, #0
 800407c:	d118      	bne.n	80040b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004086:	f023 0302 	bic.w	r3, r3, #2
 800408a:	f043 0202 	orr.w	r2, r3, #2
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fa72 	bl	800457c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a2:	f023 0303 	bic.w	r3, r3, #3
 80040a6:	f043 0201 	orr.w	r2, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	641a      	str	r2, [r3, #64]	; 0x40
 80040ae:	e001      	b.n	80040b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b086      	sub	sp, #24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <HAL_ADC_Start_DMA+0x1e>
 80040f6:	2302      	movs	r3, #2
 80040f8:	e0e9      	b.n	80042ce <HAL_ADC_Start_DMA+0x1f2>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b01      	cmp	r3, #1
 800410e:	d018      	beq.n	8004142 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f042 0201 	orr.w	r2, r2, #1
 800411e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004120:	4b6d      	ldr	r3, [pc, #436]	; (80042d8 <HAL_ADC_Start_DMA+0x1fc>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a6d      	ldr	r2, [pc, #436]	; (80042dc <HAL_ADC_Start_DMA+0x200>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	0c9a      	lsrs	r2, r3, #18
 800412c:	4613      	mov	r3, r2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	4413      	add	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004134:	e002      	b.n	800413c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	3b01      	subs	r3, #1
 800413a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1f9      	bne.n	8004136 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800414c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004150:	d107      	bne.n	8004162 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004160:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 0301 	and.w	r3, r3, #1
 800416c:	2b01      	cmp	r3, #1
 800416e:	f040 80a1 	bne.w	80042b4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004176:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800417a:	f023 0301 	bic.w	r3, r3, #1
 800417e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004198:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800419c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b0:	d106      	bne.n	80041c0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f023 0206 	bic.w	r2, r3, #6
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	645a      	str	r2, [r3, #68]	; 0x44
 80041be:	e002      	b.n	80041c6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041ce:	4b44      	ldr	r3, [pc, #272]	; (80042e0 <HAL_ADC_Start_DMA+0x204>)
 80041d0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d6:	4a43      	ldr	r2, [pc, #268]	; (80042e4 <HAL_ADC_Start_DMA+0x208>)
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	4a42      	ldr	r2, [pc, #264]	; (80042e8 <HAL_ADC_Start_DMA+0x20c>)
 80041e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	4a41      	ldr	r2, [pc, #260]	; (80042ec <HAL_ADC_Start_DMA+0x210>)
 80041e8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80041f2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004202:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004212:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	334c      	adds	r3, #76	; 0x4c
 800421e:	4619      	mov	r1, r3
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f000 fd04 	bl	8004c30 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 031f 	and.w	r3, r3, #31
 8004230:	2b00      	cmp	r3, #0
 8004232:	d12a      	bne.n	800428a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a2d      	ldr	r2, [pc, #180]	; (80042f0 <HAL_ADC_Start_DMA+0x214>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d015      	beq.n	800426a <HAL_ADC_Start_DMA+0x18e>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a2c      	ldr	r2, [pc, #176]	; (80042f4 <HAL_ADC_Start_DMA+0x218>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d105      	bne.n	8004254 <HAL_ADC_Start_DMA+0x178>
 8004248:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <HAL_ADC_Start_DMA+0x204>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 031f 	and.w	r3, r3, #31
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00a      	beq.n	800426a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a27      	ldr	r2, [pc, #156]	; (80042f8 <HAL_ADC_Start_DMA+0x21c>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d136      	bne.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
 800425e:	4b20      	ldr	r3, [pc, #128]	; (80042e0 <HAL_ADC_Start_DMA+0x204>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	d130      	bne.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d129      	bne.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004286:	609a      	str	r2, [r3, #8]
 8004288:	e020      	b.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a18      	ldr	r2, [pc, #96]	; (80042f0 <HAL_ADC_Start_DMA+0x214>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d11b      	bne.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d114      	bne.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042b0:	609a      	str	r2, [r3, #8]
 80042b2:	e00b      	b.n	80042cc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b8:	f043 0210 	orr.w	r2, r3, #16
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c4:	f043 0201 	orr.w	r2, r3, #1
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20000000 	.word	0x20000000
 80042dc:	431bde83 	.word	0x431bde83
 80042e0:	40012300 	.word	0x40012300
 80042e4:	08004775 	.word	0x08004775
 80042e8:	0800482f 	.word	0x0800482f
 80042ec:	0800484b 	.word	0x0800484b
 80042f0:	40012000 	.word	0x40012000
 80042f4:	40012100 	.word	0x40012100
 80042f8:	40012200 	.word	0x40012200

080042fc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004342:	2300      	movs	r3, #0
 8004344:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_ADC_ConfigChannel+0x1c>
 8004350:	2302      	movs	r3, #2
 8004352:	e105      	b.n	8004560 <HAL_ADC_ConfigChannel+0x228>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2b09      	cmp	r3, #9
 8004362:	d925      	bls.n	80043b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68d9      	ldr	r1, [r3, #12]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	b29b      	uxth	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	4613      	mov	r3, r2
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	4413      	add	r3, r2
 8004378:	3b1e      	subs	r3, #30
 800437a:	2207      	movs	r2, #7
 800437c:	fa02 f303 	lsl.w	r3, r2, r3
 8004380:	43da      	mvns	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	400a      	ands	r2, r1
 8004388:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68d9      	ldr	r1, [r3, #12]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	689a      	ldr	r2, [r3, #8]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	b29b      	uxth	r3, r3
 800439a:	4618      	mov	r0, r3
 800439c:	4603      	mov	r3, r0
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	4403      	add	r3, r0
 80043a2:	3b1e      	subs	r3, #30
 80043a4:	409a      	lsls	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	60da      	str	r2, [r3, #12]
 80043ae:	e022      	b.n	80043f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6919      	ldr	r1, [r3, #16]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	461a      	mov	r2, r3
 80043be:	4613      	mov	r3, r2
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	4413      	add	r3, r2
 80043c4:	2207      	movs	r2, #7
 80043c6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ca:	43da      	mvns	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	400a      	ands	r2, r1
 80043d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6919      	ldr	r1, [r3, #16]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	4618      	mov	r0, r3
 80043e6:	4603      	mov	r3, r0
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	4403      	add	r3, r0
 80043ec:	409a      	lsls	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b06      	cmp	r3, #6
 80043fc:	d824      	bhi.n	8004448 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	3b05      	subs	r3, #5
 8004410:	221f      	movs	r2, #31
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	43da      	mvns	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	400a      	ands	r2, r1
 800441e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	b29b      	uxth	r3, r3
 800442c:	4618      	mov	r0, r3
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	3b05      	subs	r3, #5
 800443a:	fa00 f203 	lsl.w	r2, r0, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	430a      	orrs	r2, r1
 8004444:	635a      	str	r2, [r3, #52]	; 0x34
 8004446:	e04c      	b.n	80044e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b0c      	cmp	r3, #12
 800444e:	d824      	bhi.n	800449a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4413      	add	r3, r2
 8004460:	3b23      	subs	r3, #35	; 0x23
 8004462:	221f      	movs	r2, #31
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	43da      	mvns	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	400a      	ands	r2, r1
 8004470:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	b29b      	uxth	r3, r3
 800447e:	4618      	mov	r0, r3
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685a      	ldr	r2, [r3, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	3b23      	subs	r3, #35	; 0x23
 800448c:	fa00 f203 	lsl.w	r2, r0, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	631a      	str	r2, [r3, #48]	; 0x30
 8004498:	e023      	b.n	80044e2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	3b41      	subs	r3, #65	; 0x41
 80044ac:	221f      	movs	r2, #31
 80044ae:	fa02 f303 	lsl.w	r3, r2, r3
 80044b2:	43da      	mvns	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	400a      	ands	r2, r1
 80044ba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	4618      	mov	r0, r3
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	4413      	add	r3, r2
 80044d4:	3b41      	subs	r3, #65	; 0x41
 80044d6:	fa00 f203 	lsl.w	r2, r0, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044e2:	4b22      	ldr	r3, [pc, #136]	; (800456c <HAL_ADC_ConfigChannel+0x234>)
 80044e4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a21      	ldr	r2, [pc, #132]	; (8004570 <HAL_ADC_ConfigChannel+0x238>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d109      	bne.n	8004504 <HAL_ADC_ConfigChannel+0x1cc>
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b12      	cmp	r3, #18
 80044f6:	d105      	bne.n	8004504 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a19      	ldr	r2, [pc, #100]	; (8004570 <HAL_ADC_ConfigChannel+0x238>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d123      	bne.n	8004556 <HAL_ADC_ConfigChannel+0x21e>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2b10      	cmp	r3, #16
 8004514:	d003      	beq.n	800451e <HAL_ADC_ConfigChannel+0x1e6>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b11      	cmp	r3, #17
 800451c:	d11b      	bne.n	8004556 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2b10      	cmp	r3, #16
 8004530:	d111      	bne.n	8004556 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004532:	4b10      	ldr	r3, [pc, #64]	; (8004574 <HAL_ADC_ConfigChannel+0x23c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a10      	ldr	r2, [pc, #64]	; (8004578 <HAL_ADC_ConfigChannel+0x240>)
 8004538:	fba2 2303 	umull	r2, r3, r2, r3
 800453c:	0c9a      	lsrs	r2, r3, #18
 800453e:	4613      	mov	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004548:	e002      	b.n	8004550 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	3b01      	subs	r3, #1
 800454e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f9      	bne.n	800454a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40012300 	.word	0x40012300
 8004570:	40012000 	.word	0x40012000
 8004574:	20000000 	.word	0x20000000
 8004578:	431bde83 	.word	0x431bde83

0800457c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004584:	4b79      	ldr	r3, [pc, #484]	; (800476c <ADC_Init+0x1f0>)
 8004586:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	431a      	orrs	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	6859      	ldr	r1, [r3, #4]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	021a      	lsls	r2, r3, #8
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	430a      	orrs	r2, r1
 80045c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80045d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6859      	ldr	r1, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6899      	ldr	r1, [r3, #8]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	430a      	orrs	r2, r1
 8004608:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	4a58      	ldr	r2, [pc, #352]	; (8004770 <ADC_Init+0x1f4>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d022      	beq.n	800465a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004622:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6899      	ldr	r1, [r3, #8]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6899      	ldr	r1, [r3, #8]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	609a      	str	r2, [r3, #8]
 8004658:	e00f      	b.n	800467a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689a      	ldr	r2, [r3, #8]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004678:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0202 	bic.w	r2, r2, #2
 8004688:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6899      	ldr	r1, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	7e1b      	ldrb	r3, [r3, #24]
 8004694:	005a      	lsls	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d01b      	beq.n	80046e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80046c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6859      	ldr	r1, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d2:	3b01      	subs	r3, #1
 80046d4:	035a      	lsls	r2, r3, #13
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	605a      	str	r2, [r3, #4]
 80046de:	e007      	b.n	80046f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80046fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	3b01      	subs	r3, #1
 800470c:	051a      	lsls	r2, r3, #20
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6899      	ldr	r1, [r3, #8]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004732:	025a      	lsls	r2, r3, #9
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689a      	ldr	r2, [r3, #8]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800474a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	6899      	ldr	r1, [r3, #8]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	029a      	lsls	r2, r3, #10
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	609a      	str	r2, [r3, #8]
}
 8004760:	bf00      	nop
 8004762:	3714      	adds	r7, #20
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40012300 	.word	0x40012300
 8004770:	0f000001 	.word	0x0f000001

08004774 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004780:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004786:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800478a:	2b00      	cmp	r3, #0
 800478c:	d13c      	bne.n	8004808 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004792:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d12b      	bne.n	8004800 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d127      	bne.n	8004800 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d006      	beq.n	80047cc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d119      	bne.n	8004800 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685a      	ldr	r2, [r3, #4]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f022 0220 	bic.w	r2, r2, #32
 80047da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d105      	bne.n	8004800 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f8:	f043 0201 	orr.w	r2, r3, #1
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004800:	68f8      	ldr	r0, [r7, #12]
 8004802:	f7ff fd7b 	bl	80042fc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004806:	e00e      	b.n	8004826 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f7ff fd85 	bl	8004324 <HAL_ADC_ErrorCallback>
}
 800481a:	e004      	b.n	8004826 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	4798      	blx	r3
}
 8004826:	bf00      	nop
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b084      	sub	sp, #16
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f7ff fd67 	bl	8004310 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004842:	bf00      	nop
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004856:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2240      	movs	r2, #64	; 0x40
 800485c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004862:	f043 0204 	orr.w	r2, r3, #4
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f7ff fd5a 	bl	8004324 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004870:	bf00      	nop
 8004872:	3710      	adds	r7, #16
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004888:	4b0c      	ldr	r3, [pc, #48]	; (80048bc <__NVIC_SetPriorityGrouping+0x44>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004894:	4013      	ands	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048aa:	4a04      	ldr	r2, [pc, #16]	; (80048bc <__NVIC_SetPriorityGrouping+0x44>)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	60d3      	str	r3, [r2, #12]
}
 80048b0:	bf00      	nop
 80048b2:	3714      	adds	r7, #20
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	e000ed00 	.word	0xe000ed00

080048c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048c4:	4b04      	ldr	r3, [pc, #16]	; (80048d8 <__NVIC_GetPriorityGrouping+0x18>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	0a1b      	lsrs	r3, r3, #8
 80048ca:	f003 0307 	and.w	r3, r3, #7
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	e000ed00 	.word	0xe000ed00

080048dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	db0b      	blt.n	8004906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048ee:	79fb      	ldrb	r3, [r7, #7]
 80048f0:	f003 021f 	and.w	r2, r3, #31
 80048f4:	4907      	ldr	r1, [pc, #28]	; (8004914 <__NVIC_EnableIRQ+0x38>)
 80048f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	2001      	movs	r0, #1
 80048fe:	fa00 f202 	lsl.w	r2, r0, r2
 8004902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
 8004912:	bf00      	nop
 8004914:	e000e100 	.word	0xe000e100

08004918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	6039      	str	r1, [r7, #0]
 8004922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004928:	2b00      	cmp	r3, #0
 800492a:	db0a      	blt.n	8004942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	b2da      	uxtb	r2, r3
 8004930:	490c      	ldr	r1, [pc, #48]	; (8004964 <__NVIC_SetPriority+0x4c>)
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	0112      	lsls	r2, r2, #4
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	440b      	add	r3, r1
 800493c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004940:	e00a      	b.n	8004958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	b2da      	uxtb	r2, r3
 8004946:	4908      	ldr	r1, [pc, #32]	; (8004968 <__NVIC_SetPriority+0x50>)
 8004948:	79fb      	ldrb	r3, [r7, #7]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	3b04      	subs	r3, #4
 8004950:	0112      	lsls	r2, r2, #4
 8004952:	b2d2      	uxtb	r2, r2
 8004954:	440b      	add	r3, r1
 8004956:	761a      	strb	r2, [r3, #24]
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	e000e100 	.word	0xe000e100
 8004968:	e000ed00 	.word	0xe000ed00

0800496c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800496c:	b480      	push	{r7}
 800496e:	b089      	sub	sp, #36	; 0x24
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	f1c3 0307 	rsb	r3, r3, #7
 8004986:	2b04      	cmp	r3, #4
 8004988:	bf28      	it	cs
 800498a:	2304      	movcs	r3, #4
 800498c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	3304      	adds	r3, #4
 8004992:	2b06      	cmp	r3, #6
 8004994:	d902      	bls.n	800499c <NVIC_EncodePriority+0x30>
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3b03      	subs	r3, #3
 800499a:	e000      	b.n	800499e <NVIC_EncodePriority+0x32>
 800499c:	2300      	movs	r3, #0
 800499e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049a0:	f04f 32ff 	mov.w	r2, #4294967295
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43da      	mvns	r2, r3
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	401a      	ands	r2, r3
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049b4:	f04f 31ff 	mov.w	r1, #4294967295
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	fa01 f303 	lsl.w	r3, r1, r3
 80049be:	43d9      	mvns	r1, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c4:	4313      	orrs	r3, r2
         );
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3724      	adds	r7, #36	; 0x24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3b01      	subs	r3, #1
 80049e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049e4:	d301      	bcc.n	80049ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80049e6:	2301      	movs	r3, #1
 80049e8:	e00f      	b.n	8004a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80049ea:	4a0a      	ldr	r2, [pc, #40]	; (8004a14 <SysTick_Config+0x40>)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80049f2:	210f      	movs	r1, #15
 80049f4:	f04f 30ff 	mov.w	r0, #4294967295
 80049f8:	f7ff ff8e 	bl	8004918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049fc:	4b05      	ldr	r3, [pc, #20]	; (8004a14 <SysTick_Config+0x40>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a02:	4b04      	ldr	r3, [pc, #16]	; (8004a14 <SysTick_Config+0x40>)
 8004a04:	2207      	movs	r2, #7
 8004a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	e000e010 	.word	0xe000e010

08004a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff ff29 	bl	8004878 <__NVIC_SetPriorityGrouping>
}
 8004a26:	bf00      	nop
 8004a28:	3708      	adds	r7, #8
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b086      	sub	sp, #24
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	4603      	mov	r3, r0
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	607a      	str	r2, [r7, #4]
 8004a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a40:	f7ff ff3e 	bl	80048c0 <__NVIC_GetPriorityGrouping>
 8004a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	68b9      	ldr	r1, [r7, #8]
 8004a4a:	6978      	ldr	r0, [r7, #20]
 8004a4c:	f7ff ff8e 	bl	800496c <NVIC_EncodePriority>
 8004a50:	4602      	mov	r2, r0
 8004a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a56:	4611      	mov	r1, r2
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7ff ff5d 	bl	8004918 <__NVIC_SetPriority>
}
 8004a5e:	bf00      	nop
 8004a60:	3718      	adds	r7, #24
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b082      	sub	sp, #8
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a74:	4618      	mov	r0, r3
 8004a76:	f7ff ff31 	bl	80048dc <__NVIC_EnableIRQ>
}
 8004a7a:	bf00      	nop
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff ffa2 	bl	80049d4 <SysTick_Config>
 8004a90:	4603      	mov	r3, r0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d106      	bne.n	8004ab8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004aaa:	4b09      	ldr	r3, [pc, #36]	; (8004ad0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a08      	ldr	r2, [pc, #32]	; (8004ad0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004ab0:	f043 0304 	orr.w	r3, r3, #4
 8004ab4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8004ab6:	e005      	b.n	8004ac4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a04      	ldr	r2, [pc, #16]	; (8004ad0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004abe:	f023 0304 	bic.w	r3, r3, #4
 8004ac2:	6013      	str	r3, [r2, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	e000e010 	.word	0xe000e010

08004ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004ae0:	f7ff fa96 	bl	8004010 <HAL_GetTick>
 8004ae4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e099      	b.n	8004c24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0201 	bic.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b10:	e00f      	b.n	8004b32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b12:	f7ff fa7d 	bl	8004010 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b05      	cmp	r3, #5
 8004b1e:	d908      	bls.n	8004b32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2203      	movs	r2, #3
 8004b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e078      	b.n	8004c24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1e8      	bne.n	8004b12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	4b38      	ldr	r3, [pc, #224]	; (8004c2c <HAL_DMA_Init+0x158>)
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d107      	bne.n	8004b9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	4313      	orrs	r3, r2
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f023 0307 	bic.w	r3, r3, #7
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d117      	bne.n	8004bf6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00e      	beq.n	8004bf6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f977 	bl	8004ecc <DMA_CheckFifoParam>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d008      	beq.n	8004bf6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2240      	movs	r2, #64	; 0x40
 8004be8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e016      	b.n	8004c24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f92e 	bl	8004e60 <DMA_CalcBaseAndBitshift>
 8004c04:	4603      	mov	r3, r0
 8004c06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0c:	223f      	movs	r2, #63	; 0x3f
 8004c0e:	409a      	lsls	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	f010803f 	.word	0xf010803f

08004c30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
 8004c3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_DMA_Start_IT+0x26>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e040      	b.n	8004cd8 <HAL_DMA_Start_IT+0xa8>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d12f      	bne.n	8004cca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2202      	movs	r2, #2
 8004c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	68b9      	ldr	r1, [r7, #8]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f8c0 	bl	8004e04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c88:	223f      	movs	r2, #63	; 0x3f
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0216 	orr.w	r2, r2, #22
 8004c9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d007      	beq.n	8004cb8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f042 0208 	orr.w	r2, r2, #8
 8004cb6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
 8004cc8:	e005      	b.n	8004cd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3718      	adds	r7, #24
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004cee:	f7ff f98f 	bl	8004010 <HAL_GetTick>
 8004cf2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d008      	beq.n	8004d12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2280      	movs	r2, #128	; 0x80
 8004d04:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e052      	b.n	8004db8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0216 	bic.w	r2, r2, #22
 8004d20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d103      	bne.n	8004d42 <HAL_DMA_Abort+0x62>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d007      	beq.n	8004d52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 0208 	bic.w	r2, r2, #8
 8004d50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0201 	bic.w	r2, r2, #1
 8004d60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d62:	e013      	b.n	8004d8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d64:	f7ff f954 	bl	8004010 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b05      	cmp	r3, #5
 8004d70:	d90c      	bls.n	8004d8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2220      	movs	r2, #32
 8004d76:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e015      	b.n	8004db8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e4      	bne.n	8004d64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9e:	223f      	movs	r2, #63	; 0x3f
 8004da0:	409a      	lsls	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d004      	beq.n	8004dde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2280      	movs	r2, #128	; 0x80
 8004dd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e00c      	b.n	8004df8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2205      	movs	r2, #5
 8004de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 0201 	bic.w	r2, r2, #1
 8004df4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
 8004e10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	2b40      	cmp	r3, #64	; 0x40
 8004e30:	d108      	bne.n	8004e44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e42:	e007      	b.n	8004e54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	60da      	str	r2, [r3, #12]
}
 8004e54:	bf00      	nop
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	3b10      	subs	r3, #16
 8004e70:	4a14      	ldr	r2, [pc, #80]	; (8004ec4 <DMA_CalcBaseAndBitshift+0x64>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	091b      	lsrs	r3, r3, #4
 8004e78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e7a:	4a13      	ldr	r2, [pc, #76]	; (8004ec8 <DMA_CalcBaseAndBitshift+0x68>)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	4413      	add	r3, r2
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	461a      	mov	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b03      	cmp	r3, #3
 8004e8c:	d909      	bls.n	8004ea2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e96:	f023 0303 	bic.w	r3, r3, #3
 8004e9a:	1d1a      	adds	r2, r3, #4
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	659a      	str	r2, [r3, #88]	; 0x58
 8004ea0:	e007      	b.n	8004eb2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eaa:	f023 0303 	bic.w	r3, r3, #3
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	aaaaaaab 	.word	0xaaaaaaab
 8004ec8:	0801cfa4 	.word	0x0801cfa4

08004ecc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004edc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11f      	bne.n	8004f26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b03      	cmp	r3, #3
 8004eea:	d856      	bhi.n	8004f9a <DMA_CheckFifoParam+0xce>
 8004eec:	a201      	add	r2, pc, #4	; (adr r2, 8004ef4 <DMA_CheckFifoParam+0x28>)
 8004eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef2:	bf00      	nop
 8004ef4:	08004f05 	.word	0x08004f05
 8004ef8:	08004f17 	.word	0x08004f17
 8004efc:	08004f05 	.word	0x08004f05
 8004f00:	08004f9b 	.word	0x08004f9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d046      	beq.n	8004f9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f14:	e043      	b.n	8004f9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f1e:	d140      	bne.n	8004fa2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f24:	e03d      	b.n	8004fa2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f2e:	d121      	bne.n	8004f74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b03      	cmp	r3, #3
 8004f34:	d837      	bhi.n	8004fa6 <DMA_CheckFifoParam+0xda>
 8004f36:	a201      	add	r2, pc, #4	; (adr r2, 8004f3c <DMA_CheckFifoParam+0x70>)
 8004f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3c:	08004f4d 	.word	0x08004f4d
 8004f40:	08004f53 	.word	0x08004f53
 8004f44:	08004f4d 	.word	0x08004f4d
 8004f48:	08004f65 	.word	0x08004f65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f50:	e030      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d025      	beq.n	8004faa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f62:	e022      	b.n	8004faa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f6c:	d11f      	bne.n	8004fae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f72:	e01c      	b.n	8004fae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d903      	bls.n	8004f82 <DMA_CheckFifoParam+0xb6>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b03      	cmp	r3, #3
 8004f7e:	d003      	beq.n	8004f88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f80:	e018      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	73fb      	strb	r3, [r7, #15]
      break;
 8004f86:	e015      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00e      	beq.n	8004fb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
      break;
 8004f98:	e00b      	b.n	8004fb2 <DMA_CheckFifoParam+0xe6>
      break;
 8004f9a:	bf00      	nop
 8004f9c:	e00a      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004f9e:	bf00      	nop
 8004fa0:	e008      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fa2:	bf00      	nop
 8004fa4:	e006      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fa6:	bf00      	nop
 8004fa8:	e004      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004faa:	bf00      	nop
 8004fac:	e002      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fae:	bf00      	nop
 8004fb0:	e000      	b.n	8004fb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004fb2:	bf00      	nop
    }
  } 
  
  return status; 
 8004fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3714      	adds	r7, #20
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop

08004fc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b089      	sub	sp, #36	; 0x24
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
 8004fde:	e16b      	b.n	80052b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	f040 815a 	bne.w	80052b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f003 0303 	and.w	r3, r3, #3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d005      	beq.n	8005016 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005012:	2b02      	cmp	r3, #2
 8005014:	d130      	bne.n	8005078 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	2203      	movs	r2, #3
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	43db      	mvns	r3, r3
 8005028:	69ba      	ldr	r2, [r7, #24]
 800502a:	4013      	ands	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4313      	orrs	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800504c:	2201      	movs	r2, #1
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4013      	ands	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	091b      	lsrs	r3, r3, #4
 8005062:	f003 0201 	and.w	r2, r3, #1
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	4313      	orrs	r3, r2
 8005070:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f003 0303 	and.w	r3, r3, #3
 8005080:	2b03      	cmp	r3, #3
 8005082:	d017      	beq.n	80050b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	2203      	movs	r2, #3
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	43db      	mvns	r3, r3
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	4013      	ands	r3, r2
 800509a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	69ba      	ldr	r2, [r7, #24]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f003 0303 	and.w	r3, r3, #3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d123      	bne.n	8005108 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	08da      	lsrs	r2, r3, #3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3208      	adds	r2, #8
 80050c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	220f      	movs	r2, #15
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	43db      	mvns	r3, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4013      	ands	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	691a      	ldr	r2, [r3, #16]
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	f003 0307 	and.w	r3, r3, #7
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	08da      	lsrs	r2, r3, #3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3208      	adds	r2, #8
 8005102:	69b9      	ldr	r1, [r7, #24]
 8005104:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	2203      	movs	r2, #3
 8005114:	fa02 f303 	lsl.w	r3, r2, r3
 8005118:	43db      	mvns	r3, r3
 800511a:	69ba      	ldr	r2, [r7, #24]
 800511c:	4013      	ands	r3, r2
 800511e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f003 0203 	and.w	r2, r3, #3
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	fa02 f303 	lsl.w	r3, r2, r3
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	4313      	orrs	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 80b4 	beq.w	80052b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800514a:	2300      	movs	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	4b60      	ldr	r3, [pc, #384]	; (80052d0 <HAL_GPIO_Init+0x30c>)
 8005150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005152:	4a5f      	ldr	r2, [pc, #380]	; (80052d0 <HAL_GPIO_Init+0x30c>)
 8005154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005158:	6453      	str	r3, [r2, #68]	; 0x44
 800515a:	4b5d      	ldr	r3, [pc, #372]	; (80052d0 <HAL_GPIO_Init+0x30c>)
 800515c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005162:	60fb      	str	r3, [r7, #12]
 8005164:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005166:	4a5b      	ldr	r2, [pc, #364]	; (80052d4 <HAL_GPIO_Init+0x310>)
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	089b      	lsrs	r3, r3, #2
 800516c:	3302      	adds	r3, #2
 800516e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005172:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	220f      	movs	r2, #15
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	4013      	ands	r3, r2
 8005188:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a52      	ldr	r2, [pc, #328]	; (80052d8 <HAL_GPIO_Init+0x314>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d02b      	beq.n	80051ea <HAL_GPIO_Init+0x226>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a51      	ldr	r2, [pc, #324]	; (80052dc <HAL_GPIO_Init+0x318>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d025      	beq.n	80051e6 <HAL_GPIO_Init+0x222>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a50      	ldr	r2, [pc, #320]	; (80052e0 <HAL_GPIO_Init+0x31c>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d01f      	beq.n	80051e2 <HAL_GPIO_Init+0x21e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a4f      	ldr	r2, [pc, #316]	; (80052e4 <HAL_GPIO_Init+0x320>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d019      	beq.n	80051de <HAL_GPIO_Init+0x21a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a4e      	ldr	r2, [pc, #312]	; (80052e8 <HAL_GPIO_Init+0x324>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d013      	beq.n	80051da <HAL_GPIO_Init+0x216>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a4d      	ldr	r2, [pc, #308]	; (80052ec <HAL_GPIO_Init+0x328>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d00d      	beq.n	80051d6 <HAL_GPIO_Init+0x212>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a4c      	ldr	r2, [pc, #304]	; (80052f0 <HAL_GPIO_Init+0x32c>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d007      	beq.n	80051d2 <HAL_GPIO_Init+0x20e>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a4b      	ldr	r2, [pc, #300]	; (80052f4 <HAL_GPIO_Init+0x330>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d101      	bne.n	80051ce <HAL_GPIO_Init+0x20a>
 80051ca:	2307      	movs	r3, #7
 80051cc:	e00e      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051ce:	2308      	movs	r3, #8
 80051d0:	e00c      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051d2:	2306      	movs	r3, #6
 80051d4:	e00a      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051d6:	2305      	movs	r3, #5
 80051d8:	e008      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051da:	2304      	movs	r3, #4
 80051dc:	e006      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051de:	2303      	movs	r3, #3
 80051e0:	e004      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e002      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <HAL_GPIO_Init+0x228>
 80051ea:	2300      	movs	r3, #0
 80051ec:	69fa      	ldr	r2, [r7, #28]
 80051ee:	f002 0203 	and.w	r2, r2, #3
 80051f2:	0092      	lsls	r2, r2, #2
 80051f4:	4093      	lsls	r3, r2
 80051f6:	69ba      	ldr	r2, [r7, #24]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051fc:	4935      	ldr	r1, [pc, #212]	; (80052d4 <HAL_GPIO_Init+0x310>)
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	089b      	lsrs	r3, r3, #2
 8005202:	3302      	adds	r3, #2
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800520a:	4b3b      	ldr	r3, [pc, #236]	; (80052f8 <HAL_GPIO_Init+0x334>)
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	43db      	mvns	r3, r3
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	4013      	ands	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005226:	69ba      	ldr	r2, [r7, #24]
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800522e:	4a32      	ldr	r2, [pc, #200]	; (80052f8 <HAL_GPIO_Init+0x334>)
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005234:	4b30      	ldr	r3, [pc, #192]	; (80052f8 <HAL_GPIO_Init+0x334>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	43db      	mvns	r3, r3
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	4013      	ands	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4313      	orrs	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005258:	4a27      	ldr	r2, [pc, #156]	; (80052f8 <HAL_GPIO_Init+0x334>)
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800525e:	4b26      	ldr	r3, [pc, #152]	; (80052f8 <HAL_GPIO_Init+0x334>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	43db      	mvns	r3, r3
 8005268:	69ba      	ldr	r2, [r7, #24]
 800526a:	4013      	ands	r3, r2
 800526c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	4313      	orrs	r3, r2
 8005280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005282:	4a1d      	ldr	r2, [pc, #116]	; (80052f8 <HAL_GPIO_Init+0x334>)
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005288:	4b1b      	ldr	r3, [pc, #108]	; (80052f8 <HAL_GPIO_Init+0x334>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	43db      	mvns	r3, r3
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	4013      	ands	r3, r2
 8005296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052ac:	4a12      	ldr	r2, [pc, #72]	; (80052f8 <HAL_GPIO_Init+0x334>)
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	3301      	adds	r3, #1
 80052b6:	61fb      	str	r3, [r7, #28]
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	2b0f      	cmp	r3, #15
 80052bc:	f67f ae90 	bls.w	8004fe0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052c0:	bf00      	nop
 80052c2:	bf00      	nop
 80052c4:	3724      	adds	r7, #36	; 0x24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40023800 	.word	0x40023800
 80052d4:	40013800 	.word	0x40013800
 80052d8:	40020000 	.word	0x40020000
 80052dc:	40020400 	.word	0x40020400
 80052e0:	40020800 	.word	0x40020800
 80052e4:	40020c00 	.word	0x40020c00
 80052e8:	40021000 	.word	0x40021000
 80052ec:	40021400 	.word	0x40021400
 80052f0:	40021800 	.word	0x40021800
 80052f4:	40021c00 	.word	0x40021c00
 80052f8:	40013c00 	.word	0x40013c00

080052fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	807b      	strh	r3, [r7, #2]
 8005308:	4613      	mov	r3, r2
 800530a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800530c:	787b      	ldrb	r3, [r7, #1]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d003      	beq.n	800531a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005312:	887a      	ldrh	r2, [r7, #2]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005318:	e003      	b.n	8005322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800531a:	887b      	ldrh	r3, [r7, #2]
 800531c:	041a      	lsls	r2, r3, #16
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	619a      	str	r2, [r3, #24]
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800532e:	b480      	push	{r7}
 8005330:	b085      	sub	sp, #20
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	460b      	mov	r3, r1
 8005338:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005340:	887a      	ldrh	r2, [r7, #2]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4013      	ands	r3, r2
 8005346:	041a      	lsls	r2, r3, #16
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	43d9      	mvns	r1, r3
 800534c:	887b      	ldrh	r3, [r7, #2]
 800534e:	400b      	ands	r3, r1
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	619a      	str	r2, [r3, #24]
}
 8005356:	bf00      	nop
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
	...

08005364 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	4603      	mov	r3, r0
 800536c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800536e:	4b08      	ldr	r3, [pc, #32]	; (8005390 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005370:	695a      	ldr	r2, [r3, #20]
 8005372:	88fb      	ldrh	r3, [r7, #6]
 8005374:	4013      	ands	r3, r2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d006      	beq.n	8005388 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800537a:	4a05      	ldr	r2, [pc, #20]	; (8005390 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800537c:	88fb      	ldrh	r3, [r7, #6]
 800537e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	4618      	mov	r0, r3
 8005384:	f7fd fd68 	bl	8002e58 <HAL_GPIO_EXTI_Callback>
  }
}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40013c00 	.word	0x40013c00

08005394 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8005394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005396:	b08f      	sub	sp, #60	; 0x3c
 8005398:	af0a      	add	r7, sp, #40	; 0x28
 800539a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e054      	b.n	8005450 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d106      	bne.n	80053c6 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f00e fc53 	bl	8013c6c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2203      	movs	r2, #3
 80053ca:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d102      	bne.n	80053e0 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f005 f92b 	bl	800a640 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	603b      	str	r3, [r7, #0]
 80053f0:	687e      	ldr	r6, [r7, #4]
 80053f2:	466d      	mov	r5, sp
 80053f4:	f106 0410 	add.w	r4, r6, #16
 80053f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005400:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005404:	e885 0003 	stmia.w	r5, {r0, r1}
 8005408:	1d33      	adds	r3, r6, #4
 800540a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800540c:	6838      	ldr	r0, [r7, #0]
 800540e:	f005 f8a5 	bl	800a55c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2101      	movs	r1, #1
 8005418:	4618      	mov	r0, r3
 800541a:	f005 f922 	bl	800a662 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	603b      	str	r3, [r7, #0]
 8005424:	687e      	ldr	r6, [r7, #4]
 8005426:	466d      	mov	r5, sp
 8005428:	f106 0410 	add.w	r4, r6, #16
 800542c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800542e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005430:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005432:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005434:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005438:	e885 0003 	stmia.w	r5, {r0, r1}
 800543c:	1d33      	adds	r3, r6, #4
 800543e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005440:	6838      	ldr	r0, [r7, #0]
 8005442:	f005 fa35 	bl	800a8b0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3714      	adds	r7, #20
 8005454:	46bd      	mov	sp, r7
 8005456:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005458 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8005458:	b590      	push	{r4, r7, lr}
 800545a:	b089      	sub	sp, #36	; 0x24
 800545c:	af04      	add	r7, sp, #16
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	4608      	mov	r0, r1
 8005462:	4611      	mov	r1, r2
 8005464:	461a      	mov	r2, r3
 8005466:	4603      	mov	r3, r0
 8005468:	70fb      	strb	r3, [r7, #3]
 800546a:	460b      	mov	r3, r1
 800546c:	70bb      	strb	r3, [r7, #2]
 800546e:	4613      	mov	r3, r2
 8005470:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005478:	2b01      	cmp	r3, #1
 800547a:	d101      	bne.n	8005480 <HAL_HCD_HC_Init+0x28>
 800547c:	2302      	movs	r3, #2
 800547e:	e076      	b.n	800556e <HAL_HCD_HC_Init+0x116>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	212c      	movs	r1, #44	; 0x2c
 800548e:	fb01 f303 	mul.w	r3, r1, r3
 8005492:	4413      	add	r3, r2
 8005494:	333d      	adds	r3, #61	; 0x3d
 8005496:	2200      	movs	r2, #0
 8005498:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800549a:	78fb      	ldrb	r3, [r7, #3]
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	212c      	movs	r1, #44	; 0x2c
 80054a0:	fb01 f303 	mul.w	r3, r1, r3
 80054a4:	4413      	add	r3, r2
 80054a6:	3338      	adds	r3, #56	; 0x38
 80054a8:	787a      	ldrb	r2, [r7, #1]
 80054aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80054ac:	78fb      	ldrb	r3, [r7, #3]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	212c      	movs	r1, #44	; 0x2c
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	3340      	adds	r3, #64	; 0x40
 80054ba:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80054bc:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80054be:	78fb      	ldrb	r3, [r7, #3]
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	212c      	movs	r1, #44	; 0x2c
 80054c4:	fb01 f303 	mul.w	r3, r1, r3
 80054c8:	4413      	add	r3, r2
 80054ca:	3339      	adds	r3, #57	; 0x39
 80054cc:	78fa      	ldrb	r2, [r7, #3]
 80054ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80054d0:	78fb      	ldrb	r3, [r7, #3]
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	212c      	movs	r1, #44	; 0x2c
 80054d6:	fb01 f303 	mul.w	r3, r1, r3
 80054da:	4413      	add	r3, r2
 80054dc:	333f      	adds	r3, #63	; 0x3f
 80054de:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80054e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80054e4:	78fb      	ldrb	r3, [r7, #3]
 80054e6:	78ba      	ldrb	r2, [r7, #2]
 80054e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054ec:	b2d0      	uxtb	r0, r2
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	212c      	movs	r1, #44	; 0x2c
 80054f2:	fb01 f303 	mul.w	r3, r1, r3
 80054f6:	4413      	add	r3, r2
 80054f8:	333a      	adds	r3, #58	; 0x3a
 80054fa:	4602      	mov	r2, r0
 80054fc:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80054fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005502:	2b00      	cmp	r3, #0
 8005504:	da09      	bge.n	800551a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8005506:	78fb      	ldrb	r3, [r7, #3]
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	212c      	movs	r1, #44	; 0x2c
 800550c:	fb01 f303 	mul.w	r3, r1, r3
 8005510:	4413      	add	r3, r2
 8005512:	333b      	adds	r3, #59	; 0x3b
 8005514:	2201      	movs	r2, #1
 8005516:	701a      	strb	r2, [r3, #0]
 8005518:	e008      	b.n	800552c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	212c      	movs	r1, #44	; 0x2c
 8005520:	fb01 f303 	mul.w	r3, r1, r3
 8005524:	4413      	add	r3, r2
 8005526:	333b      	adds	r3, #59	; 0x3b
 8005528:	2200      	movs	r2, #0
 800552a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	212c      	movs	r1, #44	; 0x2c
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	4413      	add	r3, r2
 8005538:	333c      	adds	r3, #60	; 0x3c
 800553a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800553e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	787c      	ldrb	r4, [r7, #1]
 8005546:	78ba      	ldrb	r2, [r7, #2]
 8005548:	78f9      	ldrb	r1, [r7, #3]
 800554a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800554c:	9302      	str	r3, [sp, #8]
 800554e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005552:	9301      	str	r3, [sp, #4]
 8005554:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	4623      	mov	r3, r4
 800555c:	f005 fb2a 	bl	800abb4 <USB_HC_Init>
 8005560:	4603      	mov	r3, r0
 8005562:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800556c:	7bfb      	ldrb	r3, [r7, #15]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	bd90      	pop	{r4, r7, pc}

08005576 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005576:	b580      	push	{r7, lr}
 8005578:	b084      	sub	sp, #16
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	460b      	mov	r3, r1
 8005580:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800558c:	2b01      	cmp	r3, #1
 800558e:	d101      	bne.n	8005594 <HAL_HCD_HC_Halt+0x1e>
 8005590:	2302      	movs	r3, #2
 8005592:	e00f      	b.n	80055b4 <HAL_HCD_HC_Halt+0x3e>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	78fa      	ldrb	r2, [r7, #3]
 80055a2:	4611      	mov	r1, r2
 80055a4:	4618      	mov	r0, r3
 80055a6:	f005 fd66 	bl	800b076 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	4608      	mov	r0, r1
 80055c6:	4611      	mov	r1, r2
 80055c8:	461a      	mov	r2, r3
 80055ca:	4603      	mov	r3, r0
 80055cc:	70fb      	strb	r3, [r7, #3]
 80055ce:	460b      	mov	r3, r1
 80055d0:	70bb      	strb	r3, [r7, #2]
 80055d2:	4613      	mov	r3, r2
 80055d4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80055d6:	78fb      	ldrb	r3, [r7, #3]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	212c      	movs	r1, #44	; 0x2c
 80055dc:	fb01 f303 	mul.w	r3, r1, r3
 80055e0:	4413      	add	r3, r2
 80055e2:	333b      	adds	r3, #59	; 0x3b
 80055e4:	78ba      	ldrb	r2, [r7, #2]
 80055e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80055e8:	78fb      	ldrb	r3, [r7, #3]
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	212c      	movs	r1, #44	; 0x2c
 80055ee:	fb01 f303 	mul.w	r3, r1, r3
 80055f2:	4413      	add	r3, r2
 80055f4:	333f      	adds	r3, #63	; 0x3f
 80055f6:	787a      	ldrb	r2, [r7, #1]
 80055f8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80055fa:	7c3b      	ldrb	r3, [r7, #16]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d112      	bne.n	8005626 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	212c      	movs	r1, #44	; 0x2c
 8005606:	fb01 f303 	mul.w	r3, r1, r3
 800560a:	4413      	add	r3, r2
 800560c:	3342      	adds	r3, #66	; 0x42
 800560e:	2203      	movs	r2, #3
 8005610:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005612:	78fb      	ldrb	r3, [r7, #3]
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	212c      	movs	r1, #44	; 0x2c
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	4413      	add	r3, r2
 800561e:	333d      	adds	r3, #61	; 0x3d
 8005620:	7f3a      	ldrb	r2, [r7, #28]
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e008      	b.n	8005638 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005626:	78fb      	ldrb	r3, [r7, #3]
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	212c      	movs	r1, #44	; 0x2c
 800562c:	fb01 f303 	mul.w	r3, r1, r3
 8005630:	4413      	add	r3, r2
 8005632:	3342      	adds	r3, #66	; 0x42
 8005634:	2202      	movs	r2, #2
 8005636:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005638:	787b      	ldrb	r3, [r7, #1]
 800563a:	2b03      	cmp	r3, #3
 800563c:	f200 80c6 	bhi.w	80057cc <HAL_HCD_HC_SubmitRequest+0x210>
 8005640:	a201      	add	r2, pc, #4	; (adr r2, 8005648 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005646:	bf00      	nop
 8005648:	08005659 	.word	0x08005659
 800564c:	080057b9 	.word	0x080057b9
 8005650:	080056bd 	.word	0x080056bd
 8005654:	0800573b 	.word	0x0800573b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005658:	7c3b      	ldrb	r3, [r7, #16]
 800565a:	2b01      	cmp	r3, #1
 800565c:	f040 80b8 	bne.w	80057d0 <HAL_HCD_HC_SubmitRequest+0x214>
 8005660:	78bb      	ldrb	r3, [r7, #2]
 8005662:	2b00      	cmp	r3, #0
 8005664:	f040 80b4 	bne.w	80057d0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005668:	8b3b      	ldrh	r3, [r7, #24]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d108      	bne.n	8005680 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800566e:	78fb      	ldrb	r3, [r7, #3]
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	212c      	movs	r1, #44	; 0x2c
 8005674:	fb01 f303 	mul.w	r3, r1, r3
 8005678:	4413      	add	r3, r2
 800567a:	3355      	adds	r3, #85	; 0x55
 800567c:	2201      	movs	r2, #1
 800567e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005680:	78fb      	ldrb	r3, [r7, #3]
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	212c      	movs	r1, #44	; 0x2c
 8005686:	fb01 f303 	mul.w	r3, r1, r3
 800568a:	4413      	add	r3, r2
 800568c:	3355      	adds	r3, #85	; 0x55
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d109      	bne.n	80056a8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005694:	78fb      	ldrb	r3, [r7, #3]
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	212c      	movs	r1, #44	; 0x2c
 800569a:	fb01 f303 	mul.w	r3, r1, r3
 800569e:	4413      	add	r3, r2
 80056a0:	3342      	adds	r3, #66	; 0x42
 80056a2:	2200      	movs	r2, #0
 80056a4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80056a6:	e093      	b.n	80057d0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80056a8:	78fb      	ldrb	r3, [r7, #3]
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	212c      	movs	r1, #44	; 0x2c
 80056ae:	fb01 f303 	mul.w	r3, r1, r3
 80056b2:	4413      	add	r3, r2
 80056b4:	3342      	adds	r3, #66	; 0x42
 80056b6:	2202      	movs	r2, #2
 80056b8:	701a      	strb	r2, [r3, #0]
      break;
 80056ba:	e089      	b.n	80057d0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80056bc:	78bb      	ldrb	r3, [r7, #2]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d11d      	bne.n	80056fe <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80056c2:	78fb      	ldrb	r3, [r7, #3]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	212c      	movs	r1, #44	; 0x2c
 80056c8:	fb01 f303 	mul.w	r3, r1, r3
 80056cc:	4413      	add	r3, r2
 80056ce:	3355      	adds	r3, #85	; 0x55
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056d6:	78fb      	ldrb	r3, [r7, #3]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	212c      	movs	r1, #44	; 0x2c
 80056dc:	fb01 f303 	mul.w	r3, r1, r3
 80056e0:	4413      	add	r3, r2
 80056e2:	3342      	adds	r3, #66	; 0x42
 80056e4:	2200      	movs	r2, #0
 80056e6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80056e8:	e073      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80056ea:	78fb      	ldrb	r3, [r7, #3]
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	212c      	movs	r1, #44	; 0x2c
 80056f0:	fb01 f303 	mul.w	r3, r1, r3
 80056f4:	4413      	add	r3, r2
 80056f6:	3342      	adds	r3, #66	; 0x42
 80056f8:	2202      	movs	r2, #2
 80056fa:	701a      	strb	r2, [r3, #0]
      break;
 80056fc:	e069      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80056fe:	78fb      	ldrb	r3, [r7, #3]
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	212c      	movs	r1, #44	; 0x2c
 8005704:	fb01 f303 	mul.w	r3, r1, r3
 8005708:	4413      	add	r3, r2
 800570a:	3354      	adds	r3, #84	; 0x54
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d109      	bne.n	8005726 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005712:	78fb      	ldrb	r3, [r7, #3]
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	212c      	movs	r1, #44	; 0x2c
 8005718:	fb01 f303 	mul.w	r3, r1, r3
 800571c:	4413      	add	r3, r2
 800571e:	3342      	adds	r3, #66	; 0x42
 8005720:	2200      	movs	r2, #0
 8005722:	701a      	strb	r2, [r3, #0]
      break;
 8005724:	e055      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005726:	78fb      	ldrb	r3, [r7, #3]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	212c      	movs	r1, #44	; 0x2c
 800572c:	fb01 f303 	mul.w	r3, r1, r3
 8005730:	4413      	add	r3, r2
 8005732:	3342      	adds	r3, #66	; 0x42
 8005734:	2202      	movs	r2, #2
 8005736:	701a      	strb	r2, [r3, #0]
      break;
 8005738:	e04b      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800573a:	78bb      	ldrb	r3, [r7, #2]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d11d      	bne.n	800577c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005740:	78fb      	ldrb	r3, [r7, #3]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	212c      	movs	r1, #44	; 0x2c
 8005746:	fb01 f303 	mul.w	r3, r1, r3
 800574a:	4413      	add	r3, r2
 800574c:	3355      	adds	r3, #85	; 0x55
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d109      	bne.n	8005768 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005754:	78fb      	ldrb	r3, [r7, #3]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	212c      	movs	r1, #44	; 0x2c
 800575a:	fb01 f303 	mul.w	r3, r1, r3
 800575e:	4413      	add	r3, r2
 8005760:	3342      	adds	r3, #66	; 0x42
 8005762:	2200      	movs	r2, #0
 8005764:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005766:	e034      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	212c      	movs	r1, #44	; 0x2c
 800576e:	fb01 f303 	mul.w	r3, r1, r3
 8005772:	4413      	add	r3, r2
 8005774:	3342      	adds	r3, #66	; 0x42
 8005776:	2202      	movs	r2, #2
 8005778:	701a      	strb	r2, [r3, #0]
      break;
 800577a:	e02a      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800577c:	78fb      	ldrb	r3, [r7, #3]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	212c      	movs	r1, #44	; 0x2c
 8005782:	fb01 f303 	mul.w	r3, r1, r3
 8005786:	4413      	add	r3, r2
 8005788:	3354      	adds	r3, #84	; 0x54
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d109      	bne.n	80057a4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005790:	78fb      	ldrb	r3, [r7, #3]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	212c      	movs	r1, #44	; 0x2c
 8005796:	fb01 f303 	mul.w	r3, r1, r3
 800579a:	4413      	add	r3, r2
 800579c:	3342      	adds	r3, #66	; 0x42
 800579e:	2200      	movs	r2, #0
 80057a0:	701a      	strb	r2, [r3, #0]
      break;
 80057a2:	e016      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80057a4:	78fb      	ldrb	r3, [r7, #3]
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	212c      	movs	r1, #44	; 0x2c
 80057aa:	fb01 f303 	mul.w	r3, r1, r3
 80057ae:	4413      	add	r3, r2
 80057b0:	3342      	adds	r3, #66	; 0x42
 80057b2:	2202      	movs	r2, #2
 80057b4:	701a      	strb	r2, [r3, #0]
      break;
 80057b6:	e00c      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80057b8:	78fb      	ldrb	r3, [r7, #3]
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	212c      	movs	r1, #44	; 0x2c
 80057be:	fb01 f303 	mul.w	r3, r1, r3
 80057c2:	4413      	add	r3, r2
 80057c4:	3342      	adds	r3, #66	; 0x42
 80057c6:	2200      	movs	r2, #0
 80057c8:	701a      	strb	r2, [r3, #0]
      break;
 80057ca:	e002      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80057cc:	bf00      	nop
 80057ce:	e000      	b.n	80057d2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80057d0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80057d2:	78fb      	ldrb	r3, [r7, #3]
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	212c      	movs	r1, #44	; 0x2c
 80057d8:	fb01 f303 	mul.w	r3, r1, r3
 80057dc:	4413      	add	r3, r2
 80057de:	3344      	adds	r3, #68	; 0x44
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80057e4:	78fb      	ldrb	r3, [r7, #3]
 80057e6:	8b3a      	ldrh	r2, [r7, #24]
 80057e8:	6879      	ldr	r1, [r7, #4]
 80057ea:	202c      	movs	r0, #44	; 0x2c
 80057ec:	fb00 f303 	mul.w	r3, r0, r3
 80057f0:	440b      	add	r3, r1
 80057f2:	334c      	adds	r3, #76	; 0x4c
 80057f4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80057f6:	78fb      	ldrb	r3, [r7, #3]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	212c      	movs	r1, #44	; 0x2c
 80057fc:	fb01 f303 	mul.w	r3, r1, r3
 8005800:	4413      	add	r3, r2
 8005802:	3360      	adds	r3, #96	; 0x60
 8005804:	2200      	movs	r2, #0
 8005806:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005808:	78fb      	ldrb	r3, [r7, #3]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	212c      	movs	r1, #44	; 0x2c
 800580e:	fb01 f303 	mul.w	r3, r1, r3
 8005812:	4413      	add	r3, r2
 8005814:	3350      	adds	r3, #80	; 0x50
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800581a:	78fb      	ldrb	r3, [r7, #3]
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	212c      	movs	r1, #44	; 0x2c
 8005820:	fb01 f303 	mul.w	r3, r1, r3
 8005824:	4413      	add	r3, r2
 8005826:	3339      	adds	r3, #57	; 0x39
 8005828:	78fa      	ldrb	r2, [r7, #3]
 800582a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800582c:	78fb      	ldrb	r3, [r7, #3]
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	212c      	movs	r1, #44	; 0x2c
 8005832:	fb01 f303 	mul.w	r3, r1, r3
 8005836:	4413      	add	r3, r2
 8005838:	3361      	adds	r3, #97	; 0x61
 800583a:	2200      	movs	r2, #0
 800583c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6818      	ldr	r0, [r3, #0]
 8005842:	78fb      	ldrb	r3, [r7, #3]
 8005844:	222c      	movs	r2, #44	; 0x2c
 8005846:	fb02 f303 	mul.w	r3, r2, r3
 800584a:	3338      	adds	r3, #56	; 0x38
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	18d1      	adds	r1, r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	b2db      	uxtb	r3, r3
 8005856:	461a      	mov	r2, r3
 8005858:	f005 faba 	bl	800add0 <USB_HC_StartXfer>
 800585c:	4603      	mov	r3, r0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop

08005868 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4618      	mov	r0, r3
 8005880:	f004 ffd3 	bl	800a82a <USB_GetMode>
 8005884:	4603      	mov	r3, r0
 8005886:	2b01      	cmp	r3, #1
 8005888:	f040 80ef 	bne.w	8005a6a <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f004 ffb7 	bl	800a804 <USB_ReadInterrupts>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 80e5 	beq.w	8005a68 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4618      	mov	r0, r3
 80058a4:	f004 ffae 	bl	800a804 <USB_ReadInterrupts>
 80058a8:	4603      	mov	r3, r0
 80058aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058b2:	d104      	bne.n	80058be <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80058bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f004 ff9e 	bl	800a804 <USB_ReadInterrupts>
 80058c8:	4603      	mov	r3, r0
 80058ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058d2:	d104      	bne.n	80058de <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80058dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4618      	mov	r0, r3
 80058e4:	f004 ff8e 	bl	800a804 <USB_ReadInterrupts>
 80058e8:	4603      	mov	r3, r0
 80058ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80058f2:	d104      	bne.n	80058fe <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80058fc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4618      	mov	r0, r3
 8005904:	f004 ff7e 	bl	800a804 <USB_ReadInterrupts>
 8005908:	4603      	mov	r3, r0
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b02      	cmp	r3, #2
 8005910:	d103      	bne.n	800591a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2202      	movs	r2, #2
 8005918:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4618      	mov	r0, r3
 8005920:	f004 ff70 	bl	800a804 <USB_ReadInterrupts>
 8005924:	4603      	mov	r3, r0
 8005926:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800592a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800592e:	d115      	bne.n	800595c <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005938:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	2b00      	cmp	r3, #0
 8005948:	d108      	bne.n	800595c <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f00e fa08 	bl	8013d60 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2101      	movs	r1, #1
 8005956:	4618      	mov	r0, r3
 8005958:	f005 f866 	bl	800aa28 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4618      	mov	r0, r3
 8005962:	f004 ff4f 	bl	800a804 <USB_ReadInterrupts>
 8005966:	4603      	mov	r3, r0
 8005968:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800596c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005970:	d102      	bne.n	8005978 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f001 f9ff 	bl	8006d76 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4618      	mov	r0, r3
 800597e:	f004 ff41 	bl	800a804 <USB_ReadInterrupts>
 8005982:	4603      	mov	r3, r0
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b08      	cmp	r3, #8
 800598a:	d106      	bne.n	800599a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f00e f9c5 	bl	8013d1c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2208      	movs	r2, #8
 8005998:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4618      	mov	r0, r3
 80059a0:	f004 ff30 	bl	800a804 <USB_ReadInterrupts>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f003 0310 	and.w	r3, r3, #16
 80059aa:	2b10      	cmp	r3, #16
 80059ac:	d101      	bne.n	80059b2 <HAL_HCD_IRQHandler+0x14a>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <HAL_HCD_IRQHandler+0x14c>
 80059b2:	2300      	movs	r3, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d012      	beq.n	80059de <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f022 0210 	bic.w	r2, r2, #16
 80059c6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f001 f902 	bl	8006bd2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699a      	ldr	r2, [r3, #24]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f042 0210 	orr.w	r2, r2, #16
 80059dc:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f004 ff0e 	bl	800a804 <USB_ReadInterrupts>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059f2:	d13a      	bne.n	8005a6a <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f005 fb2b 	bl	800b054 <USB_HC_ReadInterrupt>
 80059fe:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
 8005a04:	e025      	b.n	8005a52 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f003 030f 	and.w	r3, r3, #15
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d018      	beq.n	8005a4c <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a30:	d106      	bne.n	8005a40 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	4619      	mov	r1, r3
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f8ab 	bl	8005b94 <HCD_HC_IN_IRQHandler>
 8005a3e:	e005      	b.n	8005a4c <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	4619      	mov	r1, r3
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 fcc6 	bl	80063d8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d3d4      	bcc.n	8005a06 <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a64:	615a      	str	r2, [r3, #20]
 8005a66:	e000      	b.n	8005a6a <HAL_HCD_IRQHandler+0x202>
      return;
 8005a68:	bf00      	nop
    }
  }
}
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_HCD_Start+0x16>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e013      	b.n	8005aae <HAL_HCD_Start+0x3e>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f004 fdc3 	bl	800a61e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f005 f826 	bl	800aaf0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3708      	adds	r7, #8
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b082      	sub	sp, #8
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_HCD_Stop+0x16>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e00d      	b.n	8005ae8 <HAL_HCD_Stop+0x32>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f005 fc25 	bl	800b328 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3708      	adds	r7, #8
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f004 ffcd 	bl	800aa9c <USB_ResetPort>
 8005b02:	4603      	mov	r3, r0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	460b      	mov	r3, r1
 8005b16:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005b18:	78fb      	ldrb	r3, [r7, #3]
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	212c      	movs	r1, #44	; 0x2c
 8005b1e:	fb01 f303 	mul.w	r3, r1, r3
 8005b22:	4413      	add	r3, r2
 8005b24:	3360      	adds	r3, #96	; 0x60
 8005b26:	781b      	ldrb	r3, [r3, #0]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	212c      	movs	r1, #44	; 0x2c
 8005b46:	fb01 f303 	mul.w	r3, r1, r3
 8005b4a:	4413      	add	r3, r2
 8005b4c:	3350      	adds	r3, #80	; 0x50
 8005b4e:	681b      	ldr	r3, [r3, #0]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f005 f811 	bl	800ab90 <USB_GetCurrentFrame>
 8005b6e:	4603      	mov	r3, r0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f004 ffec 	bl	800ab62 <USB_GetHostSpeed>
 8005b8a:	4603      	mov	r3, r0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005baa:	78fb      	ldrb	r3, [r7, #3]
 8005bac:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	015a      	lsls	r2, r3, #5
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0304 	and.w	r3, r3, #4
 8005bc0:	2b04      	cmp	r3, #4
 8005bc2:	d119      	bne.n	8005bf8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	2304      	movs	r3, #4
 8005bd4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	0151      	lsls	r1, r2, #5
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	440a      	add	r2, r1
 8005bec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bf0:	f043 0302 	orr.w	r3, r3, #2
 8005bf4:	60d3      	str	r3, [r2, #12]
 8005bf6:	e101      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c0e:	d12b      	bne.n	8005c68 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c22:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	212c      	movs	r1, #44	; 0x2c
 8005c2a:	fb01 f303 	mul.w	r3, r1, r3
 8005c2e:	4413      	add	r3, r2
 8005c30:	3361      	adds	r3, #97	; 0x61
 8005c32:	2207      	movs	r2, #7
 8005c34:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	0151      	lsls	r1, r2, #5
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	440a      	add	r2, r1
 8005c4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c50:	f043 0302 	orr.w	r3, r3, #2
 8005c54:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68fa      	ldr	r2, [r7, #12]
 8005c5c:	b2d2      	uxtb	r2, r2
 8005c5e:	4611      	mov	r1, r2
 8005c60:	4618      	mov	r0, r3
 8005c62:	f005 fa08 	bl	800b076 <USB_HC_Halt>
 8005c66:	e0c9      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b20      	cmp	r3, #32
 8005c7c:	d109      	bne.n	8005c92 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	2320      	movs	r3, #32
 8005c8e:	6093      	str	r3, [r2, #8]
 8005c90:	e0b4      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d133      	bne.n	8005d10 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	015a      	lsls	r2, r3, #5
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	4413      	add	r3, r2
 8005cb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	0151      	lsls	r1, r2, #5
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	440a      	add	r2, r1
 8005cbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cc2:	f043 0302 	orr.w	r3, r3, #2
 8005cc6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	212c      	movs	r1, #44	; 0x2c
 8005cce:	fb01 f303 	mul.w	r3, r1, r3
 8005cd2:	4413      	add	r3, r2
 8005cd4:	3361      	adds	r3, #97	; 0x61
 8005cd6:	2205      	movs	r2, #5
 8005cd8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	015a      	lsls	r2, r3, #5
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	4413      	add	r3, r2
 8005ce2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	2310      	movs	r3, #16
 8005cea:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	015a      	lsls	r2, r3, #5
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	4413      	add	r3, r2
 8005cf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	2308      	movs	r3, #8
 8005cfc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68fa      	ldr	r2, [r7, #12]
 8005d04:	b2d2      	uxtb	r2, r2
 8005d06:	4611      	mov	r1, r2
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f005 f9b4 	bl	800b076 <USB_HC_Halt>
 8005d0e:	e075      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d26:	d134      	bne.n	8005d92 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	015a      	lsls	r2, r3, #5
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	4413      	add	r3, r2
 8005d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	0151      	lsls	r1, r2, #5
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	440a      	add	r2, r1
 8005d3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d42:	f043 0302 	orr.w	r3, r3, #2
 8005d46:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	212c      	movs	r1, #44	; 0x2c
 8005d4e:	fb01 f303 	mul.w	r3, r1, r3
 8005d52:	4413      	add	r3, r2
 8005d54:	3361      	adds	r3, #97	; 0x61
 8005d56:	2208      	movs	r2, #8
 8005d58:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	015a      	lsls	r2, r3, #5
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	4413      	add	r3, r2
 8005d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d66:	461a      	mov	r2, r3
 8005d68:	2310      	movs	r3, #16
 8005d6a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	015a      	lsls	r2, r3, #5
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	4413      	add	r3, r2
 8005d74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d78:	461a      	mov	r2, r3
 8005d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d7e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	4611      	mov	r1, r2
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f005 f973 	bl	800b076 <USB_HC_Halt>
 8005d90:	e034      	b.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	015a      	lsls	r2, r3, #5
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	4413      	add	r3, r2
 8005d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005da4:	2b80      	cmp	r3, #128	; 0x80
 8005da6:	d129      	bne.n	8005dfc <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	015a      	lsls	r2, r3, #5
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	4413      	add	r3, r2
 8005db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	0151      	lsls	r1, r2, #5
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	440a      	add	r2, r1
 8005dbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dc2:	f043 0302 	orr.w	r3, r3, #2
 8005dc6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	212c      	movs	r1, #44	; 0x2c
 8005dce:	fb01 f303 	mul.w	r3, r1, r3
 8005dd2:	4413      	add	r3, r2
 8005dd4:	3361      	adds	r3, #97	; 0x61
 8005dd6:	2206      	movs	r2, #6
 8005dd8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	b2d2      	uxtb	r2, r2
 8005de2:	4611      	mov	r1, r2
 8005de4:	4618      	mov	r0, r3
 8005de6:	f005 f946 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	015a      	lsls	r2, r3, #5
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df6:	461a      	mov	r2, r3
 8005df8:	2380      	movs	r3, #128	; 0x80
 8005dfa:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e12:	d122      	bne.n	8005e5a <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	015a      	lsls	r2, r3, #5
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	0151      	lsls	r1, r2, #5
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	440a      	add	r2, r1
 8005e2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e2e:	f043 0302 	orr.w	r3, r3, #2
 8005e32:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f005 f919 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e50:	461a      	mov	r2, r3
 8005e52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e56:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005e58:	e2ba      	b.n	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	f040 811b 	bne.w	80060a8 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d019      	beq.n	8005eae <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	212c      	movs	r1, #44	; 0x2c
 8005e80:	fb01 f303 	mul.w	r3, r1, r3
 8005e84:	4413      	add	r3, r2
 8005e86:	3348      	adds	r3, #72	; 0x48
 8005e88:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	0159      	lsls	r1, r3, #5
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	440b      	add	r3, r1
 8005e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005e9c:	1ad2      	subs	r2, r2, r3
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	202c      	movs	r0, #44	; 0x2c
 8005ea4:	fb00 f303 	mul.w	r3, r0, r3
 8005ea8:	440b      	add	r3, r1
 8005eaa:	3350      	adds	r3, #80	; 0x50
 8005eac:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	212c      	movs	r1, #44	; 0x2c
 8005eb4:	fb01 f303 	mul.w	r3, r1, r3
 8005eb8:	4413      	add	r3, r2
 8005eba:	3361      	adds	r3, #97	; 0x61
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	212c      	movs	r1, #44	; 0x2c
 8005ec6:	fb01 f303 	mul.w	r3, r1, r3
 8005eca:	4413      	add	r3, r2
 8005ecc:	335c      	adds	r3, #92	; 0x5c
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	212c      	movs	r1, #44	; 0x2c
 8005eea:	fb01 f303 	mul.w	r3, r1, r3
 8005eee:	4413      	add	r3, r2
 8005ef0:	333f      	adds	r3, #63	; 0x3f
 8005ef2:	781b      	ldrb	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d009      	beq.n	8005f0c <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	212c      	movs	r1, #44	; 0x2c
 8005efe:	fb01 f303 	mul.w	r3, r1, r3
 8005f02:	4413      	add	r3, r2
 8005f04:	333f      	adds	r3, #63	; 0x3f
 8005f06:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d121      	bne.n	8005f50 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	0151      	lsls	r1, r2, #5
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	440a      	add	r2, r1
 8005f22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f26:	f043 0302 	orr.w	r3, r3, #2
 8005f2a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	b2d2      	uxtb	r2, r2
 8005f34:	4611      	mov	r1, r2
 8005f36:	4618      	mov	r0, r3
 8005f38:	f005 f89d 	bl	800b076 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	015a      	lsls	r2, r3, #5
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	4413      	add	r3, r2
 8005f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f48:	461a      	mov	r2, r3
 8005f4a:	2310      	movs	r3, #16
 8005f4c:	6093      	str	r3, [r2, #8]
 8005f4e:	e066      	b.n	800601e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	212c      	movs	r1, #44	; 0x2c
 8005f56:	fb01 f303 	mul.w	r3, r1, r3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	333f      	adds	r3, #63	; 0x3f
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	2b03      	cmp	r3, #3
 8005f62:	d127      	bne.n	8005fb4 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	0151      	lsls	r1, r2, #5
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	440a      	add	r2, r1
 8005f7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f7e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f82:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	212c      	movs	r1, #44	; 0x2c
 8005f8a:	fb01 f303 	mul.w	r3, r1, r3
 8005f8e:	4413      	add	r3, r2
 8005f90:	3360      	adds	r3, #96	; 0x60
 8005f92:	2201      	movs	r2, #1
 8005f94:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	b2d9      	uxtb	r1, r3
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	202c      	movs	r0, #44	; 0x2c
 8005fa0:	fb00 f303 	mul.w	r3, r0, r3
 8005fa4:	4413      	add	r3, r2
 8005fa6:	3360      	adds	r3, #96	; 0x60
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	461a      	mov	r2, r3
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f00d ff13 	bl	8013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005fb2:	e034      	b.n	800601e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	212c      	movs	r1, #44	; 0x2c
 8005fba:	fb01 f303 	mul.w	r3, r1, r3
 8005fbe:	4413      	add	r3, r2
 8005fc0:	333f      	adds	r3, #63	; 0x3f
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d12a      	bne.n	800601e <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	212c      	movs	r1, #44	; 0x2c
 8005fce:	fb01 f303 	mul.w	r3, r1, r3
 8005fd2:	4413      	add	r3, r2
 8005fd4:	3360      	adds	r3, #96	; 0x60
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	212c      	movs	r1, #44	; 0x2c
 8005fe0:	fb01 f303 	mul.w	r3, r1, r3
 8005fe4:	4413      	add	r3, r2
 8005fe6:	3354      	adds	r3, #84	; 0x54
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	f083 0301 	eor.w	r3, r3, #1
 8005fee:	b2d8      	uxtb	r0, r3
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	212c      	movs	r1, #44	; 0x2c
 8005ff6:	fb01 f303 	mul.w	r3, r1, r3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	3354      	adds	r3, #84	; 0x54
 8005ffe:	4602      	mov	r2, r0
 8006000:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	b2d9      	uxtb	r1, r3
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	202c      	movs	r0, #44	; 0x2c
 800600c:	fb00 f303 	mul.w	r3, r0, r3
 8006010:	4413      	add	r3, r2
 8006012:	3360      	adds	r3, #96	; 0x60
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f00d fedd 	bl	8013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d12b      	bne.n	800607e <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	212c      	movs	r1, #44	; 0x2c
 800602c:	fb01 f303 	mul.w	r3, r1, r3
 8006030:	4413      	add	r3, r2
 8006032:	3348      	adds	r3, #72	; 0x48
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6879      	ldr	r1, [r7, #4]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	202c      	movs	r0, #44	; 0x2c
 800603c:	fb00 f202 	mul.w	r2, r0, r2
 8006040:	440a      	add	r2, r1
 8006042:	3240      	adds	r2, #64	; 0x40
 8006044:	8812      	ldrh	r2, [r2, #0]
 8006046:	fbb3 f3f2 	udiv	r3, r3, r2
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 81be 	beq.w	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	212c      	movs	r1, #44	; 0x2c
 800605a:	fb01 f303 	mul.w	r3, r1, r3
 800605e:	4413      	add	r3, r2
 8006060:	3354      	adds	r3, #84	; 0x54
 8006062:	781b      	ldrb	r3, [r3, #0]
 8006064:	f083 0301 	eor.w	r3, r3, #1
 8006068:	b2d8      	uxtb	r0, r3
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	212c      	movs	r1, #44	; 0x2c
 8006070:	fb01 f303 	mul.w	r3, r1, r3
 8006074:	4413      	add	r3, r2
 8006076:	3354      	adds	r3, #84	; 0x54
 8006078:	4602      	mov	r2, r0
 800607a:	701a      	strb	r2, [r3, #0]
}
 800607c:	e1a8      	b.n	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	212c      	movs	r1, #44	; 0x2c
 8006084:	fb01 f303 	mul.w	r3, r1, r3
 8006088:	4413      	add	r3, r2
 800608a:	3354      	adds	r3, #84	; 0x54
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	f083 0301 	eor.w	r3, r3, #1
 8006092:	b2d8      	uxtb	r0, r3
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	212c      	movs	r1, #44	; 0x2c
 800609a:	fb01 f303 	mul.w	r3, r1, r3
 800609e:	4413      	add	r3, r2
 80060a0:	3354      	adds	r3, #84	; 0x54
 80060a2:	4602      	mov	r2, r0
 80060a4:	701a      	strb	r2, [r3, #0]
}
 80060a6:	e193      	b.n	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	015a      	lsls	r2, r3, #5
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	4413      	add	r3, r2
 80060b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	f040 8106 	bne.w	80062cc <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	015a      	lsls	r2, r3, #5
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	4413      	add	r3, r2
 80060c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	0151      	lsls	r1, r2, #5
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	440a      	add	r2, r1
 80060d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060da:	f023 0302 	bic.w	r3, r3, #2
 80060de:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	212c      	movs	r1, #44	; 0x2c
 80060e6:	fb01 f303 	mul.w	r3, r1, r3
 80060ea:	4413      	add	r3, r2
 80060ec:	3361      	adds	r3, #97	; 0x61
 80060ee:	781b      	ldrb	r3, [r3, #0]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d109      	bne.n	8006108 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	212c      	movs	r1, #44	; 0x2c
 80060fa:	fb01 f303 	mul.w	r3, r1, r3
 80060fe:	4413      	add	r3, r2
 8006100:	3360      	adds	r3, #96	; 0x60
 8006102:	2201      	movs	r2, #1
 8006104:	701a      	strb	r2, [r3, #0]
 8006106:	e0c9      	b.n	800629c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	212c      	movs	r1, #44	; 0x2c
 800610e:	fb01 f303 	mul.w	r3, r1, r3
 8006112:	4413      	add	r3, r2
 8006114:	3361      	adds	r3, #97	; 0x61
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	2b05      	cmp	r3, #5
 800611a:	d109      	bne.n	8006130 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	212c      	movs	r1, #44	; 0x2c
 8006122:	fb01 f303 	mul.w	r3, r1, r3
 8006126:	4413      	add	r3, r2
 8006128:	3360      	adds	r3, #96	; 0x60
 800612a:	2205      	movs	r2, #5
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	e0b5      	b.n	800629c <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	212c      	movs	r1, #44	; 0x2c
 8006136:	fb01 f303 	mul.w	r3, r1, r3
 800613a:	4413      	add	r3, r2
 800613c:	3361      	adds	r3, #97	; 0x61
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	2b06      	cmp	r3, #6
 8006142:	d009      	beq.n	8006158 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006144:	687a      	ldr	r2, [r7, #4]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	212c      	movs	r1, #44	; 0x2c
 800614a:	fb01 f303 	mul.w	r3, r1, r3
 800614e:	4413      	add	r3, r2
 8006150:	3361      	adds	r3, #97	; 0x61
 8006152:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006154:	2b08      	cmp	r3, #8
 8006156:	d150      	bne.n	80061fa <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	212c      	movs	r1, #44	; 0x2c
 800615e:	fb01 f303 	mul.w	r3, r1, r3
 8006162:	4413      	add	r3, r2
 8006164:	335c      	adds	r3, #92	; 0x5c
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	1c5a      	adds	r2, r3, #1
 800616a:	6879      	ldr	r1, [r7, #4]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	202c      	movs	r0, #44	; 0x2c
 8006170:	fb00 f303 	mul.w	r3, r0, r3
 8006174:	440b      	add	r3, r1
 8006176:	335c      	adds	r3, #92	; 0x5c
 8006178:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	212c      	movs	r1, #44	; 0x2c
 8006180:	fb01 f303 	mul.w	r3, r1, r3
 8006184:	4413      	add	r3, r2
 8006186:	335c      	adds	r3, #92	; 0x5c
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b02      	cmp	r3, #2
 800618c:	d912      	bls.n	80061b4 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	212c      	movs	r1, #44	; 0x2c
 8006194:	fb01 f303 	mul.w	r3, r1, r3
 8006198:	4413      	add	r3, r2
 800619a:	335c      	adds	r3, #92	; 0x5c
 800619c:	2200      	movs	r2, #0
 800619e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	212c      	movs	r1, #44	; 0x2c
 80061a6:	fb01 f303 	mul.w	r3, r1, r3
 80061aa:	4413      	add	r3, r2
 80061ac:	3360      	adds	r3, #96	; 0x60
 80061ae:	2204      	movs	r2, #4
 80061b0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80061b2:	e073      	b.n	800629c <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	212c      	movs	r1, #44	; 0x2c
 80061ba:	fb01 f303 	mul.w	r3, r1, r3
 80061be:	4413      	add	r3, r2
 80061c0:	3360      	adds	r3, #96	; 0x60
 80061c2:	2202      	movs	r2, #2
 80061c4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061dc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061e4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061f2:	461a      	mov	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80061f8:	e050      	b.n	800629c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	212c      	movs	r1, #44	; 0x2c
 8006200:	fb01 f303 	mul.w	r3, r1, r3
 8006204:	4413      	add	r3, r2
 8006206:	3361      	adds	r3, #97	; 0x61
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	2b03      	cmp	r3, #3
 800620c:	d122      	bne.n	8006254 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	212c      	movs	r1, #44	; 0x2c
 8006214:	fb01 f303 	mul.w	r3, r1, r3
 8006218:	4413      	add	r3, r2
 800621a:	3360      	adds	r3, #96	; 0x60
 800621c:	2202      	movs	r2, #2
 800621e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4413      	add	r3, r2
 8006228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006236:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800623e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	4413      	add	r3, r2
 8006248:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800624c:	461a      	mov	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	e023      	b.n	800629c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	212c      	movs	r1, #44	; 0x2c
 800625a:	fb01 f303 	mul.w	r3, r1, r3
 800625e:	4413      	add	r3, r2
 8006260:	3361      	adds	r3, #97	; 0x61
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	2b07      	cmp	r3, #7
 8006266:	d119      	bne.n	800629c <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	212c      	movs	r1, #44	; 0x2c
 800626e:	fb01 f303 	mul.w	r3, r1, r3
 8006272:	4413      	add	r3, r2
 8006274:	335c      	adds	r3, #92	; 0x5c
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	6879      	ldr	r1, [r7, #4]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	202c      	movs	r0, #44	; 0x2c
 8006280:	fb00 f303 	mul.w	r3, r0, r3
 8006284:	440b      	add	r3, r1
 8006286:	335c      	adds	r3, #92	; 0x5c
 8006288:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	212c      	movs	r1, #44	; 0x2c
 8006290:	fb01 f303 	mul.w	r3, r1, r3
 8006294:	4413      	add	r3, r2
 8006296:	3360      	adds	r3, #96	; 0x60
 8006298:	2204      	movs	r2, #4
 800629a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062a8:	461a      	mov	r2, r3
 80062aa:	2302      	movs	r3, #2
 80062ac:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	b2d9      	uxtb	r1, r3
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	202c      	movs	r0, #44	; 0x2c
 80062b8:	fb00 f303 	mul.w	r3, r0, r3
 80062bc:	4413      	add	r3, r2
 80062be:	3360      	adds	r3, #96	; 0x60
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f00d fd87 	bl	8013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80062ca:	e081      	b.n	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	015a      	lsls	r2, r3, #5
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	4413      	add	r3, r2
 80062d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f003 0310 	and.w	r3, r3, #16
 80062de:	2b10      	cmp	r3, #16
 80062e0:	d176      	bne.n	80063d0 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	212c      	movs	r1, #44	; 0x2c
 80062e8:	fb01 f303 	mul.w	r3, r1, r3
 80062ec:	4413      	add	r3, r2
 80062ee:	333f      	adds	r3, #63	; 0x3f
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d121      	bne.n	800633a <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	212c      	movs	r1, #44	; 0x2c
 80062fc:	fb01 f303 	mul.w	r3, r1, r3
 8006300:	4413      	add	r3, r2
 8006302:	335c      	adds	r3, #92	; 0x5c
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	015a      	lsls	r2, r3, #5
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	4413      	add	r3, r2
 8006310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	0151      	lsls	r1, r2, #5
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	440a      	add	r2, r1
 800631e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006322:	f043 0302 	orr.w	r3, r3, #2
 8006326:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	4611      	mov	r1, r2
 8006332:	4618      	mov	r0, r3
 8006334:	f004 fe9f 	bl	800b076 <USB_HC_Halt>
 8006338:	e041      	b.n	80063be <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	212c      	movs	r1, #44	; 0x2c
 8006340:	fb01 f303 	mul.w	r3, r1, r3
 8006344:	4413      	add	r3, r2
 8006346:	333f      	adds	r3, #63	; 0x3f
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d009      	beq.n	8006362 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	212c      	movs	r1, #44	; 0x2c
 8006354:	fb01 f303 	mul.w	r3, r1, r3
 8006358:	4413      	add	r3, r2
 800635a:	333f      	adds	r3, #63	; 0x3f
 800635c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800635e:	2b02      	cmp	r3, #2
 8006360:	d12d      	bne.n	80063be <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	212c      	movs	r1, #44	; 0x2c
 8006368:	fb01 f303 	mul.w	r3, r1, r3
 800636c:	4413      	add	r3, r2
 800636e:	335c      	adds	r3, #92	; 0x5c
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d120      	bne.n	80063be <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	212c      	movs	r1, #44	; 0x2c
 8006382:	fb01 f303 	mul.w	r3, r1, r3
 8006386:	4413      	add	r3, r2
 8006388:	3361      	adds	r3, #97	; 0x61
 800638a:	2203      	movs	r2, #3
 800638c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	015a      	lsls	r2, r3, #5
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	4413      	add	r3, r2
 8006396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	0151      	lsls	r1, r2, #5
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	440a      	add	r2, r1
 80063a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063a8:	f043 0302 	orr.w	r3, r3, #2
 80063ac:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	4611      	mov	r1, r2
 80063b8:	4618      	mov	r0, r3
 80063ba:	f004 fe5c 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ca:	461a      	mov	r2, r3
 80063cc:	2310      	movs	r3, #16
 80063ce:	6093      	str	r3, [r2, #8]
}
 80063d0:	bf00      	nop
 80063d2:	3718      	adds	r7, #24
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b088      	sub	sp, #32
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	460b      	mov	r3, r1
 80063e2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80063ee:	78fb      	ldrb	r3, [r7, #3]
 80063f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f003 0304 	and.w	r3, r3, #4
 8006404:	2b04      	cmp	r3, #4
 8006406:	d119      	bne.n	800643c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	4413      	add	r3, r2
 8006410:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006414:	461a      	mov	r2, r3
 8006416:	2304      	movs	r3, #4
 8006418:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	4413      	add	r3, r2
 8006422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	0151      	lsls	r1, r2, #5
 800642c:	69ba      	ldr	r2, [r7, #24]
 800642e:	440a      	add	r2, r1
 8006430:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006434:	f043 0302 	orr.w	r3, r3, #2
 8006438:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800643a:	e3c6      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	4413      	add	r3, r2
 8006444:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f003 0320 	and.w	r3, r3, #32
 800644e:	2b20      	cmp	r3, #32
 8006450:	d13e      	bne.n	80064d0 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	4413      	add	r3, r2
 800645a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800645e:	461a      	mov	r2, r3
 8006460:	2320      	movs	r3, #32
 8006462:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	212c      	movs	r1, #44	; 0x2c
 800646a:	fb01 f303 	mul.w	r3, r1, r3
 800646e:	4413      	add	r3, r2
 8006470:	333d      	adds	r3, #61	; 0x3d
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	2b01      	cmp	r3, #1
 8006476:	f040 83a8 	bne.w	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	212c      	movs	r1, #44	; 0x2c
 8006480:	fb01 f303 	mul.w	r3, r1, r3
 8006484:	4413      	add	r3, r2
 8006486:	333d      	adds	r3, #61	; 0x3d
 8006488:	2200      	movs	r2, #0
 800648a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	212c      	movs	r1, #44	; 0x2c
 8006492:	fb01 f303 	mul.w	r3, r1, r3
 8006496:	4413      	add	r3, r2
 8006498:	3360      	adds	r3, #96	; 0x60
 800649a:	2202      	movs	r2, #2
 800649c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	0151      	lsls	r1, r2, #5
 80064b0:	69ba      	ldr	r2, [r7, #24]
 80064b2:	440a      	add	r2, r1
 80064b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064b8:	f043 0302 	orr.w	r3, r3, #2
 80064bc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	b2d2      	uxtb	r2, r2
 80064c6:	4611      	mov	r1, r2
 80064c8:	4618      	mov	r0, r3
 80064ca:	f004 fdd4 	bl	800b076 <USB_HC_Halt>
}
 80064ce:	e37c      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	015a      	lsls	r2, r3, #5
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	4413      	add	r3, r2
 80064d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064e6:	d122      	bne.n	800652e <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	015a      	lsls	r2, r3, #5
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	4413      	add	r3, r2
 80064f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	0151      	lsls	r1, r2, #5
 80064fa:	69ba      	ldr	r2, [r7, #24]
 80064fc:	440a      	add	r2, r1
 80064fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006502:	f043 0302 	orr.w	r3, r3, #2
 8006506:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	b2d2      	uxtb	r2, r2
 8006510:	4611      	mov	r1, r2
 8006512:	4618      	mov	r0, r3
 8006514:	f004 fdaf 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	4413      	add	r3, r2
 8006520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006524:	461a      	mov	r2, r3
 8006526:	f44f 7300 	mov.w	r3, #512	; 0x200
 800652a:	6093      	str	r3, [r2, #8]
}
 800652c:	e34d      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	4413      	add	r3, r2
 8006536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	2b01      	cmp	r3, #1
 8006542:	d150      	bne.n	80065e6 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	212c      	movs	r1, #44	; 0x2c
 800654a:	fb01 f303 	mul.w	r3, r1, r3
 800654e:	4413      	add	r3, r2
 8006550:	335c      	adds	r3, #92	; 0x5c
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	4413      	add	r3, r2
 800655e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006568:	2b40      	cmp	r3, #64	; 0x40
 800656a:	d111      	bne.n	8006590 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	212c      	movs	r1, #44	; 0x2c
 8006572:	fb01 f303 	mul.w	r3, r1, r3
 8006576:	4413      	add	r3, r2
 8006578:	333d      	adds	r3, #61	; 0x3d
 800657a:	2201      	movs	r2, #1
 800657c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	4413      	add	r3, r2
 8006586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800658a:	461a      	mov	r2, r3
 800658c:	2340      	movs	r3, #64	; 0x40
 800658e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	015a      	lsls	r2, r3, #5
 8006594:	69bb      	ldr	r3, [r7, #24]
 8006596:	4413      	add	r3, r2
 8006598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	0151      	lsls	r1, r2, #5
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	440a      	add	r2, r1
 80065a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065aa:	f043 0302 	orr.w	r3, r3, #2
 80065ae:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	b2d2      	uxtb	r2, r2
 80065b8:	4611      	mov	r1, r2
 80065ba:	4618      	mov	r0, r3
 80065bc:	f004 fd5b 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065cc:	461a      	mov	r2, r3
 80065ce:	2301      	movs	r3, #1
 80065d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80065d2:	687a      	ldr	r2, [r7, #4]
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	212c      	movs	r1, #44	; 0x2c
 80065d8:	fb01 f303 	mul.w	r3, r1, r3
 80065dc:	4413      	add	r3, r2
 80065de:	3361      	adds	r3, #97	; 0x61
 80065e0:	2201      	movs	r2, #1
 80065e2:	701a      	strb	r2, [r3, #0]
}
 80065e4:	e2f1      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	69bb      	ldr	r3, [r7, #24]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f8:	2b40      	cmp	r3, #64	; 0x40
 80065fa:	d13c      	bne.n	8006676 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	212c      	movs	r1, #44	; 0x2c
 8006602:	fb01 f303 	mul.w	r3, r1, r3
 8006606:	4413      	add	r3, r2
 8006608:	3361      	adds	r3, #97	; 0x61
 800660a:	2204      	movs	r2, #4
 800660c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	212c      	movs	r1, #44	; 0x2c
 8006614:	fb01 f303 	mul.w	r3, r1, r3
 8006618:	4413      	add	r3, r2
 800661a:	333d      	adds	r3, #61	; 0x3d
 800661c:	2201      	movs	r2, #1
 800661e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	212c      	movs	r1, #44	; 0x2c
 8006626:	fb01 f303 	mul.w	r3, r1, r3
 800662a:	4413      	add	r3, r2
 800662c:	335c      	adds	r3, #92	; 0x5c
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	015a      	lsls	r2, r3, #5
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	4413      	add	r3, r2
 800663a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	0151      	lsls	r1, r2, #5
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	440a      	add	r2, r1
 8006648:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800664c:	f043 0302 	orr.w	r3, r3, #2
 8006650:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	b2d2      	uxtb	r2, r2
 800665a:	4611      	mov	r1, r2
 800665c:	4618      	mov	r0, r3
 800665e:	f004 fd0a 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	015a      	lsls	r2, r3, #5
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	4413      	add	r3, r2
 800666a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800666e:	461a      	mov	r2, r3
 8006670:	2340      	movs	r3, #64	; 0x40
 8006672:	6093      	str	r3, [r2, #8]
}
 8006674:	e2a9      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	015a      	lsls	r2, r3, #5
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	4413      	add	r3, r2
 800667e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b08      	cmp	r3, #8
 800668a:	d12a      	bne.n	80066e2 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	4413      	add	r3, r2
 8006694:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006698:	461a      	mov	r2, r3
 800669a:	2308      	movs	r3, #8
 800669c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	0151      	lsls	r1, r2, #5
 80066b0:	69ba      	ldr	r2, [r7, #24]
 80066b2:	440a      	add	r2, r1
 80066b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80066b8:	f043 0302 	orr.w	r3, r3, #2
 80066bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	b2d2      	uxtb	r2, r2
 80066c6:	4611      	mov	r1, r2
 80066c8:	4618      	mov	r0, r3
 80066ca:	f004 fcd4 	bl	800b076 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	212c      	movs	r1, #44	; 0x2c
 80066d4:	fb01 f303 	mul.w	r3, r1, r3
 80066d8:	4413      	add	r3, r2
 80066da:	3361      	adds	r3, #97	; 0x61
 80066dc:	2205      	movs	r2, #5
 80066de:	701a      	strb	r2, [r3, #0]
}
 80066e0:	e273      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f003 0310 	and.w	r3, r3, #16
 80066f4:	2b10      	cmp	r3, #16
 80066f6:	d150      	bne.n	800679a <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	212c      	movs	r1, #44	; 0x2c
 80066fe:	fb01 f303 	mul.w	r3, r1, r3
 8006702:	4413      	add	r3, r2
 8006704:	335c      	adds	r3, #92	; 0x5c
 8006706:	2200      	movs	r2, #0
 8006708:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	212c      	movs	r1, #44	; 0x2c
 8006710:	fb01 f303 	mul.w	r3, r1, r3
 8006714:	4413      	add	r3, r2
 8006716:	3361      	adds	r3, #97	; 0x61
 8006718:	2203      	movs	r2, #3
 800671a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	212c      	movs	r1, #44	; 0x2c
 8006722:	fb01 f303 	mul.w	r3, r1, r3
 8006726:	4413      	add	r3, r2
 8006728:	333d      	adds	r3, #61	; 0x3d
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d112      	bne.n	8006756 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	212c      	movs	r1, #44	; 0x2c
 8006736:	fb01 f303 	mul.w	r3, r1, r3
 800673a:	4413      	add	r3, r2
 800673c:	333c      	adds	r3, #60	; 0x3c
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d108      	bne.n	8006756 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	212c      	movs	r1, #44	; 0x2c
 800674a:	fb01 f303 	mul.w	r3, r1, r3
 800674e:	4413      	add	r3, r2
 8006750:	333d      	adds	r3, #61	; 0x3d
 8006752:	2201      	movs	r2, #1
 8006754:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	015a      	lsls	r2, r3, #5
 800675a:	69bb      	ldr	r3, [r7, #24]
 800675c:	4413      	add	r3, r2
 800675e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	0151      	lsls	r1, r2, #5
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	440a      	add	r2, r1
 800676c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006770:	f043 0302 	orr.w	r3, r3, #2
 8006774:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	697a      	ldr	r2, [r7, #20]
 800677c:	b2d2      	uxtb	r2, r2
 800677e:	4611      	mov	r1, r2
 8006780:	4618      	mov	r0, r3
 8006782:	f004 fc78 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	015a      	lsls	r2, r3, #5
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	4413      	add	r3, r2
 800678e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006792:	461a      	mov	r2, r3
 8006794:	2310      	movs	r3, #16
 8006796:	6093      	str	r3, [r2, #8]
}
 8006798:	e217      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ac:	2b80      	cmp	r3, #128	; 0x80
 80067ae:	d174      	bne.n	800689a <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d121      	bne.n	80067fc <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	212c      	movs	r1, #44	; 0x2c
 80067be:	fb01 f303 	mul.w	r3, r1, r3
 80067c2:	4413      	add	r3, r2
 80067c4:	3361      	adds	r3, #97	; 0x61
 80067c6:	2206      	movs	r2, #6
 80067c8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	015a      	lsls	r2, r3, #5
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d6:	68db      	ldr	r3, [r3, #12]
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	0151      	lsls	r1, r2, #5
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	440a      	add	r2, r1
 80067e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067e4:	f043 0302 	orr.w	r3, r3, #2
 80067e8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	b2d2      	uxtb	r2, r2
 80067f2:	4611      	mov	r1, r2
 80067f4:	4618      	mov	r0, r3
 80067f6:	f004 fc3e 	bl	800b076 <USB_HC_Halt>
 80067fa:	e044      	b.n	8006886 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	212c      	movs	r1, #44	; 0x2c
 8006802:	fb01 f303 	mul.w	r3, r1, r3
 8006806:	4413      	add	r3, r2
 8006808:	335c      	adds	r3, #92	; 0x5c
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	6879      	ldr	r1, [r7, #4]
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	202c      	movs	r0, #44	; 0x2c
 8006814:	fb00 f303 	mul.w	r3, r0, r3
 8006818:	440b      	add	r3, r1
 800681a:	335c      	adds	r3, #92	; 0x5c
 800681c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	212c      	movs	r1, #44	; 0x2c
 8006824:	fb01 f303 	mul.w	r3, r1, r3
 8006828:	4413      	add	r3, r2
 800682a:	335c      	adds	r3, #92	; 0x5c
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b02      	cmp	r3, #2
 8006830:	d920      	bls.n	8006874 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	212c      	movs	r1, #44	; 0x2c
 8006838:	fb01 f303 	mul.w	r3, r1, r3
 800683c:	4413      	add	r3, r2
 800683e:	335c      	adds	r3, #92	; 0x5c
 8006840:	2200      	movs	r2, #0
 8006842:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	212c      	movs	r1, #44	; 0x2c
 800684a:	fb01 f303 	mul.w	r3, r1, r3
 800684e:	4413      	add	r3, r2
 8006850:	3360      	adds	r3, #96	; 0x60
 8006852:	2204      	movs	r2, #4
 8006854:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	b2d9      	uxtb	r1, r3
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	202c      	movs	r0, #44	; 0x2c
 8006860:	fb00 f303 	mul.w	r3, r0, r3
 8006864:	4413      	add	r3, r2
 8006866:	3360      	adds	r3, #96	; 0x60
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	461a      	mov	r2, r3
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f00d fab3 	bl	8013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006872:	e008      	b.n	8006886 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	212c      	movs	r1, #44	; 0x2c
 800687a:	fb01 f303 	mul.w	r3, r1, r3
 800687e:	4413      	add	r3, r2
 8006880:	3360      	adds	r3, #96	; 0x60
 8006882:	2202      	movs	r2, #2
 8006884:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	015a      	lsls	r2, r3, #5
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	4413      	add	r3, r2
 800688e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006892:	461a      	mov	r2, r3
 8006894:	2380      	movs	r3, #128	; 0x80
 8006896:	6093      	str	r3, [r2, #8]
}
 8006898:	e197      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068b0:	d134      	bne.n	800691c <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	015a      	lsls	r2, r3, #5
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	4413      	add	r3, r2
 80068ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	0151      	lsls	r1, r2, #5
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	440a      	add	r2, r1
 80068c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068cc:	f043 0302 	orr.w	r3, r3, #2
 80068d0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	697a      	ldr	r2, [r7, #20]
 80068d8:	b2d2      	uxtb	r2, r2
 80068da:	4611      	mov	r1, r2
 80068dc:	4618      	mov	r0, r3
 80068de:	f004 fbca 	bl	800b076 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ee:	461a      	mov	r2, r3
 80068f0:	2310      	movs	r3, #16
 80068f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006900:	461a      	mov	r2, r3
 8006902:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006906:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	212c      	movs	r1, #44	; 0x2c
 800690e:	fb01 f303 	mul.w	r3, r1, r3
 8006912:	4413      	add	r3, r2
 8006914:	3361      	adds	r3, #97	; 0x61
 8006916:	2208      	movs	r2, #8
 8006918:	701a      	strb	r2, [r3, #0]
}
 800691a:	e156      	b.n	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	4413      	add	r3, r2
 8006924:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f003 0302 	and.w	r3, r3, #2
 800692e:	2b02      	cmp	r3, #2
 8006930:	f040 814b 	bne.w	8006bca <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	015a      	lsls	r2, r3, #5
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	4413      	add	r3, r2
 800693c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	0151      	lsls	r1, r2, #5
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	440a      	add	r2, r1
 800694a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800694e:	f023 0302 	bic.w	r3, r3, #2
 8006952:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	212c      	movs	r1, #44	; 0x2c
 800695a:	fb01 f303 	mul.w	r3, r1, r3
 800695e:	4413      	add	r3, r2
 8006960:	3361      	adds	r3, #97	; 0x61
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d179      	bne.n	8006a5c <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	212c      	movs	r1, #44	; 0x2c
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	4413      	add	r3, r2
 8006974:	3360      	adds	r3, #96	; 0x60
 8006976:	2201      	movs	r2, #1
 8006978:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	212c      	movs	r1, #44	; 0x2c
 8006980:	fb01 f303 	mul.w	r3, r1, r3
 8006984:	4413      	add	r3, r2
 8006986:	333f      	adds	r3, #63	; 0x3f
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	2b02      	cmp	r3, #2
 800698c:	d00a      	beq.n	80069a4 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	212c      	movs	r1, #44	; 0x2c
 8006994:	fb01 f303 	mul.w	r3, r1, r3
 8006998:	4413      	add	r3, r2
 800699a:	333f      	adds	r3, #63	; 0x3f
 800699c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800699e:	2b03      	cmp	r3, #3
 80069a0:	f040 80fc 	bne.w	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d142      	bne.n	8006a32 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	212c      	movs	r1, #44	; 0x2c
 80069b2:	fb01 f303 	mul.w	r3, r1, r3
 80069b6:	4413      	add	r3, r2
 80069b8:	334c      	adds	r3, #76	; 0x4c
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 80ed 	beq.w	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	212c      	movs	r1, #44	; 0x2c
 80069c8:	fb01 f303 	mul.w	r3, r1, r3
 80069cc:	4413      	add	r3, r2
 80069ce:	334c      	adds	r3, #76	; 0x4c
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6879      	ldr	r1, [r7, #4]
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	202c      	movs	r0, #44	; 0x2c
 80069d8:	fb00 f202 	mul.w	r2, r0, r2
 80069dc:	440a      	add	r2, r1
 80069de:	3240      	adds	r2, #64	; 0x40
 80069e0:	8812      	ldrh	r2, [r2, #0]
 80069e2:	4413      	add	r3, r2
 80069e4:	3b01      	subs	r3, #1
 80069e6:	6879      	ldr	r1, [r7, #4]
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	202c      	movs	r0, #44	; 0x2c
 80069ec:	fb00 f202 	mul.w	r2, r0, r2
 80069f0:	440a      	add	r2, r1
 80069f2:	3240      	adds	r2, #64	; 0x40
 80069f4:	8812      	ldrh	r2, [r2, #0]
 80069f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 80ca 	beq.w	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	212c      	movs	r1, #44	; 0x2c
 8006a0e:	fb01 f303 	mul.w	r3, r1, r3
 8006a12:	4413      	add	r3, r2
 8006a14:	3355      	adds	r3, #85	; 0x55
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	f083 0301 	eor.w	r3, r3, #1
 8006a1c:	b2d8      	uxtb	r0, r3
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	212c      	movs	r1, #44	; 0x2c
 8006a24:	fb01 f303 	mul.w	r3, r1, r3
 8006a28:	4413      	add	r3, r2
 8006a2a:	3355      	adds	r3, #85	; 0x55
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	701a      	strb	r2, [r3, #0]
 8006a30:	e0b4      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	212c      	movs	r1, #44	; 0x2c
 8006a38:	fb01 f303 	mul.w	r3, r1, r3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	3355      	adds	r3, #85	; 0x55
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	f083 0301 	eor.w	r3, r3, #1
 8006a46:	b2d8      	uxtb	r0, r3
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	212c      	movs	r1, #44	; 0x2c
 8006a4e:	fb01 f303 	mul.w	r3, r1, r3
 8006a52:	4413      	add	r3, r2
 8006a54:	3355      	adds	r3, #85	; 0x55
 8006a56:	4602      	mov	r2, r0
 8006a58:	701a      	strb	r2, [r3, #0]
 8006a5a:	e09f      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	212c      	movs	r1, #44	; 0x2c
 8006a62:	fb01 f303 	mul.w	r3, r1, r3
 8006a66:	4413      	add	r3, r2
 8006a68:	3361      	adds	r3, #97	; 0x61
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b03      	cmp	r3, #3
 8006a6e:	d109      	bne.n	8006a84 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	212c      	movs	r1, #44	; 0x2c
 8006a76:	fb01 f303 	mul.w	r3, r1, r3
 8006a7a:	4413      	add	r3, r2
 8006a7c:	3360      	adds	r3, #96	; 0x60
 8006a7e:	2202      	movs	r2, #2
 8006a80:	701a      	strb	r2, [r3, #0]
 8006a82:	e08b      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	212c      	movs	r1, #44	; 0x2c
 8006a8a:	fb01 f303 	mul.w	r3, r1, r3
 8006a8e:	4413      	add	r3, r2
 8006a90:	3361      	adds	r3, #97	; 0x61
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	2b04      	cmp	r3, #4
 8006a96:	d109      	bne.n	8006aac <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	212c      	movs	r1, #44	; 0x2c
 8006a9e:	fb01 f303 	mul.w	r3, r1, r3
 8006aa2:	4413      	add	r3, r2
 8006aa4:	3360      	adds	r3, #96	; 0x60
 8006aa6:	2202      	movs	r2, #2
 8006aa8:	701a      	strb	r2, [r3, #0]
 8006aaa:	e077      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	212c      	movs	r1, #44	; 0x2c
 8006ab2:	fb01 f303 	mul.w	r3, r1, r3
 8006ab6:	4413      	add	r3, r2
 8006ab8:	3361      	adds	r3, #97	; 0x61
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	2b05      	cmp	r3, #5
 8006abe:	d109      	bne.n	8006ad4 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	212c      	movs	r1, #44	; 0x2c
 8006ac6:	fb01 f303 	mul.w	r3, r1, r3
 8006aca:	4413      	add	r3, r2
 8006acc:	3360      	adds	r3, #96	; 0x60
 8006ace:	2205      	movs	r2, #5
 8006ad0:	701a      	strb	r2, [r3, #0]
 8006ad2:	e063      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	212c      	movs	r1, #44	; 0x2c
 8006ada:	fb01 f303 	mul.w	r3, r1, r3
 8006ade:	4413      	add	r3, r2
 8006ae0:	3361      	adds	r3, #97	; 0x61
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	2b06      	cmp	r3, #6
 8006ae6:	d009      	beq.n	8006afc <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	212c      	movs	r1, #44	; 0x2c
 8006aee:	fb01 f303 	mul.w	r3, r1, r3
 8006af2:	4413      	add	r3, r2
 8006af4:	3361      	adds	r3, #97	; 0x61
 8006af6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006af8:	2b08      	cmp	r3, #8
 8006afa:	d14f      	bne.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	212c      	movs	r1, #44	; 0x2c
 8006b02:	fb01 f303 	mul.w	r3, r1, r3
 8006b06:	4413      	add	r3, r2
 8006b08:	335c      	adds	r3, #92	; 0x5c
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	6879      	ldr	r1, [r7, #4]
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	202c      	movs	r0, #44	; 0x2c
 8006b14:	fb00 f303 	mul.w	r3, r0, r3
 8006b18:	440b      	add	r3, r1
 8006b1a:	335c      	adds	r3, #92	; 0x5c
 8006b1c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	212c      	movs	r1, #44	; 0x2c
 8006b24:	fb01 f303 	mul.w	r3, r1, r3
 8006b28:	4413      	add	r3, r2
 8006b2a:	335c      	adds	r3, #92	; 0x5c
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d912      	bls.n	8006b58 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	212c      	movs	r1, #44	; 0x2c
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	4413      	add	r3, r2
 8006b3e:	335c      	adds	r3, #92	; 0x5c
 8006b40:	2200      	movs	r2, #0
 8006b42:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	212c      	movs	r1, #44	; 0x2c
 8006b4a:	fb01 f303 	mul.w	r3, r1, r3
 8006b4e:	4413      	add	r3, r2
 8006b50:	3360      	adds	r3, #96	; 0x60
 8006b52:	2204      	movs	r2, #4
 8006b54:	701a      	strb	r2, [r3, #0]
 8006b56:	e021      	b.n	8006b9c <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	212c      	movs	r1, #44	; 0x2c
 8006b5e:	fb01 f303 	mul.w	r3, r1, r3
 8006b62:	4413      	add	r3, r2
 8006b64:	3360      	adds	r3, #96	; 0x60
 8006b66:	2202      	movs	r2, #2
 8006b68:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	015a      	lsls	r2, r3, #5
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	4413      	add	r3, r2
 8006b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006b80:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006b88:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b96:	461a      	mov	r2, r3
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ba8:	461a      	mov	r2, r3
 8006baa:	2302      	movs	r3, #2
 8006bac:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	b2d9      	uxtb	r1, r3
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	202c      	movs	r0, #44	; 0x2c
 8006bb8:	fb00 f303 	mul.w	r3, r0, r3
 8006bbc:	4413      	add	r3, r2
 8006bbe:	3360      	adds	r3, #96	; 0x60
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f00d f907 	bl	8013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006bca:	bf00      	nop
 8006bcc:	3720      	adds	r7, #32
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b08a      	sub	sp, #40	; 0x28
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	f003 030f 	and.w	r3, r3, #15
 8006bf2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	0c5b      	lsrs	r3, r3, #17
 8006bf8:	f003 030f 	and.w	r3, r3, #15
 8006bfc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	091b      	lsrs	r3, r3, #4
 8006c02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c06:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d004      	beq.n	8006c18 <HCD_RXQLVL_IRQHandler+0x46>
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	2b05      	cmp	r3, #5
 8006c12:	f000 80a9 	beq.w	8006d68 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006c16:	e0aa      	b.n	8006d6e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 80a6 	beq.w	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	212c      	movs	r1, #44	; 0x2c
 8006c26:	fb01 f303 	mul.w	r3, r1, r3
 8006c2a:	4413      	add	r3, r2
 8006c2c:	3344      	adds	r3, #68	; 0x44
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 809b 	beq.w	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	212c      	movs	r1, #44	; 0x2c
 8006c3c:	fb01 f303 	mul.w	r3, r1, r3
 8006c40:	4413      	add	r3, r2
 8006c42:	3350      	adds	r3, #80	; 0x50
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	441a      	add	r2, r3
 8006c4a:	6879      	ldr	r1, [r7, #4]
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	202c      	movs	r0, #44	; 0x2c
 8006c50:	fb00 f303 	mul.w	r3, r0, r3
 8006c54:	440b      	add	r3, r1
 8006c56:	334c      	adds	r3, #76	; 0x4c
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d87a      	bhi.n	8006d54 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6818      	ldr	r0, [r3, #0]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	212c      	movs	r1, #44	; 0x2c
 8006c68:	fb01 f303 	mul.w	r3, r1, r3
 8006c6c:	4413      	add	r3, r2
 8006c6e:	3344      	adds	r3, #68	; 0x44
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	693a      	ldr	r2, [r7, #16]
 8006c74:	b292      	uxth	r2, r2
 8006c76:	4619      	mov	r1, r3
 8006c78:	f003 fd9b 	bl	800a7b2 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	212c      	movs	r1, #44	; 0x2c
 8006c82:	fb01 f303 	mul.w	r3, r1, r3
 8006c86:	4413      	add	r3, r2
 8006c88:	3344      	adds	r3, #68	; 0x44
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	441a      	add	r2, r3
 8006c90:	6879      	ldr	r1, [r7, #4]
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	202c      	movs	r0, #44	; 0x2c
 8006c96:	fb00 f303 	mul.w	r3, r0, r3
 8006c9a:	440b      	add	r3, r1
 8006c9c:	3344      	adds	r3, #68	; 0x44
 8006c9e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006ca0:	687a      	ldr	r2, [r7, #4]
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	212c      	movs	r1, #44	; 0x2c
 8006ca6:	fb01 f303 	mul.w	r3, r1, r3
 8006caa:	4413      	add	r3, r2
 8006cac:	3350      	adds	r3, #80	; 0x50
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	441a      	add	r2, r3
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	202c      	movs	r0, #44	; 0x2c
 8006cba:	fb00 f303 	mul.w	r3, r0, r3
 8006cbe:	440b      	add	r3, r1
 8006cc0:	3350      	adds	r3, #80	; 0x50
 8006cc2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	015a      	lsls	r2, r3, #5
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	4413      	add	r3, r2
 8006ccc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	0cdb      	lsrs	r3, r3, #19
 8006cd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cd8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	212c      	movs	r1, #44	; 0x2c
 8006ce0:	fb01 f303 	mul.w	r3, r1, r3
 8006ce4:	4413      	add	r3, r2
 8006ce6:	3340      	adds	r3, #64	; 0x40
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	461a      	mov	r2, r3
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d13c      	bne.n	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d039      	beq.n	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	6a3b      	ldr	r3, [r7, #32]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006d0e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006d16:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d24:	461a      	mov	r2, r3
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	212c      	movs	r1, #44	; 0x2c
 8006d30:	fb01 f303 	mul.w	r3, r1, r3
 8006d34:	4413      	add	r3, r2
 8006d36:	3354      	adds	r3, #84	; 0x54
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	f083 0301 	eor.w	r3, r3, #1
 8006d3e:	b2d8      	uxtb	r0, r3
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	212c      	movs	r1, #44	; 0x2c
 8006d46:	fb01 f303 	mul.w	r3, r1, r3
 8006d4a:	4413      	add	r3, r2
 8006d4c:	3354      	adds	r3, #84	; 0x54
 8006d4e:	4602      	mov	r2, r0
 8006d50:	701a      	strb	r2, [r3, #0]
      break;
 8006d52:	e00b      	b.n	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	212c      	movs	r1, #44	; 0x2c
 8006d5a:	fb01 f303 	mul.w	r3, r1, r3
 8006d5e:	4413      	add	r3, r2
 8006d60:	3360      	adds	r3, #96	; 0x60
 8006d62:	2204      	movs	r2, #4
 8006d64:	701a      	strb	r2, [r3, #0]
      break;
 8006d66:	e001      	b.n	8006d6c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8006d68:	bf00      	nop
 8006d6a:	e000      	b.n	8006d6e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8006d6c:	bf00      	nop
  }
}
 8006d6e:	bf00      	nop
 8006d70:	3728      	adds	r7, #40	; 0x28
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}

08006d76 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006d76:	b580      	push	{r7, lr}
 8006d78:	b086      	sub	sp, #24
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006da2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d10b      	bne.n	8006dc6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f003 0301 	and.w	r3, r3, #1
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d102      	bne.n	8006dbe <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f00c ffbd 	bl	8013d38 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	f043 0302 	orr.w	r3, r3, #2
 8006dc4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f003 0308 	and.w	r3, r3, #8
 8006dcc:	2b08      	cmp	r3, #8
 8006dce:	d132      	bne.n	8006e36 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f043 0308 	orr.w	r3, r3, #8
 8006dd6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f003 0304 	and.w	r3, r3, #4
 8006dde:	2b04      	cmp	r3, #4
 8006de0:	d126      	bne.n	8006e30 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d113      	bne.n	8006e12 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006df0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006df4:	d106      	bne.n	8006e04 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	2102      	movs	r1, #2
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f003 fe13 	bl	800aa28 <USB_InitFSLSPClkSel>
 8006e02:	e011      	b.n	8006e28 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2101      	movs	r1, #1
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f003 fe0c 	bl	800aa28 <USB_InitFSLSPClkSel>
 8006e10:	e00a      	b.n	8006e28 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d106      	bne.n	8006e28 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e20:	461a      	mov	r2, r3
 8006e22:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006e26:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f00c ffad 	bl	8013d88 <HAL_HCD_PortEnabled_Callback>
 8006e2e:	e002      	b.n	8006e36 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f00c ffbd 	bl	8013db0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f003 0320 	and.w	r3, r3, #32
 8006e3c:	2b20      	cmp	r3, #32
 8006e3e:	d103      	bne.n	8006e48 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f043 0320 	orr.w	r3, r3, #32
 8006e46:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006e4e:	461a      	mov	r2, r3
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	6013      	str	r3, [r2, #0]
}
 8006e54:	bf00      	nop
 8006e56:	3718      	adds	r7, #24
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006e62:	4b06      	ldr	r3, [pc, #24]	; (8006e7c <HAL_PWR_EnableBkUpAccess+0x20>)
 8006e64:	2201      	movs	r2, #1
 8006e66:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006e68:	4b05      	ldr	r3, [pc, #20]	; (8006e80 <HAL_PWR_EnableBkUpAccess+0x24>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006e6e:	687b      	ldr	r3, [r7, #4]
}
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	420e0020 	.word	0x420e0020
 8006e80:	40007000 	.word	0x40007000

08006e84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b086      	sub	sp, #24
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e267      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d075      	beq.n	8006f8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006ea2:	4b88      	ldr	r3, [pc, #544]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f003 030c 	and.w	r3, r3, #12
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d00c      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006eae:	4b85      	ldr	r3, [pc, #532]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006eb6:	2b08      	cmp	r3, #8
 8006eb8:	d112      	bne.n	8006ee0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006eba:	4b82      	ldr	r3, [pc, #520]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ec2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ec6:	d10b      	bne.n	8006ee0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ec8:	4b7e      	ldr	r3, [pc, #504]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d05b      	beq.n	8006f8c <HAL_RCC_OscConfig+0x108>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d157      	bne.n	8006f8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e242      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ee8:	d106      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x74>
 8006eea:	4b76      	ldr	r3, [pc, #472]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a75      	ldr	r2, [pc, #468]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ef4:	6013      	str	r3, [r2, #0]
 8006ef6:	e01d      	b.n	8006f34 <HAL_RCC_OscConfig+0xb0>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f00:	d10c      	bne.n	8006f1c <HAL_RCC_OscConfig+0x98>
 8006f02:	4b70      	ldr	r3, [pc, #448]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a6f      	ldr	r2, [pc, #444]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f0c:	6013      	str	r3, [r2, #0]
 8006f0e:	4b6d      	ldr	r3, [pc, #436]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a6c      	ldr	r2, [pc, #432]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f18:	6013      	str	r3, [r2, #0]
 8006f1a:	e00b      	b.n	8006f34 <HAL_RCC_OscConfig+0xb0>
 8006f1c:	4b69      	ldr	r3, [pc, #420]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4a68      	ldr	r2, [pc, #416]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f26:	6013      	str	r3, [r2, #0]
 8006f28:	4b66      	ldr	r3, [pc, #408]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a65      	ldr	r2, [pc, #404]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d013      	beq.n	8006f64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f3c:	f7fd f868 	bl	8004010 <HAL_GetTick>
 8006f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f42:	e008      	b.n	8006f56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f44:	f7fd f864 	bl	8004010 <HAL_GetTick>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	2b64      	cmp	r3, #100	; 0x64
 8006f50:	d901      	bls.n	8006f56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e207      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f56:	4b5b      	ldr	r3, [pc, #364]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0f0      	beq.n	8006f44 <HAL_RCC_OscConfig+0xc0>
 8006f62:	e014      	b.n	8006f8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f64:	f7fd f854 	bl	8004010 <HAL_GetTick>
 8006f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f6a:	e008      	b.n	8006f7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f6c:	f7fd f850 	bl	8004010 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b64      	cmp	r3, #100	; 0x64
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e1f3      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f7e:	4b51      	ldr	r3, [pc, #324]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1f0      	bne.n	8006f6c <HAL_RCC_OscConfig+0xe8>
 8006f8a:	e000      	b.n	8006f8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d063      	beq.n	8007062 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f9a:	4b4a      	ldr	r3, [pc, #296]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f003 030c 	and.w	r3, r3, #12
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00b      	beq.n	8006fbe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fa6:	4b47      	ldr	r3, [pc, #284]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006fae:	2b08      	cmp	r3, #8
 8006fb0:	d11c      	bne.n	8006fec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fb2:	4b44      	ldr	r3, [pc, #272]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d116      	bne.n	8006fec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fbe:	4b41      	ldr	r3, [pc, #260]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0302 	and.w	r3, r3, #2
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d005      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x152>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d001      	beq.n	8006fd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e1c7      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fd6:	4b3b      	ldr	r3, [pc, #236]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	00db      	lsls	r3, r3, #3
 8006fe4:	4937      	ldr	r1, [pc, #220]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fea:	e03a      	b.n	8007062 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d020      	beq.n	8007036 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ff4:	4b34      	ldr	r3, [pc, #208]	; (80070c8 <HAL_RCC_OscConfig+0x244>)
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ffa:	f7fd f809 	bl	8004010 <HAL_GetTick>
 8006ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007000:	e008      	b.n	8007014 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007002:	f7fd f805 	bl	8004010 <HAL_GetTick>
 8007006:	4602      	mov	r2, r0
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	2b02      	cmp	r3, #2
 800700e:	d901      	bls.n	8007014 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e1a8      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007014:	4b2b      	ldr	r3, [pc, #172]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0302 	and.w	r3, r3, #2
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0f0      	beq.n	8007002 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007020:	4b28      	ldr	r3, [pc, #160]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	00db      	lsls	r3, r3, #3
 800702e:	4925      	ldr	r1, [pc, #148]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8007030:	4313      	orrs	r3, r2
 8007032:	600b      	str	r3, [r1, #0]
 8007034:	e015      	b.n	8007062 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007036:	4b24      	ldr	r3, [pc, #144]	; (80070c8 <HAL_RCC_OscConfig+0x244>)
 8007038:	2200      	movs	r2, #0
 800703a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800703c:	f7fc ffe8 	bl	8004010 <HAL_GetTick>
 8007040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007044:	f7fc ffe4 	bl	8004010 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e187      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007056:	4b1b      	ldr	r3, [pc, #108]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0302 	and.w	r3, r3, #2
 800705e:	2b00      	cmp	r3, #0
 8007060:	d1f0      	bne.n	8007044 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0308 	and.w	r3, r3, #8
 800706a:	2b00      	cmp	r3, #0
 800706c:	d036      	beq.n	80070dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d016      	beq.n	80070a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007076:	4b15      	ldr	r3, [pc, #84]	; (80070cc <HAL_RCC_OscConfig+0x248>)
 8007078:	2201      	movs	r2, #1
 800707a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800707c:	f7fc ffc8 	bl	8004010 <HAL_GetTick>
 8007080:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007082:	e008      	b.n	8007096 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007084:	f7fc ffc4 	bl	8004010 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	2b02      	cmp	r3, #2
 8007090:	d901      	bls.n	8007096 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	e167      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007096:	4b0b      	ldr	r3, [pc, #44]	; (80070c4 <HAL_RCC_OscConfig+0x240>)
 8007098:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d0f0      	beq.n	8007084 <HAL_RCC_OscConfig+0x200>
 80070a2:	e01b      	b.n	80070dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070a4:	4b09      	ldr	r3, [pc, #36]	; (80070cc <HAL_RCC_OscConfig+0x248>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070aa:	f7fc ffb1 	bl	8004010 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070b0:	e00e      	b.n	80070d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070b2:	f7fc ffad 	bl	8004010 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d907      	bls.n	80070d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e150      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
 80070c4:	40023800 	.word	0x40023800
 80070c8:	42470000 	.word	0x42470000
 80070cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070d0:	4b88      	ldr	r3, [pc, #544]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80070d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070d4:	f003 0302 	and.w	r3, r3, #2
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1ea      	bne.n	80070b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0304 	and.w	r3, r3, #4
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 8097 	beq.w	8007218 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070ea:	2300      	movs	r3, #0
 80070ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ee:	4b81      	ldr	r3, [pc, #516]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80070f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10f      	bne.n	800711a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070fa:	2300      	movs	r3, #0
 80070fc:	60bb      	str	r3, [r7, #8]
 80070fe:	4b7d      	ldr	r3, [pc, #500]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007102:	4a7c      	ldr	r2, [pc, #496]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007108:	6413      	str	r3, [r2, #64]	; 0x40
 800710a:	4b7a      	ldr	r3, [pc, #488]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007112:	60bb      	str	r3, [r7, #8]
 8007114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007116:	2301      	movs	r3, #1
 8007118:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800711a:	4b77      	ldr	r3, [pc, #476]	; (80072f8 <HAL_RCC_OscConfig+0x474>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007122:	2b00      	cmp	r3, #0
 8007124:	d118      	bne.n	8007158 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007126:	4b74      	ldr	r3, [pc, #464]	; (80072f8 <HAL_RCC_OscConfig+0x474>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a73      	ldr	r2, [pc, #460]	; (80072f8 <HAL_RCC_OscConfig+0x474>)
 800712c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007130:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007132:	f7fc ff6d 	bl	8004010 <HAL_GetTick>
 8007136:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007138:	e008      	b.n	800714c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800713a:	f7fc ff69 	bl	8004010 <HAL_GetTick>
 800713e:	4602      	mov	r2, r0
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	1ad3      	subs	r3, r2, r3
 8007144:	2b02      	cmp	r3, #2
 8007146:	d901      	bls.n	800714c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007148:	2303      	movs	r3, #3
 800714a:	e10c      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800714c:	4b6a      	ldr	r3, [pc, #424]	; (80072f8 <HAL_RCC_OscConfig+0x474>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007154:	2b00      	cmp	r3, #0
 8007156:	d0f0      	beq.n	800713a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d106      	bne.n	800716e <HAL_RCC_OscConfig+0x2ea>
 8007160:	4b64      	ldr	r3, [pc, #400]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007164:	4a63      	ldr	r2, [pc, #396]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007166:	f043 0301 	orr.w	r3, r3, #1
 800716a:	6713      	str	r3, [r2, #112]	; 0x70
 800716c:	e01c      	b.n	80071a8 <HAL_RCC_OscConfig+0x324>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	2b05      	cmp	r3, #5
 8007174:	d10c      	bne.n	8007190 <HAL_RCC_OscConfig+0x30c>
 8007176:	4b5f      	ldr	r3, [pc, #380]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800717a:	4a5e      	ldr	r2, [pc, #376]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 800717c:	f043 0304 	orr.w	r3, r3, #4
 8007180:	6713      	str	r3, [r2, #112]	; 0x70
 8007182:	4b5c      	ldr	r3, [pc, #368]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007184:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007186:	4a5b      	ldr	r2, [pc, #364]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007188:	f043 0301 	orr.w	r3, r3, #1
 800718c:	6713      	str	r3, [r2, #112]	; 0x70
 800718e:	e00b      	b.n	80071a8 <HAL_RCC_OscConfig+0x324>
 8007190:	4b58      	ldr	r3, [pc, #352]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007194:	4a57      	ldr	r2, [pc, #348]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007196:	f023 0301 	bic.w	r3, r3, #1
 800719a:	6713      	str	r3, [r2, #112]	; 0x70
 800719c:	4b55      	ldr	r3, [pc, #340]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 800719e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a0:	4a54      	ldr	r2, [pc, #336]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80071a2:	f023 0304 	bic.w	r3, r3, #4
 80071a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d015      	beq.n	80071dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071b0:	f7fc ff2e 	bl	8004010 <HAL_GetTick>
 80071b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071b6:	e00a      	b.n	80071ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071b8:	f7fc ff2a 	bl	8004010 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d901      	bls.n	80071ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80071ca:	2303      	movs	r3, #3
 80071cc:	e0cb      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071ce:	4b49      	ldr	r3, [pc, #292]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80071d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071d2:	f003 0302 	and.w	r3, r3, #2
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d0ee      	beq.n	80071b8 <HAL_RCC_OscConfig+0x334>
 80071da:	e014      	b.n	8007206 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071dc:	f7fc ff18 	bl	8004010 <HAL_GetTick>
 80071e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071e2:	e00a      	b.n	80071fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071e4:	f7fc ff14 	bl	8004010 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e0b5      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071fa:	4b3e      	ldr	r3, [pc, #248]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80071fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1ee      	bne.n	80071e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007206:	7dfb      	ldrb	r3, [r7, #23]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d105      	bne.n	8007218 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800720c:	4b39      	ldr	r3, [pc, #228]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 800720e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007210:	4a38      	ldr	r2, [pc, #224]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007212:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007216:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 80a1 	beq.w	8007364 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007222:	4b34      	ldr	r3, [pc, #208]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f003 030c 	and.w	r3, r3, #12
 800722a:	2b08      	cmp	r3, #8
 800722c:	d05c      	beq.n	80072e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	2b02      	cmp	r3, #2
 8007234:	d141      	bne.n	80072ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007236:	4b31      	ldr	r3, [pc, #196]	; (80072fc <HAL_RCC_OscConfig+0x478>)
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800723c:	f7fc fee8 	bl	8004010 <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007244:	f7fc fee4 	bl	8004010 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e087      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007256:	4b27      	ldr	r3, [pc, #156]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1f0      	bne.n	8007244 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	69da      	ldr	r2, [r3, #28]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a1b      	ldr	r3, [r3, #32]
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007270:	019b      	lsls	r3, r3, #6
 8007272:	431a      	orrs	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007278:	085b      	lsrs	r3, r3, #1
 800727a:	3b01      	subs	r3, #1
 800727c:	041b      	lsls	r3, r3, #16
 800727e:	431a      	orrs	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007284:	061b      	lsls	r3, r3, #24
 8007286:	491b      	ldr	r1, [pc, #108]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 8007288:	4313      	orrs	r3, r2
 800728a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800728c:	4b1b      	ldr	r3, [pc, #108]	; (80072fc <HAL_RCC_OscConfig+0x478>)
 800728e:	2201      	movs	r2, #1
 8007290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007292:	f7fc febd 	bl	8004010 <HAL_GetTick>
 8007296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007298:	e008      	b.n	80072ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800729a:	f7fc feb9 	bl	8004010 <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d901      	bls.n	80072ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e05c      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ac:	4b11      	ldr	r3, [pc, #68]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0f0      	beq.n	800729a <HAL_RCC_OscConfig+0x416>
 80072b8:	e054      	b.n	8007364 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072ba:	4b10      	ldr	r3, [pc, #64]	; (80072fc <HAL_RCC_OscConfig+0x478>)
 80072bc:	2200      	movs	r2, #0
 80072be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072c0:	f7fc fea6 	bl	8004010 <HAL_GetTick>
 80072c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072c6:	e008      	b.n	80072da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072c8:	f7fc fea2 	bl	8004010 <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d901      	bls.n	80072da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e045      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072da:	4b06      	ldr	r3, [pc, #24]	; (80072f4 <HAL_RCC_OscConfig+0x470>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1f0      	bne.n	80072c8 <HAL_RCC_OscConfig+0x444>
 80072e6:	e03d      	b.n	8007364 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	699b      	ldr	r3, [r3, #24]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d107      	bne.n	8007300 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e038      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
 80072f4:	40023800 	.word	0x40023800
 80072f8:	40007000 	.word	0x40007000
 80072fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007300:	4b1b      	ldr	r3, [pc, #108]	; (8007370 <HAL_RCC_OscConfig+0x4ec>)
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d028      	beq.n	8007360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007318:	429a      	cmp	r2, r3
 800731a:	d121      	bne.n	8007360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007326:	429a      	cmp	r2, r3
 8007328:	d11a      	bne.n	8007360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007330:	4013      	ands	r3, r2
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007336:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007338:	4293      	cmp	r3, r2
 800733a:	d111      	bne.n	8007360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007346:	085b      	lsrs	r3, r3, #1
 8007348:	3b01      	subs	r3, #1
 800734a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800734c:	429a      	cmp	r2, r3
 800734e:	d107      	bne.n	8007360 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800735c:	429a      	cmp	r2, r3
 800735e:	d001      	beq.n	8007364 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e000      	b.n	8007366 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	40023800 	.word	0x40023800

08007374 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e0cc      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007388:	4b68      	ldr	r3, [pc, #416]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0307 	and.w	r3, r3, #7
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	429a      	cmp	r2, r3
 8007394:	d90c      	bls.n	80073b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007396:	4b65      	ldr	r3, [pc, #404]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800739e:	4b63      	ldr	r3, [pc, #396]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 0307 	and.w	r3, r3, #7
 80073a6:	683a      	ldr	r2, [r7, #0]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d001      	beq.n	80073b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e0b8      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 0302 	and.w	r3, r3, #2
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d020      	beq.n	80073fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 0304 	and.w	r3, r3, #4
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d005      	beq.n	80073d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073c8:	4b59      	ldr	r3, [pc, #356]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	4a58      	ldr	r2, [pc, #352]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80073d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0308 	and.w	r3, r3, #8
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d005      	beq.n	80073ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073e0:	4b53      	ldr	r3, [pc, #332]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	4a52      	ldr	r2, [pc, #328]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80073ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073ec:	4b50      	ldr	r3, [pc, #320]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	494d      	ldr	r1, [pc, #308]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	d044      	beq.n	8007494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d107      	bne.n	8007422 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007412:	4b47      	ldr	r3, [pc, #284]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d119      	bne.n	8007452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e07f      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2b02      	cmp	r3, #2
 8007428:	d003      	beq.n	8007432 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800742e:	2b03      	cmp	r3, #3
 8007430:	d107      	bne.n	8007442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007432:	4b3f      	ldr	r3, [pc, #252]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e06f      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007442:	4b3b      	ldr	r3, [pc, #236]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d101      	bne.n	8007452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e067      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007452:	4b37      	ldr	r3, [pc, #220]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f023 0203 	bic.w	r2, r3, #3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	4934      	ldr	r1, [pc, #208]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007460:	4313      	orrs	r3, r2
 8007462:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007464:	f7fc fdd4 	bl	8004010 <HAL_GetTick>
 8007468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746a:	e00a      	b.n	8007482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800746c:	f7fc fdd0 	bl	8004010 <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	f241 3288 	movw	r2, #5000	; 0x1388
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e04f      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007482:	4b2b      	ldr	r3, [pc, #172]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f003 020c 	and.w	r2, r3, #12
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	429a      	cmp	r2, r3
 8007492:	d1eb      	bne.n	800746c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007494:	4b25      	ldr	r3, [pc, #148]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0307 	and.w	r3, r3, #7
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d20c      	bcs.n	80074bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074a2:	4b22      	ldr	r3, [pc, #136]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 80074a4:	683a      	ldr	r2, [r7, #0]
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074aa:	4b20      	ldr	r3, [pc, #128]	; (800752c <HAL_RCC_ClockConfig+0x1b8>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0307 	and.w	r3, r3, #7
 80074b2:	683a      	ldr	r2, [r7, #0]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d001      	beq.n	80074bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e032      	b.n	8007522 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0304 	and.w	r3, r3, #4
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d008      	beq.n	80074da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074c8:	4b19      	ldr	r3, [pc, #100]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	4916      	ldr	r1, [pc, #88]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80074d6:	4313      	orrs	r3, r2
 80074d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d009      	beq.n	80074fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074e6:	4b12      	ldr	r3, [pc, #72]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	00db      	lsls	r3, r3, #3
 80074f4:	490e      	ldr	r1, [pc, #56]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 80074f6:	4313      	orrs	r3, r2
 80074f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80074fa:	f000 f821 	bl	8007540 <HAL_RCC_GetSysClockFreq>
 80074fe:	4602      	mov	r2, r0
 8007500:	4b0b      	ldr	r3, [pc, #44]	; (8007530 <HAL_RCC_ClockConfig+0x1bc>)
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	091b      	lsrs	r3, r3, #4
 8007506:	f003 030f 	and.w	r3, r3, #15
 800750a:	490a      	ldr	r1, [pc, #40]	; (8007534 <HAL_RCC_ClockConfig+0x1c0>)
 800750c:	5ccb      	ldrb	r3, [r1, r3]
 800750e:	fa22 f303 	lsr.w	r3, r2, r3
 8007512:	4a09      	ldr	r2, [pc, #36]	; (8007538 <HAL_RCC_ClockConfig+0x1c4>)
 8007514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007516:	4b09      	ldr	r3, [pc, #36]	; (800753c <HAL_RCC_ClockConfig+0x1c8>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4618      	mov	r0, r3
 800751c:	f7fc fd34 	bl	8003f88 <HAL_InitTick>

  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	40023c00 	.word	0x40023c00
 8007530:	40023800 	.word	0x40023800
 8007534:	0801cf1c 	.word	0x0801cf1c
 8007538:	20000000 	.word	0x20000000
 800753c:	20000028 	.word	0x20000028

08007540 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007544:	b094      	sub	sp, #80	; 0x50
 8007546:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	647b      	str	r3, [r7, #68]	; 0x44
 800754c:	2300      	movs	r3, #0
 800754e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007550:	2300      	movs	r3, #0
 8007552:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007558:	4b79      	ldr	r3, [pc, #484]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 030c 	and.w	r3, r3, #12
 8007560:	2b08      	cmp	r3, #8
 8007562:	d00d      	beq.n	8007580 <HAL_RCC_GetSysClockFreq+0x40>
 8007564:	2b08      	cmp	r3, #8
 8007566:	f200 80e1 	bhi.w	800772c <HAL_RCC_GetSysClockFreq+0x1ec>
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <HAL_RCC_GetSysClockFreq+0x34>
 800756e:	2b04      	cmp	r3, #4
 8007570:	d003      	beq.n	800757a <HAL_RCC_GetSysClockFreq+0x3a>
 8007572:	e0db      	b.n	800772c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007574:	4b73      	ldr	r3, [pc, #460]	; (8007744 <HAL_RCC_GetSysClockFreq+0x204>)
 8007576:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007578:	e0db      	b.n	8007732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800757a:	4b73      	ldr	r3, [pc, #460]	; (8007748 <HAL_RCC_GetSysClockFreq+0x208>)
 800757c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800757e:	e0d8      	b.n	8007732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007580:	4b6f      	ldr	r3, [pc, #444]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007588:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800758a:	4b6d      	ldr	r3, [pc, #436]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d063      	beq.n	800765e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007596:	4b6a      	ldr	r3, [pc, #424]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	099b      	lsrs	r3, r3, #6
 800759c:	2200      	movs	r2, #0
 800759e:	63bb      	str	r3, [r7, #56]	; 0x38
 80075a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80075a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075a8:	633b      	str	r3, [r7, #48]	; 0x30
 80075aa:	2300      	movs	r3, #0
 80075ac:	637b      	str	r3, [r7, #52]	; 0x34
 80075ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80075b2:	4622      	mov	r2, r4
 80075b4:	462b      	mov	r3, r5
 80075b6:	f04f 0000 	mov.w	r0, #0
 80075ba:	f04f 0100 	mov.w	r1, #0
 80075be:	0159      	lsls	r1, r3, #5
 80075c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075c4:	0150      	lsls	r0, r2, #5
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	4621      	mov	r1, r4
 80075cc:	1a51      	subs	r1, r2, r1
 80075ce:	6139      	str	r1, [r7, #16]
 80075d0:	4629      	mov	r1, r5
 80075d2:	eb63 0301 	sbc.w	r3, r3, r1
 80075d6:	617b      	str	r3, [r7, #20]
 80075d8:	f04f 0200 	mov.w	r2, #0
 80075dc:	f04f 0300 	mov.w	r3, #0
 80075e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075e4:	4659      	mov	r1, fp
 80075e6:	018b      	lsls	r3, r1, #6
 80075e8:	4651      	mov	r1, sl
 80075ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075ee:	4651      	mov	r1, sl
 80075f0:	018a      	lsls	r2, r1, #6
 80075f2:	4651      	mov	r1, sl
 80075f4:	ebb2 0801 	subs.w	r8, r2, r1
 80075f8:	4659      	mov	r1, fp
 80075fa:	eb63 0901 	sbc.w	r9, r3, r1
 80075fe:	f04f 0200 	mov.w	r2, #0
 8007602:	f04f 0300 	mov.w	r3, #0
 8007606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800760a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800760e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007612:	4690      	mov	r8, r2
 8007614:	4699      	mov	r9, r3
 8007616:	4623      	mov	r3, r4
 8007618:	eb18 0303 	adds.w	r3, r8, r3
 800761c:	60bb      	str	r3, [r7, #8]
 800761e:	462b      	mov	r3, r5
 8007620:	eb49 0303 	adc.w	r3, r9, r3
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	f04f 0200 	mov.w	r2, #0
 800762a:	f04f 0300 	mov.w	r3, #0
 800762e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007632:	4629      	mov	r1, r5
 8007634:	024b      	lsls	r3, r1, #9
 8007636:	4621      	mov	r1, r4
 8007638:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800763c:	4621      	mov	r1, r4
 800763e:	024a      	lsls	r2, r1, #9
 8007640:	4610      	mov	r0, r2
 8007642:	4619      	mov	r1, r3
 8007644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007646:	2200      	movs	r2, #0
 8007648:	62bb      	str	r3, [r7, #40]	; 0x28
 800764a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800764c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007650:	f7f9 fb1a 	bl	8000c88 <__aeabi_uldivmod>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4613      	mov	r3, r2
 800765a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800765c:	e058      	b.n	8007710 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800765e:	4b38      	ldr	r3, [pc, #224]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	099b      	lsrs	r3, r3, #6
 8007664:	2200      	movs	r2, #0
 8007666:	4618      	mov	r0, r3
 8007668:	4611      	mov	r1, r2
 800766a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800766e:	623b      	str	r3, [r7, #32]
 8007670:	2300      	movs	r3, #0
 8007672:	627b      	str	r3, [r7, #36]	; 0x24
 8007674:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007678:	4642      	mov	r2, r8
 800767a:	464b      	mov	r3, r9
 800767c:	f04f 0000 	mov.w	r0, #0
 8007680:	f04f 0100 	mov.w	r1, #0
 8007684:	0159      	lsls	r1, r3, #5
 8007686:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800768a:	0150      	lsls	r0, r2, #5
 800768c:	4602      	mov	r2, r0
 800768e:	460b      	mov	r3, r1
 8007690:	4641      	mov	r1, r8
 8007692:	ebb2 0a01 	subs.w	sl, r2, r1
 8007696:	4649      	mov	r1, r9
 8007698:	eb63 0b01 	sbc.w	fp, r3, r1
 800769c:	f04f 0200 	mov.w	r2, #0
 80076a0:	f04f 0300 	mov.w	r3, #0
 80076a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80076a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80076ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80076b0:	ebb2 040a 	subs.w	r4, r2, sl
 80076b4:	eb63 050b 	sbc.w	r5, r3, fp
 80076b8:	f04f 0200 	mov.w	r2, #0
 80076bc:	f04f 0300 	mov.w	r3, #0
 80076c0:	00eb      	lsls	r3, r5, #3
 80076c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076c6:	00e2      	lsls	r2, r4, #3
 80076c8:	4614      	mov	r4, r2
 80076ca:	461d      	mov	r5, r3
 80076cc:	4643      	mov	r3, r8
 80076ce:	18e3      	adds	r3, r4, r3
 80076d0:	603b      	str	r3, [r7, #0]
 80076d2:	464b      	mov	r3, r9
 80076d4:	eb45 0303 	adc.w	r3, r5, r3
 80076d8:	607b      	str	r3, [r7, #4]
 80076da:	f04f 0200 	mov.w	r2, #0
 80076de:	f04f 0300 	mov.w	r3, #0
 80076e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80076e6:	4629      	mov	r1, r5
 80076e8:	028b      	lsls	r3, r1, #10
 80076ea:	4621      	mov	r1, r4
 80076ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076f0:	4621      	mov	r1, r4
 80076f2:	028a      	lsls	r2, r1, #10
 80076f4:	4610      	mov	r0, r2
 80076f6:	4619      	mov	r1, r3
 80076f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076fa:	2200      	movs	r2, #0
 80076fc:	61bb      	str	r3, [r7, #24]
 80076fe:	61fa      	str	r2, [r7, #28]
 8007700:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007704:	f7f9 fac0 	bl	8000c88 <__aeabi_uldivmod>
 8007708:	4602      	mov	r2, r0
 800770a:	460b      	mov	r3, r1
 800770c:	4613      	mov	r3, r2
 800770e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007710:	4b0b      	ldr	r3, [pc, #44]	; (8007740 <HAL_RCC_GetSysClockFreq+0x200>)
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	0c1b      	lsrs	r3, r3, #16
 8007716:	f003 0303 	and.w	r3, r3, #3
 800771a:	3301      	adds	r3, #1
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007720:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007722:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007724:	fbb2 f3f3 	udiv	r3, r2, r3
 8007728:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800772a:	e002      	b.n	8007732 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800772c:	4b05      	ldr	r3, [pc, #20]	; (8007744 <HAL_RCC_GetSysClockFreq+0x204>)
 800772e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007732:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007734:	4618      	mov	r0, r3
 8007736:	3750      	adds	r7, #80	; 0x50
 8007738:	46bd      	mov	sp, r7
 800773a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800773e:	bf00      	nop
 8007740:	40023800 	.word	0x40023800
 8007744:	00f42400 	.word	0x00f42400
 8007748:	007a1200 	.word	0x007a1200

0800774c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800774c:	b480      	push	{r7}
 800774e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007750:	4b03      	ldr	r3, [pc, #12]	; (8007760 <HAL_RCC_GetHCLKFreq+0x14>)
 8007752:	681b      	ldr	r3, [r3, #0]
}
 8007754:	4618      	mov	r0, r3
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20000000 	.word	0x20000000

08007764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007768:	f7ff fff0 	bl	800774c <HAL_RCC_GetHCLKFreq>
 800776c:	4602      	mov	r2, r0
 800776e:	4b05      	ldr	r3, [pc, #20]	; (8007784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	0a9b      	lsrs	r3, r3, #10
 8007774:	f003 0307 	and.w	r3, r3, #7
 8007778:	4903      	ldr	r1, [pc, #12]	; (8007788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800777a:	5ccb      	ldrb	r3, [r1, r3]
 800777c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007780:	4618      	mov	r0, r3
 8007782:	bd80      	pop	{r7, pc}
 8007784:	40023800 	.word	0x40023800
 8007788:	0801cf2c 	.word	0x0801cf2c

0800778c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007790:	f7ff ffdc 	bl	800774c <HAL_RCC_GetHCLKFreq>
 8007794:	4602      	mov	r2, r0
 8007796:	4b05      	ldr	r3, [pc, #20]	; (80077ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	0b5b      	lsrs	r3, r3, #13
 800779c:	f003 0307 	and.w	r3, r3, #7
 80077a0:	4903      	ldr	r1, [pc, #12]	; (80077b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077a2:	5ccb      	ldrb	r3, [r1, r3]
 80077a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	40023800 	.word	0x40023800
 80077b0:	0801cf2c 	.word	0x0801cf2c

080077b4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b086      	sub	sp, #24
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80077bc:	2300      	movs	r3, #0
 80077be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80077c0:	2300      	movs	r3, #0
 80077c2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d105      	bne.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d035      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80077dc:	4b62      	ldr	r3, [pc, #392]	; (8007968 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80077de:	2200      	movs	r2, #0
 80077e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80077e2:	f7fc fc15 	bl	8004010 <HAL_GetTick>
 80077e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077e8:	e008      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80077ea:	f7fc fc11 	bl	8004010 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d901      	bls.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	e0b0      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077fc:	4b5b      	ldr	r3, [pc, #364]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d1f0      	bne.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	019a      	lsls	r2, r3, #6
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	071b      	lsls	r3, r3, #28
 8007814:	4955      	ldr	r1, [pc, #340]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007816:	4313      	orrs	r3, r2
 8007818:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800781c:	4b52      	ldr	r3, [pc, #328]	; (8007968 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800781e:	2201      	movs	r2, #1
 8007820:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007822:	f7fc fbf5 	bl	8004010 <HAL_GetTick>
 8007826:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007828:	e008      	b.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800782a:	f7fc fbf1 	bl	8004010 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	2b02      	cmp	r3, #2
 8007836:	d901      	bls.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007838:	2303      	movs	r3, #3
 800783a:	e090      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800783c:	4b4b      	ldr	r3, [pc, #300]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0f0      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0302 	and.w	r3, r3, #2
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 8083 	beq.w	800795c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007856:	2300      	movs	r3, #0
 8007858:	60fb      	str	r3, [r7, #12]
 800785a:	4b44      	ldr	r3, [pc, #272]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800785c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785e:	4a43      	ldr	r2, [pc, #268]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007864:	6413      	str	r3, [r2, #64]	; 0x40
 8007866:	4b41      	ldr	r3, [pc, #260]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007872:	4b3f      	ldr	r3, [pc, #252]	; (8007970 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a3e      	ldr	r2, [pc, #248]	; (8007970 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800787c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800787e:	f7fc fbc7 	bl	8004010 <HAL_GetTick>
 8007882:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007884:	e008      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007886:	f7fc fbc3 	bl	8004010 <HAL_GetTick>
 800788a:	4602      	mov	r2, r0
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d901      	bls.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e062      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007898:	4b35      	ldr	r3, [pc, #212]	; (8007970 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d0f0      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80078a4:	4b31      	ldr	r3, [pc, #196]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d02f      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d028      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078c2:	4b2a      	ldr	r3, [pc, #168]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078cc:	4b29      	ldr	r3, [pc, #164]	; (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80078ce:	2201      	movs	r2, #1
 80078d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078d2:	4b28      	ldr	r3, [pc, #160]	; (8007974 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80078d8:	4a24      	ldr	r2, [pc, #144]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80078de:	4b23      	ldr	r3, [pc, #140]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d114      	bne.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80078ea:	f7fc fb91 	bl	8004010 <HAL_GetTick>
 80078ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078f0:	e00a      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078f2:	f7fc fb8d 	bl	8004010 <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007900:	4293      	cmp	r3, r2
 8007902:	d901      	bls.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e02a      	b.n	800795e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007908:	4b18      	ldr	r3, [pc, #96]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800790a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d0ee      	beq.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800791c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007920:	d10d      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007922:	4b12      	ldr	r3, [pc, #72]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007936:	490d      	ldr	r1, [pc, #52]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007938:	4313      	orrs	r3, r2
 800793a:	608b      	str	r3, [r1, #8]
 800793c:	e005      	b.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800793e:	4b0b      	ldr	r3, [pc, #44]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	4a0a      	ldr	r2, [pc, #40]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007944:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007948:	6093      	str	r3, [r2, #8]
 800794a:	4b08      	ldr	r3, [pc, #32]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800794c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007956:	4905      	ldr	r1, [pc, #20]	; (800796c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007958:	4313      	orrs	r3, r2
 800795a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3718      	adds	r7, #24
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	42470068 	.word	0x42470068
 800796c:	40023800 	.word	0x40023800
 8007970:	40007000 	.word	0x40007000
 8007974:	42470e40 	.word	0x42470e40

08007978 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e083      	b.n	8007a92 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	7f5b      	ldrb	r3, [r3, #29]
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	d105      	bne.n	80079a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7fb fd54 	bl	8003448 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	22ca      	movs	r2, #202	; 0xca
 80079ac:	625a      	str	r2, [r3, #36]	; 0x24
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2253      	movs	r2, #83	; 0x53
 80079b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 faee 	bl	8007f98 <RTC_EnterInitMode>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d008      	beq.n	80079d4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	22ff      	movs	r2, #255	; 0xff
 80079c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2204      	movs	r2, #4
 80079ce:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e05e      	b.n	8007a92 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	6812      	ldr	r2, [r2, #0]
 80079de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80079e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079e6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	6899      	ldr	r1, [r3, #8]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	685a      	ldr	r2, [r3, #4]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	695b      	ldr	r3, [r3, #20]
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	68d2      	ldr	r2, [r2, #12]
 8007a0e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	6919      	ldr	r1, [r3, #16]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	041a      	lsls	r2, r3, #16
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68da      	ldr	r2, [r3, #12]
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a32:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10e      	bne.n	8007a60 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fa80 	bl	8007f48 <HAL_RTC_WaitForSynchro>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d008      	beq.n	8007a60 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	22ff      	movs	r2, #255	; 0xff
 8007a54:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2204      	movs	r2, #4
 8007a5a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e018      	b.n	8007a92 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007a6e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	699a      	ldr	r2, [r3, #24]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	22ff      	movs	r2, #255	; 0xff
 8007a88:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007a90:	2300      	movs	r3, #0
  }
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007a9a:	b590      	push	{r4, r7, lr}
 8007a9c:	b087      	sub	sp, #28
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	7f1b      	ldrb	r3, [r3, #28]
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_RTC_SetTime+0x1c>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e0aa      	b.n	8007c0c <HAL_RTC_SetTime+0x172>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d126      	bne.n	8007b16 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d102      	bne.n	8007adc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 fa85 	bl	8007ff0 <RTC_ByteToBcd2>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	785b      	ldrb	r3, [r3, #1]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 fa7e 	bl	8007ff0 <RTC_ByteToBcd2>
 8007af4:	4603      	mov	r3, r0
 8007af6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007af8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	789b      	ldrb	r3, [r3, #2]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 fa76 	bl	8007ff0 <RTC_ByteToBcd2>
 8007b04:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007b06:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	78db      	ldrb	r3, [r3, #3]
 8007b0e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007b10:	4313      	orrs	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	e018      	b.n	8007b48 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d102      	bne.n	8007b2a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	2200      	movs	r2, #0
 8007b28:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	785b      	ldrb	r3, [r3, #1]
 8007b34:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007b36:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007b3c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	78db      	ldrb	r3, [r3, #3]
 8007b42:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007b44:	4313      	orrs	r3, r2
 8007b46:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	22ca      	movs	r2, #202	; 0xca
 8007b4e:	625a      	str	r2, [r3, #36]	; 0x24
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2253      	movs	r2, #83	; 0x53
 8007b56:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f000 fa1d 	bl	8007f98 <RTC_EnterInitMode>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d00b      	beq.n	8007b7c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	22ff      	movs	r2, #255	; 0xff
 8007b6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2204      	movs	r2, #4
 8007b70:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e047      	b.n	8007c0c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007b86:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007b8a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689a      	ldr	r2, [r3, #8]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007b9a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6899      	ldr	r1, [r3, #8]
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	68da      	ldr	r2, [r3, #12]
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	431a      	orrs	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	430a      	orrs	r2, r1
 8007bb2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68da      	ldr	r2, [r3, #12]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bc2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	f003 0320 	and.w	r3, r3, #32
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d111      	bne.n	8007bf6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f000 f9b8 	bl	8007f48 <HAL_RTC_WaitForSynchro>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00b      	beq.n	8007bf6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	22ff      	movs	r2, #255	; 0xff
 8007be4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2204      	movs	r2, #4
 8007bea:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e00a      	b.n	8007c0c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	22ff      	movs	r2, #255	; 0xff
 8007bfc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2201      	movs	r2, #1
 8007c02:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
  }
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd90      	pop	{r4, r7, pc}

08007c14 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007c20:	2300      	movs	r3, #0
 8007c22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007c46:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	0c1b      	lsrs	r3, r3, #16
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	0a1b      	lsrs	r3, r3, #8
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	0c1b      	lsrs	r3, r3, #16
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d11a      	bne.n	8007cc6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	4618      	mov	r0, r3
 8007c96:	f000 f9c9 	bl	800802c <RTC_Bcd2ToByte>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	785b      	ldrb	r3, [r3, #1]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f000 f9c0 	bl	800802c <RTC_Bcd2ToByte>
 8007cac:	4603      	mov	r3, r0
 8007cae:	461a      	mov	r2, r3
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	789b      	ldrb	r3, [r3, #2]
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f000 f9b7 	bl	800802c <RTC_Bcd2ToByte>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007cd0:	b590      	push	{r4, r7, lr}
 8007cd2:	b087      	sub	sp, #28
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	7f1b      	ldrb	r3, [r3, #28]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d101      	bne.n	8007cec <HAL_RTC_SetDate+0x1c>
 8007ce8:	2302      	movs	r3, #2
 8007cea:	e094      	b.n	8007e16 <HAL_RTC_SetDate+0x146>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2202      	movs	r2, #2
 8007cf6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10e      	bne.n	8007d1c <HAL_RTC_SetDate+0x4c>
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	785b      	ldrb	r3, [r3, #1]
 8007d02:	f003 0310 	and.w	r3, r3, #16
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d008      	beq.n	8007d1c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	785b      	ldrb	r3, [r3, #1]
 8007d0e:	f023 0310 	bic.w	r3, r3, #16
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	330a      	adds	r3, #10
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d11c      	bne.n	8007d5c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	78db      	ldrb	r3, [r3, #3]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 f962 	bl	8007ff0 <RTC_ByteToBcd2>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	785b      	ldrb	r3, [r3, #1]
 8007d34:	4618      	mov	r0, r3
 8007d36:	f000 f95b 	bl	8007ff0 <RTC_ByteToBcd2>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007d3e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	789b      	ldrb	r3, [r3, #2]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 f953 	bl	8007ff0 <RTC_ByteToBcd2>
 8007d4a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007d4c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007d56:	4313      	orrs	r3, r2
 8007d58:	617b      	str	r3, [r7, #20]
 8007d5a:	e00e      	b.n	8007d7a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	78db      	ldrb	r3, [r3, #3]
 8007d60:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	785b      	ldrb	r3, [r3, #1]
 8007d66:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007d68:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8007d6e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007d76:	4313      	orrs	r3, r2
 8007d78:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	22ca      	movs	r2, #202	; 0xca
 8007d80:	625a      	str	r2, [r3, #36]	; 0x24
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2253      	movs	r2, #83	; 0x53
 8007d88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f000 f904 	bl	8007f98 <RTC_EnterInitMode>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00b      	beq.n	8007dae <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	22ff      	movs	r2, #255	; 0xff
 8007d9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2204      	movs	r2, #4
 8007da2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e033      	b.n	8007e16 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007db8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007dbc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68da      	ldr	r2, [r3, #12]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007dcc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	f003 0320 	and.w	r3, r3, #32
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d111      	bne.n	8007e00 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 f8b3 	bl	8007f48 <HAL_RTC_WaitForSynchro>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00b      	beq.n	8007e00 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	22ff      	movs	r2, #255	; 0xff
 8007dee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2204      	movs	r2, #4
 8007df4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e00a      	b.n	8007e16 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	22ff      	movs	r2, #255	; 0xff
 8007e06:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007e14:	2300      	movs	r3, #0
  }
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	371c      	adds	r7, #28
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd90      	pop	{r4, r7, pc}

08007e1e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b086      	sub	sp, #24
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	60f8      	str	r0, [r7, #12]
 8007e26:	60b9      	str	r1, [r7, #8]
 8007e28:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007e38:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	0c1b      	lsrs	r3, r3, #16
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	0a1b      	lsrs	r3, r3, #8
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	f003 031f 	and.w	r3, r3, #31
 8007e52:	b2da      	uxtb	r2, r3
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	0b5b      	lsrs	r3, r3, #13
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	f003 0307 	and.w	r3, r3, #7
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d11a      	bne.n	8007eb2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	78db      	ldrb	r3, [r3, #3]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f000 f8d3 	bl	800802c <RTC_Bcd2ToByte>
 8007e86:	4603      	mov	r3, r0
 8007e88:	461a      	mov	r2, r3
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	785b      	ldrb	r3, [r3, #1]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 f8ca 	bl	800802c <RTC_Bcd2ToByte>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	789b      	ldrb	r3, [r3, #2]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f000 f8c1 	bl	800802c <RTC_Bcd2ToByte>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	461a      	mov	r2, r3
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b082      	sub	sp, #8
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689b      	ldr	r3, [r3, #8]
 8007eca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d012      	beq.n	8007ef8 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00b      	beq.n	8007ef8 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7fb fb33 	bl	800354c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	b2da      	uxtb	r2, r3
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007ef6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d012      	beq.n	8007f2c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f8e5 	bl	80080e4 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007f2a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007f2c:	4b05      	ldr	r3, [pc, #20]	; (8007f44 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007f2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007f32:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	775a      	strb	r2, [r3, #29]
}
 8007f3a:	bf00      	nop
 8007f3c:	3708      	adds	r7, #8
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40013c00 	.word	0x40013c00

08007f48 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b084      	sub	sp, #16
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007f50:	2300      	movs	r3, #0
 8007f52:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	68da      	ldr	r2, [r3, #12]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007f62:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007f64:	f7fc f854 	bl	8004010 <HAL_GetTick>
 8007f68:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007f6a:	e009      	b.n	8007f80 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007f6c:	f7fc f850 	bl	8004010 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007f7a:	d901      	bls.n	8007f80 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007f7c:	2303      	movs	r3, #3
 8007f7e:	e007      	b.n	8007f90 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f003 0320 	and.w	r3, r3, #32
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d0ee      	beq.n	8007f6c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b084      	sub	sp, #16
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d119      	bne.n	8007fe6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8007fba:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007fbc:	f7fc f828 	bl	8004010 <HAL_GetTick>
 8007fc0:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007fc2:	e009      	b.n	8007fd8 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007fc4:	f7fc f824 	bl	8004010 <HAL_GetTick>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	1ad3      	subs	r3, r2, r3
 8007fce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fd2:	d901      	bls.n	8007fd8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e007      	b.n	8007fe8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0ee      	beq.n	8007fc4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007ffe:	e005      	b.n	800800c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	3301      	adds	r3, #1
 8008004:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008006:	79fb      	ldrb	r3, [r7, #7]
 8008008:	3b0a      	subs	r3, #10
 800800a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800800c:	79fb      	ldrb	r3, [r7, #7]
 800800e:	2b09      	cmp	r3, #9
 8008010:	d8f6      	bhi.n	8008000 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	b2db      	uxtb	r3, r3
 8008016:	011b      	lsls	r3, r3, #4
 8008018:	b2da      	uxtb	r2, r3
 800801a:	79fb      	ldrb	r3, [r7, #7]
 800801c:	4313      	orrs	r3, r2
 800801e:	b2db      	uxtb	r3, r3
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	4603      	mov	r3, r0
 8008034:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800803a:	79fb      	ldrb	r3, [r7, #7]
 800803c:	091b      	lsrs	r3, r3, #4
 800803e:	b2db      	uxtb	r3, r3
 8008040:	461a      	mov	r2, r3
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	005b      	lsls	r3, r3, #1
 800804a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800804c:	79fb      	ldrb	r3, [r7, #7]
 800804e:	f003 030f 	and.w	r3, r3, #15
 8008052:	b2da      	uxtb	r2, r3
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	4413      	add	r3, r2
 800805a:	b2db      	uxtb	r3, r3
}
 800805c:	4618      	mov	r0, r3
 800805e:	3714      	adds	r7, #20
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr

08008068 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != (uint32_t)RESET)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00b      	beq.n	8008096 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7fb fa7c 	bl	800357c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	b2da      	uxtb	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008094:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8008096:	4b05      	ldr	r3, [pc, #20]	; (80080ac <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8008098:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800809c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2201      	movs	r2, #1
 80080a2:	775a      	strb	r2, [r3, #29]
}
 80080a4:	bf00      	nop
 80080a6:	3708      	adds	r7, #8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	40013c00 	.word	0x40013c00

080080b0 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b087      	sub	sp, #28
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3350      	adds	r3, #80	; 0x50
 80080c6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	4413      	add	r3, r2
 80080d0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	601a      	str	r2, [r3, #0]
}
 80080d8:	bf00      	nop
 80080da:	371c      	adds	r7, #28
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 80080ec:	bf00      	nop
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e041      	b.n	800818e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d106      	bne.n	8008124 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fb fc44 	bl	80039ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2202      	movs	r2, #2
 8008128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	3304      	adds	r3, #4
 8008134:	4619      	mov	r1, r3
 8008136:	4610      	mov	r0, r2
 8008138:	f000 fe50 	bl	8008ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2201      	movs	r2, #1
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3708      	adds	r7, #8
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
	...

08008198 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d001      	beq.n	80081b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	e046      	b.n	800823e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a23      	ldr	r2, [pc, #140]	; (800824c <HAL_TIM_Base_Start+0xb4>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d022      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081ca:	d01d      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a1f      	ldr	r2, [pc, #124]	; (8008250 <HAL_TIM_Base_Start+0xb8>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d018      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a1e      	ldr	r2, [pc, #120]	; (8008254 <HAL_TIM_Base_Start+0xbc>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d013      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a1c      	ldr	r2, [pc, #112]	; (8008258 <HAL_TIM_Base_Start+0xc0>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d00e      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a1b      	ldr	r2, [pc, #108]	; (800825c <HAL_TIM_Base_Start+0xc4>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d009      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a19      	ldr	r2, [pc, #100]	; (8008260 <HAL_TIM_Base_Start+0xc8>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d004      	beq.n	8008208 <HAL_TIM_Base_Start+0x70>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a18      	ldr	r2, [pc, #96]	; (8008264 <HAL_TIM_Base_Start+0xcc>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d111      	bne.n	800822c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f003 0307 	and.w	r3, r3, #7
 8008212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2b06      	cmp	r3, #6
 8008218:	d010      	beq.n	800823c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f042 0201 	orr.w	r2, r2, #1
 8008228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800822a:	e007      	b.n	800823c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f042 0201 	orr.w	r2, r2, #1
 800823a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3714      	adds	r7, #20
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	40010000 	.word	0x40010000
 8008250:	40000400 	.word	0x40000400
 8008254:	40000800 	.word	0x40000800
 8008258:	40000c00 	.word	0x40000c00
 800825c:	40010400 	.word	0x40010400
 8008260:	40014000 	.word	0x40014000
 8008264:	40001800 	.word	0x40001800

08008268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008276:	b2db      	uxtb	r3, r3
 8008278:	2b01      	cmp	r3, #1
 800827a:	d001      	beq.n	8008280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	e04e      	b.n	800831e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68da      	ldr	r2, [r3, #12]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f042 0201 	orr.w	r2, r2, #1
 8008296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a23      	ldr	r2, [pc, #140]	; (800832c <HAL_TIM_Base_Start_IT+0xc4>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d022      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082aa:	d01d      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a1f      	ldr	r2, [pc, #124]	; (8008330 <HAL_TIM_Base_Start_IT+0xc8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d018      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a1e      	ldr	r2, [pc, #120]	; (8008334 <HAL_TIM_Base_Start_IT+0xcc>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d013      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a1c      	ldr	r2, [pc, #112]	; (8008338 <HAL_TIM_Base_Start_IT+0xd0>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d00e      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a1b      	ldr	r2, [pc, #108]	; (800833c <HAL_TIM_Base_Start_IT+0xd4>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d009      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a19      	ldr	r2, [pc, #100]	; (8008340 <HAL_TIM_Base_Start_IT+0xd8>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d004      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x80>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a18      	ldr	r2, [pc, #96]	; (8008344 <HAL_TIM_Base_Start_IT+0xdc>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d111      	bne.n	800830c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f003 0307 	and.w	r3, r3, #7
 80082f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b06      	cmp	r3, #6
 80082f8:	d010      	beq.n	800831c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f042 0201 	orr.w	r2, r2, #1
 8008308:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800830a:	e007      	b.n	800831c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3714      	adds	r7, #20
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
 800832a:	bf00      	nop
 800832c:	40010000 	.word	0x40010000
 8008330:	40000400 	.word	0x40000400
 8008334:	40000800 	.word	0x40000800
 8008338:	40000c00 	.word	0x40000c00
 800833c:	40010400 	.word	0x40010400
 8008340:	40014000 	.word	0x40014000
 8008344:	40001800 	.word	0x40001800

08008348 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b082      	sub	sp, #8
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d101      	bne.n	800835a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e041      	b.n	80083de <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f7fb fd28 	bl	8003dc4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	3304      	adds	r3, #4
 8008384:	4619      	mov	r1, r3
 8008386:	4610      	mov	r0, r2
 8008388:	f000 fd28 	bl	8008ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3708      	adds	r7, #8
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
	...

080083e8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d109      	bne.n	8008410 <HAL_TIM_OC_Start_IT+0x28>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b01      	cmp	r3, #1
 8008406:	bf14      	ite	ne
 8008408:	2301      	movne	r3, #1
 800840a:	2300      	moveq	r3, #0
 800840c:	b2db      	uxtb	r3, r3
 800840e:	e022      	b.n	8008456 <HAL_TIM_OC_Start_IT+0x6e>
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	2b04      	cmp	r3, #4
 8008414:	d109      	bne.n	800842a <HAL_TIM_OC_Start_IT+0x42>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800841c:	b2db      	uxtb	r3, r3
 800841e:	2b01      	cmp	r3, #1
 8008420:	bf14      	ite	ne
 8008422:	2301      	movne	r3, #1
 8008424:	2300      	moveq	r3, #0
 8008426:	b2db      	uxtb	r3, r3
 8008428:	e015      	b.n	8008456 <HAL_TIM_OC_Start_IT+0x6e>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	2b08      	cmp	r3, #8
 800842e:	d109      	bne.n	8008444 <HAL_TIM_OC_Start_IT+0x5c>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008436:	b2db      	uxtb	r3, r3
 8008438:	2b01      	cmp	r3, #1
 800843a:	bf14      	ite	ne
 800843c:	2301      	movne	r3, #1
 800843e:	2300      	moveq	r3, #0
 8008440:	b2db      	uxtb	r3, r3
 8008442:	e008      	b.n	8008456 <HAL_TIM_OC_Start_IT+0x6e>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b01      	cmp	r3, #1
 800844e:	bf14      	ite	ne
 8008450:	2301      	movne	r3, #1
 8008452:	2300      	moveq	r3, #0
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d001      	beq.n	800845e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e0c7      	b.n	80085ee <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d104      	bne.n	800846e <HAL_TIM_OC_Start_IT+0x86>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2202      	movs	r2, #2
 8008468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800846c:	e013      	b.n	8008496 <HAL_TIM_OC_Start_IT+0xae>
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	2b04      	cmp	r3, #4
 8008472:	d104      	bne.n	800847e <HAL_TIM_OC_Start_IT+0x96>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800847c:	e00b      	b.n	8008496 <HAL_TIM_OC_Start_IT+0xae>
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	2b08      	cmp	r3, #8
 8008482:	d104      	bne.n	800848e <HAL_TIM_OC_Start_IT+0xa6>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800848c:	e003      	b.n	8008496 <HAL_TIM_OC_Start_IT+0xae>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2202      	movs	r2, #2
 8008492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	2b0c      	cmp	r3, #12
 800849a:	d841      	bhi.n	8008520 <HAL_TIM_OC_Start_IT+0x138>
 800849c:	a201      	add	r2, pc, #4	; (adr r2, 80084a4 <HAL_TIM_OC_Start_IT+0xbc>)
 800849e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a2:	bf00      	nop
 80084a4:	080084d9 	.word	0x080084d9
 80084a8:	08008521 	.word	0x08008521
 80084ac:	08008521 	.word	0x08008521
 80084b0:	08008521 	.word	0x08008521
 80084b4:	080084eb 	.word	0x080084eb
 80084b8:	08008521 	.word	0x08008521
 80084bc:	08008521 	.word	0x08008521
 80084c0:	08008521 	.word	0x08008521
 80084c4:	080084fd 	.word	0x080084fd
 80084c8:	08008521 	.word	0x08008521
 80084cc:	08008521 	.word	0x08008521
 80084d0:	08008521 	.word	0x08008521
 80084d4:	0800850f 	.word	0x0800850f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68da      	ldr	r2, [r3, #12]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f042 0202 	orr.w	r2, r2, #2
 80084e6:	60da      	str	r2, [r3, #12]
      break;
 80084e8:	e01d      	b.n	8008526 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68da      	ldr	r2, [r3, #12]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f042 0204 	orr.w	r2, r2, #4
 80084f8:	60da      	str	r2, [r3, #12]
      break;
 80084fa:	e014      	b.n	8008526 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68da      	ldr	r2, [r3, #12]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f042 0208 	orr.w	r2, r2, #8
 800850a:	60da      	str	r2, [r3, #12]
      break;
 800850c:	e00b      	b.n	8008526 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f042 0210 	orr.w	r2, r2, #16
 800851c:	60da      	str	r2, [r3, #12]
      break;
 800851e:	e002      	b.n	8008526 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	73fb      	strb	r3, [r7, #15]
      break;
 8008524:	bf00      	nop
  }

  if (status == HAL_OK)
 8008526:	7bfb      	ldrb	r3, [r7, #15]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d15f      	bne.n	80085ec <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2201      	movs	r2, #1
 8008532:	6839      	ldr	r1, [r7, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f000 fea1 	bl	800927c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a2e      	ldr	r2, [pc, #184]	; (80085f8 <HAL_TIM_OC_Start_IT+0x210>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d004      	beq.n	800854e <HAL_TIM_OC_Start_IT+0x166>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a2c      	ldr	r2, [pc, #176]	; (80085fc <HAL_TIM_OC_Start_IT+0x214>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d101      	bne.n	8008552 <HAL_TIM_OC_Start_IT+0x16a>
 800854e:	2301      	movs	r3, #1
 8008550:	e000      	b.n	8008554 <HAL_TIM_OC_Start_IT+0x16c>
 8008552:	2300      	movs	r3, #0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d007      	beq.n	8008568 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008566:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a22      	ldr	r2, [pc, #136]	; (80085f8 <HAL_TIM_OC_Start_IT+0x210>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d022      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800857a:	d01d      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a1f      	ldr	r2, [pc, #124]	; (8008600 <HAL_TIM_OC_Start_IT+0x218>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d018      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a1e      	ldr	r2, [pc, #120]	; (8008604 <HAL_TIM_OC_Start_IT+0x21c>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d013      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a1c      	ldr	r2, [pc, #112]	; (8008608 <HAL_TIM_OC_Start_IT+0x220>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d00e      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a17      	ldr	r2, [pc, #92]	; (80085fc <HAL_TIM_OC_Start_IT+0x214>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d009      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a18      	ldr	r2, [pc, #96]	; (800860c <HAL_TIM_OC_Start_IT+0x224>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d004      	beq.n	80085b8 <HAL_TIM_OC_Start_IT+0x1d0>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a17      	ldr	r2, [pc, #92]	; (8008610 <HAL_TIM_OC_Start_IT+0x228>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d111      	bne.n	80085dc <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f003 0307 	and.w	r3, r3, #7
 80085c2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b06      	cmp	r3, #6
 80085c8:	d010      	beq.n	80085ec <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f042 0201 	orr.w	r2, r2, #1
 80085d8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085da:	e007      	b.n	80085ec <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f042 0201 	orr.w	r2, r2, #1
 80085ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	40010000 	.word	0x40010000
 80085fc:	40010400 	.word	0x40010400
 8008600:	40000400 	.word	0x40000400
 8008604:	40000800 	.word	0x40000800
 8008608:	40000c00 	.word	0x40000c00
 800860c:	40014000 	.word	0x40014000
 8008610:	40001800 	.word	0x40001800

08008614 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800861e:	2300      	movs	r3, #0
 8008620:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2b0c      	cmp	r3, #12
 8008626:	d841      	bhi.n	80086ac <HAL_TIM_OC_Stop_IT+0x98>
 8008628:	a201      	add	r2, pc, #4	; (adr r2, 8008630 <HAL_TIM_OC_Stop_IT+0x1c>)
 800862a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800862e:	bf00      	nop
 8008630:	08008665 	.word	0x08008665
 8008634:	080086ad 	.word	0x080086ad
 8008638:	080086ad 	.word	0x080086ad
 800863c:	080086ad 	.word	0x080086ad
 8008640:	08008677 	.word	0x08008677
 8008644:	080086ad 	.word	0x080086ad
 8008648:	080086ad 	.word	0x080086ad
 800864c:	080086ad 	.word	0x080086ad
 8008650:	08008689 	.word	0x08008689
 8008654:	080086ad 	.word	0x080086ad
 8008658:	080086ad 	.word	0x080086ad
 800865c:	080086ad 	.word	0x080086ad
 8008660:	0800869b 	.word	0x0800869b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	68da      	ldr	r2, [r3, #12]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f022 0202 	bic.w	r2, r2, #2
 8008672:	60da      	str	r2, [r3, #12]
      break;
 8008674:	e01d      	b.n	80086b2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68da      	ldr	r2, [r3, #12]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f022 0204 	bic.w	r2, r2, #4
 8008684:	60da      	str	r2, [r3, #12]
      break;
 8008686:	e014      	b.n	80086b2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	68da      	ldr	r2, [r3, #12]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f022 0208 	bic.w	r2, r2, #8
 8008696:	60da      	str	r2, [r3, #12]
      break;
 8008698:	e00b      	b.n	80086b2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68da      	ldr	r2, [r3, #12]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f022 0210 	bic.w	r2, r2, #16
 80086a8:	60da      	str	r2, [r3, #12]
      break;
 80086aa:	e002      	b.n	80086b2 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	73fb      	strb	r3, [r7, #15]
      break;
 80086b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80086b2:	7bfb      	ldrb	r3, [r7, #15]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d161      	bne.n	800877c <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2200      	movs	r2, #0
 80086be:	6839      	ldr	r1, [r7, #0]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f000 fddb 	bl	800927c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a2f      	ldr	r2, [pc, #188]	; (8008788 <HAL_TIM_OC_Stop_IT+0x174>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d004      	beq.n	80086da <HAL_TIM_OC_Stop_IT+0xc6>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a2d      	ldr	r2, [pc, #180]	; (800878c <HAL_TIM_OC_Stop_IT+0x178>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d101      	bne.n	80086de <HAL_TIM_OC_Stop_IT+0xca>
 80086da:	2301      	movs	r3, #1
 80086dc:	e000      	b.n	80086e0 <HAL_TIM_OC_Stop_IT+0xcc>
 80086de:	2300      	movs	r3, #0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d017      	beq.n	8008714 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6a1a      	ldr	r2, [r3, #32]
 80086ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80086ee:	4013      	ands	r3, r2
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10f      	bne.n	8008714 <HAL_TIM_OC_Stop_IT+0x100>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6a1a      	ldr	r2, [r3, #32]
 80086fa:	f240 4344 	movw	r3, #1092	; 0x444
 80086fe:	4013      	ands	r3, r2
 8008700:	2b00      	cmp	r3, #0
 8008702:	d107      	bne.n	8008714 <HAL_TIM_OC_Stop_IT+0x100>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008712:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6a1a      	ldr	r2, [r3, #32]
 800871a:	f241 1311 	movw	r3, #4369	; 0x1111
 800871e:	4013      	ands	r3, r2
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10f      	bne.n	8008744 <HAL_TIM_OC_Stop_IT+0x130>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	6a1a      	ldr	r2, [r3, #32]
 800872a:	f240 4344 	movw	r3, #1092	; 0x444
 800872e:	4013      	ands	r3, r2
 8008730:	2b00      	cmp	r3, #0
 8008732:	d107      	bne.n	8008744 <HAL_TIM_OC_Stop_IT+0x130>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f022 0201 	bic.w	r2, r2, #1
 8008742:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d104      	bne.n	8008754 <HAL_TIM_OC_Stop_IT+0x140>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008752:	e013      	b.n	800877c <HAL_TIM_OC_Stop_IT+0x168>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2b04      	cmp	r3, #4
 8008758:	d104      	bne.n	8008764 <HAL_TIM_OC_Stop_IT+0x150>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008762:	e00b      	b.n	800877c <HAL_TIM_OC_Stop_IT+0x168>
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b08      	cmp	r3, #8
 8008768:	d104      	bne.n	8008774 <HAL_TIM_OC_Stop_IT+0x160>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008772:	e003      	b.n	800877c <HAL_TIM_OC_Stop_IT+0x168>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 800877c:	7bfb      	ldrb	r3, [r7, #15]
}
 800877e:	4618      	mov	r0, r3
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	40010000 	.word	0x40010000
 800878c:	40010400 	.word	0x40010400

08008790 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	2200      	movs	r2, #0
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	4618      	mov	r0, r3
 80087a4:	f000 fd6a 	bl	800927c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a2e      	ldr	r2, [pc, #184]	; (8008868 <HAL_TIM_PWM_Stop+0xd8>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d004      	beq.n	80087bc <HAL_TIM_PWM_Stop+0x2c>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a2d      	ldr	r2, [pc, #180]	; (800886c <HAL_TIM_PWM_Stop+0xdc>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d101      	bne.n	80087c0 <HAL_TIM_PWM_Stop+0x30>
 80087bc:	2301      	movs	r3, #1
 80087be:	e000      	b.n	80087c2 <HAL_TIM_PWM_Stop+0x32>
 80087c0:	2300      	movs	r3, #0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d017      	beq.n	80087f6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	6a1a      	ldr	r2, [r3, #32]
 80087cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80087d0:	4013      	ands	r3, r2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10f      	bne.n	80087f6 <HAL_TIM_PWM_Stop+0x66>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	6a1a      	ldr	r2, [r3, #32]
 80087dc:	f240 4344 	movw	r3, #1092	; 0x444
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d107      	bne.n	80087f6 <HAL_TIM_PWM_Stop+0x66>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80087f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	6a1a      	ldr	r2, [r3, #32]
 80087fc:	f241 1311 	movw	r3, #4369	; 0x1111
 8008800:	4013      	ands	r3, r2
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10f      	bne.n	8008826 <HAL_TIM_PWM_Stop+0x96>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6a1a      	ldr	r2, [r3, #32]
 800880c:	f240 4344 	movw	r3, #1092	; 0x444
 8008810:	4013      	ands	r3, r2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d107      	bne.n	8008826 <HAL_TIM_PWM_Stop+0x96>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f022 0201 	bic.w	r2, r2, #1
 8008824:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d104      	bne.n	8008836 <HAL_TIM_PWM_Stop+0xa6>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008834:	e013      	b.n	800885e <HAL_TIM_PWM_Stop+0xce>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	2b04      	cmp	r3, #4
 800883a:	d104      	bne.n	8008846 <HAL_TIM_PWM_Stop+0xb6>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008844:	e00b      	b.n	800885e <HAL_TIM_PWM_Stop+0xce>
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	2b08      	cmp	r3, #8
 800884a:	d104      	bne.n	8008856 <HAL_TIM_PWM_Stop+0xc6>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008854:	e003      	b.n	800885e <HAL_TIM_PWM_Stop+0xce>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800885e:	2300      	movs	r3, #0
}
 8008860:	4618      	mov	r0, r3
 8008862:	3708      	adds	r7, #8
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	40010000 	.word	0x40010000
 800886c:	40010400 	.word	0x40010400

08008870 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e097      	b.n	80089b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b00      	cmp	r3, #0
 800888e:	d106      	bne.n	800889e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f7fb f90f 	bl	8003abc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2202      	movs	r2, #2
 80088a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	6812      	ldr	r2, [r2, #0]
 80088b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80088b4:	f023 0307 	bic.w	r3, r3, #7
 80088b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	3304      	adds	r3, #4
 80088c2:	4619      	mov	r1, r3
 80088c4:	4610      	mov	r0, r2
 80088c6:	f000 fa89 	bl	8008ddc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	699b      	ldr	r3, [r3, #24]
 80088d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	6a1b      	ldr	r3, [r3, #32]
 80088e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	697a      	ldr	r2, [r7, #20]
 80088e8:	4313      	orrs	r3, r2
 80088ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088f2:	f023 0303 	bic.w	r3, r3, #3
 80088f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	689a      	ldr	r2, [r3, #8]
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	021b      	lsls	r3, r3, #8
 8008902:	4313      	orrs	r3, r2
 8008904:	693a      	ldr	r2, [r7, #16]
 8008906:	4313      	orrs	r3, r2
 8008908:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008910:	f023 030c 	bic.w	r3, r3, #12
 8008914:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800891c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	68da      	ldr	r2, [r3, #12]
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	69db      	ldr	r3, [r3, #28]
 800892a:	021b      	lsls	r3, r3, #8
 800892c:	4313      	orrs	r3, r2
 800892e:	693a      	ldr	r2, [r7, #16]
 8008930:	4313      	orrs	r3, r2
 8008932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	011a      	lsls	r2, r3, #4
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	6a1b      	ldr	r3, [r3, #32]
 800893e:	031b      	lsls	r3, r3, #12
 8008940:	4313      	orrs	r3, r2
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	4313      	orrs	r3, r2
 8008946:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800894e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008956:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	685a      	ldr	r2, [r3, #4]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	695b      	ldr	r3, [r3, #20]
 8008960:	011b      	lsls	r3, r3, #4
 8008962:	4313      	orrs	r3, r2
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	4313      	orrs	r3, r2
 8008968:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2201      	movs	r2, #1
 800899e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3718      	adds	r7, #24
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80089cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80089d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80089dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80089e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d110      	bne.n	8008a0e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d102      	bne.n	80089f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80089f2:	7b7b      	ldrb	r3, [r7, #13]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d001      	beq.n	80089fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e069      	b.n	8008ad0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2202      	movs	r2, #2
 8008a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2202      	movs	r2, #2
 8008a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a0c:	e031      	b.n	8008a72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d110      	bne.n	8008a36 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a14:	7bbb      	ldrb	r3, [r7, #14]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d102      	bne.n	8008a20 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a1a:	7b3b      	ldrb	r3, [r7, #12]
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d001      	beq.n	8008a24 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e055      	b.n	8008ad0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a34:	e01d      	b.n	8008a72 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a36:	7bfb      	ldrb	r3, [r7, #15]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d108      	bne.n	8008a4e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a3c:	7bbb      	ldrb	r3, [r7, #14]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d105      	bne.n	8008a4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a42:	7b7b      	ldrb	r3, [r7, #13]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d102      	bne.n	8008a4e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a48:	7b3b      	ldrb	r3, [r7, #12]
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d001      	beq.n	8008a52 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e03e      	b.n	8008ad0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2202      	movs	r2, #2
 8008a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2202      	movs	r2, #2
 8008a5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2202      	movs	r2, #2
 8008a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2202      	movs	r2, #2
 8008a6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d003      	beq.n	8008a80 <HAL_TIM_Encoder_Start+0xc4>
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	2b04      	cmp	r3, #4
 8008a7c:	d008      	beq.n	8008a90 <HAL_TIM_Encoder_Start+0xd4>
 8008a7e:	e00f      	b.n	8008aa0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2201      	movs	r2, #1
 8008a86:	2100      	movs	r1, #0
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 fbf7 	bl	800927c <TIM_CCxChannelCmd>
      break;
 8008a8e:	e016      	b.n	8008abe <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	2201      	movs	r2, #1
 8008a96:	2104      	movs	r1, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 fbef 	bl	800927c <TIM_CCxChannelCmd>
      break;
 8008a9e:	e00e      	b.n	8008abe <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	2100      	movs	r1, #0
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f000 fbe7 	bl	800927c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	2104      	movs	r1, #4
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 fbe0 	bl	800927c <TIM_CCxChannelCmd>
      break;
 8008abc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f042 0201 	orr.w	r2, r2, #1
 8008acc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008ace:	2300      	movs	r3, #0
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b02      	cmp	r3, #2
 8008aec:	d122      	bne.n	8008b34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f003 0302 	and.w	r3, r3, #2
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d11b      	bne.n	8008b34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f06f 0202 	mvn.w	r2, #2
 8008b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	699b      	ldr	r3, [r3, #24]
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f940 	bl	8008da0 <HAL_TIM_IC_CaptureCallback>
 8008b20:	e005      	b.n	8008b2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f7fb f9e4 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f943 	bl	8008db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b04      	cmp	r3, #4
 8008b40:	d122      	bne.n	8008b88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	f003 0304 	and.w	r3, r3, #4
 8008b4c:	2b04      	cmp	r3, #4
 8008b4e:	d11b      	bne.n	8008b88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f06f 0204 	mvn.w	r2, #4
 8008b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2202      	movs	r2, #2
 8008b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	699b      	ldr	r3, [r3, #24]
 8008b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d003      	beq.n	8008b76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 f916 	bl	8008da0 <HAL_TIM_IC_CaptureCallback>
 8008b74:	e005      	b.n	8008b82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f7fb f9ba 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f919 	bl	8008db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	f003 0308 	and.w	r3, r3, #8
 8008b92:	2b08      	cmp	r3, #8
 8008b94:	d122      	bne.n	8008bdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b08      	cmp	r3, #8
 8008ba2:	d11b      	bne.n	8008bdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f06f 0208 	mvn.w	r2, #8
 8008bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2204      	movs	r2, #4
 8008bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	69db      	ldr	r3, [r3, #28]
 8008bba:	f003 0303 	and.w	r3, r3, #3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d003      	beq.n	8008bca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 f8ec 	bl	8008da0 <HAL_TIM_IC_CaptureCallback>
 8008bc8:	e005      	b.n	8008bd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7fb f990 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f8ef 	bl	8008db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	f003 0310 	and.w	r3, r3, #16
 8008be6:	2b10      	cmp	r3, #16
 8008be8:	d122      	bne.n	8008c30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	f003 0310 	and.w	r3, r3, #16
 8008bf4:	2b10      	cmp	r3, #16
 8008bf6:	d11b      	bne.n	8008c30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f06f 0210 	mvn.w	r2, #16
 8008c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2208      	movs	r2, #8
 8008c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	69db      	ldr	r3, [r3, #28]
 8008c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 f8c2 	bl	8008da0 <HAL_TIM_IC_CaptureCallback>
 8008c1c:	e005      	b.n	8008c2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7fb f966 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f000 f8c5 	bl	8008db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	691b      	ldr	r3, [r3, #16]
 8008c36:	f003 0301 	and.w	r3, r3, #1
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d10e      	bne.n	8008c5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f003 0301 	and.w	r3, r3, #1
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d107      	bne.n	8008c5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f06f 0201 	mvn.w	r2, #1
 8008c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7fa ffb6 	bl	8003bc8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	691b      	ldr	r3, [r3, #16]
 8008c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c66:	2b80      	cmp	r3, #128	; 0x80
 8008c68:	d10e      	bne.n	8008c88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c74:	2b80      	cmp	r3, #128	; 0x80
 8008c76:	d107      	bne.n	8008c88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 fb29 	bl	80092da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c92:	2b40      	cmp	r3, #64	; 0x40
 8008c94:	d10e      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca0:	2b40      	cmp	r3, #64	; 0x40
 8008ca2:	d107      	bne.n	8008cb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f88a 	bl	8008dc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	f003 0320 	and.w	r3, r3, #32
 8008cbe:	2b20      	cmp	r3, #32
 8008cc0:	d10e      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	f003 0320 	and.w	r3, r3, #32
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d107      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f06f 0220 	mvn.w	r2, #32
 8008cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 faf3 	bl	80092c6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ce0:	bf00      	nop
 8008ce2:	3708      	adds	r7, #8
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cfe:	2b01      	cmp	r3, #1
 8008d00:	d101      	bne.n	8008d06 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008d02:	2302      	movs	r3, #2
 8008d04:	e048      	b.n	8008d98 <HAL_TIM_OC_ConfigChannel+0xb0>
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b0c      	cmp	r3, #12
 8008d12:	d839      	bhi.n	8008d88 <HAL_TIM_OC_ConfigChannel+0xa0>
 8008d14:	a201      	add	r2, pc, #4	; (adr r2, 8008d1c <HAL_TIM_OC_ConfigChannel+0x34>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008d51 	.word	0x08008d51
 8008d20:	08008d89 	.word	0x08008d89
 8008d24:	08008d89 	.word	0x08008d89
 8008d28:	08008d89 	.word	0x08008d89
 8008d2c:	08008d5f 	.word	0x08008d5f
 8008d30:	08008d89 	.word	0x08008d89
 8008d34:	08008d89 	.word	0x08008d89
 8008d38:	08008d89 	.word	0x08008d89
 8008d3c:	08008d6d 	.word	0x08008d6d
 8008d40:	08008d89 	.word	0x08008d89
 8008d44:	08008d89 	.word	0x08008d89
 8008d48:	08008d89 	.word	0x08008d89
 8008d4c:	08008d7b 	.word	0x08008d7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68b9      	ldr	r1, [r7, #8]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 f8e0 	bl	8008f1c <TIM_OC1_SetConfig>
      break;
 8008d5c:	e017      	b.n	8008d8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68b9      	ldr	r1, [r7, #8]
 8008d64:	4618      	mov	r0, r3
 8008d66:	f000 f949 	bl	8008ffc <TIM_OC2_SetConfig>
      break;
 8008d6a:	e010      	b.n	8008d8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68b9      	ldr	r1, [r7, #8]
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 f9b8 	bl	80090e8 <TIM_OC3_SetConfig>
      break;
 8008d78:	e009      	b.n	8008d8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68b9      	ldr	r1, [r7, #8]
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 fa25 	bl	80091d0 <TIM_OC4_SetConfig>
      break;
 8008d86:	e002      	b.n	8008d8e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	75fb      	strb	r3, [r7, #23]
      break;
 8008d8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3718      	adds	r7, #24
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dbc:	bf00      	nop
 8008dbe:	370c      	adds	r7, #12
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dd0:	bf00      	nop
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b085      	sub	sp, #20
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a40      	ldr	r2, [pc, #256]	; (8008ef0 <TIM_Base_SetConfig+0x114>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d013      	beq.n	8008e1c <TIM_Base_SetConfig+0x40>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dfa:	d00f      	beq.n	8008e1c <TIM_Base_SetConfig+0x40>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a3d      	ldr	r2, [pc, #244]	; (8008ef4 <TIM_Base_SetConfig+0x118>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d00b      	beq.n	8008e1c <TIM_Base_SetConfig+0x40>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a3c      	ldr	r2, [pc, #240]	; (8008ef8 <TIM_Base_SetConfig+0x11c>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d007      	beq.n	8008e1c <TIM_Base_SetConfig+0x40>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a3b      	ldr	r2, [pc, #236]	; (8008efc <TIM_Base_SetConfig+0x120>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d003      	beq.n	8008e1c <TIM_Base_SetConfig+0x40>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4a3a      	ldr	r2, [pc, #232]	; (8008f00 <TIM_Base_SetConfig+0x124>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d108      	bne.n	8008e2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a2f      	ldr	r2, [pc, #188]	; (8008ef0 <TIM_Base_SetConfig+0x114>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d02b      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3c:	d027      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a2c      	ldr	r2, [pc, #176]	; (8008ef4 <TIM_Base_SetConfig+0x118>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d023      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a2b      	ldr	r2, [pc, #172]	; (8008ef8 <TIM_Base_SetConfig+0x11c>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d01f      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a2a      	ldr	r2, [pc, #168]	; (8008efc <TIM_Base_SetConfig+0x120>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d01b      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a29      	ldr	r2, [pc, #164]	; (8008f00 <TIM_Base_SetConfig+0x124>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d017      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a28      	ldr	r2, [pc, #160]	; (8008f04 <TIM_Base_SetConfig+0x128>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d013      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a27      	ldr	r2, [pc, #156]	; (8008f08 <TIM_Base_SetConfig+0x12c>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d00f      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a26      	ldr	r2, [pc, #152]	; (8008f0c <TIM_Base_SetConfig+0x130>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d00b      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a25      	ldr	r2, [pc, #148]	; (8008f10 <TIM_Base_SetConfig+0x134>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d007      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a24      	ldr	r2, [pc, #144]	; (8008f14 <TIM_Base_SetConfig+0x138>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d003      	beq.n	8008e8e <TIM_Base_SetConfig+0xb2>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a23      	ldr	r2, [pc, #140]	; (8008f18 <TIM_Base_SetConfig+0x13c>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d108      	bne.n	8008ea0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	68fa      	ldr	r2, [r7, #12]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	689a      	ldr	r2, [r3, #8]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a0a      	ldr	r2, [pc, #40]	; (8008ef0 <TIM_Base_SetConfig+0x114>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d003      	beq.n	8008ed4 <TIM_Base_SetConfig+0xf8>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a0c      	ldr	r2, [pc, #48]	; (8008f00 <TIM_Base_SetConfig+0x124>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d103      	bne.n	8008edc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	691a      	ldr	r2, [r3, #16]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	615a      	str	r2, [r3, #20]
}
 8008ee2:	bf00      	nop
 8008ee4:	3714      	adds	r7, #20
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	40010000 	.word	0x40010000
 8008ef4:	40000400 	.word	0x40000400
 8008ef8:	40000800 	.word	0x40000800
 8008efc:	40000c00 	.word	0x40000c00
 8008f00:	40010400 	.word	0x40010400
 8008f04:	40014000 	.word	0x40014000
 8008f08:	40014400 	.word	0x40014400
 8008f0c:	40014800 	.word	0x40014800
 8008f10:	40001800 	.word	0x40001800
 8008f14:	40001c00 	.word	0x40001c00
 8008f18:	40002000 	.word	0x40002000

08008f1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b087      	sub	sp, #28
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6a1b      	ldr	r3, [r3, #32]
 8008f2a:	f023 0201 	bic.w	r2, r3, #1
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f023 0303 	bic.w	r3, r3, #3
 8008f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68fa      	ldr	r2, [r7, #12]
 8008f5a:	4313      	orrs	r3, r2
 8008f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	f023 0302 	bic.w	r3, r3, #2
 8008f64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a20      	ldr	r2, [pc, #128]	; (8008ff4 <TIM_OC1_SetConfig+0xd8>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d003      	beq.n	8008f80 <TIM_OC1_SetConfig+0x64>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a1f      	ldr	r2, [pc, #124]	; (8008ff8 <TIM_OC1_SetConfig+0xdc>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d10c      	bne.n	8008f9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	f023 0308 	bic.w	r3, r3, #8
 8008f86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	697a      	ldr	r2, [r7, #20]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	f023 0304 	bic.w	r3, r3, #4
 8008f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	4a15      	ldr	r2, [pc, #84]	; (8008ff4 <TIM_OC1_SetConfig+0xd8>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d003      	beq.n	8008faa <TIM_OC1_SetConfig+0x8e>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	4a14      	ldr	r2, [pc, #80]	; (8008ff8 <TIM_OC1_SetConfig+0xdc>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d111      	bne.n	8008fce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	695b      	ldr	r3, [r3, #20]
 8008fbe:	693a      	ldr	r2, [r7, #16]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	699b      	ldr	r3, [r3, #24]
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	685a      	ldr	r2, [r3, #4]
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	697a      	ldr	r2, [r7, #20]
 8008fe6:	621a      	str	r2, [r3, #32]
}
 8008fe8:	bf00      	nop
 8008fea:	371c      	adds	r7, #28
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr
 8008ff4:	40010000 	.word	0x40010000
 8008ff8:	40010400 	.word	0x40010400

08008ffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a1b      	ldr	r3, [r3, #32]
 800900a:	f023 0210 	bic.w	r2, r3, #16
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a1b      	ldr	r3, [r3, #32]
 8009016:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	699b      	ldr	r3, [r3, #24]
 8009022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800902a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	021b      	lsls	r3, r3, #8
 800903a:	68fa      	ldr	r2, [r7, #12]
 800903c:	4313      	orrs	r3, r2
 800903e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f023 0320 	bic.w	r3, r3, #32
 8009046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	011b      	lsls	r3, r3, #4
 800904e:	697a      	ldr	r2, [r7, #20]
 8009050:	4313      	orrs	r3, r2
 8009052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	4a22      	ldr	r2, [pc, #136]	; (80090e0 <TIM_OC2_SetConfig+0xe4>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d003      	beq.n	8009064 <TIM_OC2_SetConfig+0x68>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	4a21      	ldr	r2, [pc, #132]	; (80090e4 <TIM_OC2_SetConfig+0xe8>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d10d      	bne.n	8009080 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800906a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	4313      	orrs	r3, r2
 8009076:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800907e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	4a17      	ldr	r2, [pc, #92]	; (80090e0 <TIM_OC2_SetConfig+0xe4>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d003      	beq.n	8009090 <TIM_OC2_SetConfig+0x94>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4a16      	ldr	r2, [pc, #88]	; (80090e4 <TIM_OC2_SetConfig+0xe8>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d113      	bne.n	80090b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009096:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800909e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	695b      	ldr	r3, [r3, #20]
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	693a      	ldr	r2, [r7, #16]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	693a      	ldr	r2, [r7, #16]
 80090bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	68fa      	ldr	r2, [r7, #12]
 80090c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	685a      	ldr	r2, [r3, #4]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	621a      	str	r2, [r3, #32]
}
 80090d2:	bf00      	nop
 80090d4:	371c      	adds	r7, #28
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	40010000 	.word	0x40010000
 80090e4:	40010400 	.word	0x40010400

080090e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b087      	sub	sp, #28
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6a1b      	ldr	r3, [r3, #32]
 80090f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a1b      	ldr	r3, [r3, #32]
 8009102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	69db      	ldr	r3, [r3, #28]
 800910e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f023 0303 	bic.w	r3, r3, #3
 800911e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	4313      	orrs	r3, r2
 8009128:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009130:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	021b      	lsls	r3, r3, #8
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	4313      	orrs	r3, r2
 800913c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	4a21      	ldr	r2, [pc, #132]	; (80091c8 <TIM_OC3_SetConfig+0xe0>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d003      	beq.n	800914e <TIM_OC3_SetConfig+0x66>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4a20      	ldr	r2, [pc, #128]	; (80091cc <TIM_OC3_SetConfig+0xe4>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d10d      	bne.n	800916a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009154:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	021b      	lsls	r3, r3, #8
 800915c:	697a      	ldr	r2, [r7, #20]
 800915e:	4313      	orrs	r3, r2
 8009160:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009168:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a16      	ldr	r2, [pc, #88]	; (80091c8 <TIM_OC3_SetConfig+0xe0>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d003      	beq.n	800917a <TIM_OC3_SetConfig+0x92>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a15      	ldr	r2, [pc, #84]	; (80091cc <TIM_OC3_SetConfig+0xe4>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d113      	bne.n	80091a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009180:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009188:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	011b      	lsls	r3, r3, #4
 8009190:	693a      	ldr	r2, [r7, #16]
 8009192:	4313      	orrs	r3, r2
 8009194:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	699b      	ldr	r3, [r3, #24]
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	693a      	ldr	r2, [r7, #16]
 800919e:	4313      	orrs	r3, r2
 80091a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	693a      	ldr	r2, [r7, #16]
 80091a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	68fa      	ldr	r2, [r7, #12]
 80091ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	685a      	ldr	r2, [r3, #4]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	697a      	ldr	r2, [r7, #20]
 80091ba:	621a      	str	r2, [r3, #32]
}
 80091bc:	bf00      	nop
 80091be:	371c      	adds	r7, #28
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	40010000 	.word	0x40010000
 80091cc:	40010400 	.word	0x40010400

080091d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091d0:	b480      	push	{r7}
 80091d2:	b087      	sub	sp, #28
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a1b      	ldr	r3, [r3, #32]
 80091de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	69db      	ldr	r3, [r3, #28]
 80091f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009206:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	021b      	lsls	r3, r3, #8
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	4313      	orrs	r3, r2
 8009212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800921a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	031b      	lsls	r3, r3, #12
 8009222:	693a      	ldr	r2, [r7, #16]
 8009224:	4313      	orrs	r3, r2
 8009226:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a12      	ldr	r2, [pc, #72]	; (8009274 <TIM_OC4_SetConfig+0xa4>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d003      	beq.n	8009238 <TIM_OC4_SetConfig+0x68>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a11      	ldr	r2, [pc, #68]	; (8009278 <TIM_OC4_SetConfig+0xa8>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d109      	bne.n	800924c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800923e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	695b      	ldr	r3, [r3, #20]
 8009244:	019b      	lsls	r3, r3, #6
 8009246:	697a      	ldr	r2, [r7, #20]
 8009248:	4313      	orrs	r3, r2
 800924a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	685a      	ldr	r2, [r3, #4]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	693a      	ldr	r2, [r7, #16]
 8009264:	621a      	str	r2, [r3, #32]
}
 8009266:	bf00      	nop
 8009268:	371c      	adds	r7, #28
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr
 8009272:	bf00      	nop
 8009274:	40010000 	.word	0x40010000
 8009278:	40010400 	.word	0x40010400

0800927c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800927c:	b480      	push	{r7}
 800927e:	b087      	sub	sp, #28
 8009280:	af00      	add	r7, sp, #0
 8009282:	60f8      	str	r0, [r7, #12]
 8009284:	60b9      	str	r1, [r7, #8]
 8009286:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	f003 031f 	and.w	r3, r3, #31
 800928e:	2201      	movs	r2, #1
 8009290:	fa02 f303 	lsl.w	r3, r2, r3
 8009294:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	6a1a      	ldr	r2, [r3, #32]
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	43db      	mvns	r3, r3
 800929e:	401a      	ands	r2, r3
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1a      	ldr	r2, [r3, #32]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	f003 031f 	and.w	r3, r3, #31
 80092ae:	6879      	ldr	r1, [r7, #4]
 80092b0:	fa01 f303 	lsl.w	r3, r1, r3
 80092b4:	431a      	orrs	r2, r3
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	621a      	str	r2, [r3, #32]
}
 80092ba:	bf00      	nop
 80092bc:	371c      	adds	r7, #28
 80092be:	46bd      	mov	sp, r7
 80092c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c4:	4770      	bx	lr

080092c6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092c6:	b480      	push	{r7}
 80092c8:	b083      	sub	sp, #12
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092ce:	bf00      	nop
 80092d0:	370c      	adds	r7, #12
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr

080092da <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80092da:	b480      	push	{r7}
 80092dc:	b083      	sub	sp, #12
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80092e2:	bf00      	nop
 80092e4:	370c      	adds	r7, #12
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr

080092ee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b082      	sub	sp, #8
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d101      	bne.n	8009300 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	e03f      	b.n	8009380 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009306:	b2db      	uxtb	r3, r3
 8009308:	2b00      	cmp	r3, #0
 800930a:	d106      	bne.n	800931a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f002 f9d7 	bl	800b6c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2224      	movs	r2, #36	; 0x24
 800931e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	68da      	ldr	r2, [r3, #12]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009330:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fe9e 	bl	800a074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	691a      	ldr	r2, [r3, #16]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009346:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	695a      	ldr	r2, [r3, #20]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009356:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68da      	ldr	r2, [r3, #12]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009366:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2220      	movs	r2, #32
 8009372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2220      	movs	r2, #32
 800937a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	3708      	adds	r7, #8
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b08a      	sub	sp, #40	; 0x28
 800938c:	af02      	add	r7, sp, #8
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	603b      	str	r3, [r7, #0]
 8009394:	4613      	mov	r3, r2
 8009396:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009398:	2300      	movs	r3, #0
 800939a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	2b20      	cmp	r3, #32
 80093a6:	d17c      	bne.n	80094a2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d002      	beq.n	80093b4 <HAL_UART_Transmit+0x2c>
 80093ae:	88fb      	ldrh	r3, [r7, #6]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e075      	b.n	80094a4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d101      	bne.n	80093c6 <HAL_UART_Transmit+0x3e>
 80093c2:	2302      	movs	r3, #2
 80093c4:	e06e      	b.n	80094a4 <HAL_UART_Transmit+0x11c>
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2200      	movs	r2, #0
 80093d2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2221      	movs	r2, #33	; 0x21
 80093d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093dc:	f7fa fe18 	bl	8004010 <HAL_GetTick>
 80093e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	88fa      	ldrh	r2, [r7, #6]
 80093e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	88fa      	ldrh	r2, [r7, #6]
 80093ec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093f6:	d108      	bne.n	800940a <HAL_UART_Transmit+0x82>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d104      	bne.n	800940a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	61bb      	str	r3, [r7, #24]
 8009408:	e003      	b.n	8009412 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800940e:	2300      	movs	r3, #0
 8009410:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800941a:	e02a      	b.n	8009472 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	2200      	movs	r2, #0
 8009424:	2180      	movs	r1, #128	; 0x80
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 fbde 	bl	8009be8 <UART_WaitOnFlagUntilTimeout>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e036      	b.n	80094a4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009436:	69fb      	ldr	r3, [r7, #28]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d10b      	bne.n	8009454 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	881b      	ldrh	r3, [r3, #0]
 8009440:	461a      	mov	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800944a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800944c:	69bb      	ldr	r3, [r7, #24]
 800944e:	3302      	adds	r3, #2
 8009450:	61bb      	str	r3, [r7, #24]
 8009452:	e007      	b.n	8009464 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	781a      	ldrb	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	3301      	adds	r3, #1
 8009462:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009468:	b29b      	uxth	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	b29a      	uxth	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009476:	b29b      	uxth	r3, r3
 8009478:	2b00      	cmp	r3, #0
 800947a:	d1cf      	bne.n	800941c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	2200      	movs	r2, #0
 8009484:	2140      	movs	r1, #64	; 0x40
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f000 fbae 	bl	8009be8 <UART_WaitOnFlagUntilTimeout>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d001      	beq.n	8009496 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009492:	2303      	movs	r3, #3
 8009494:	e006      	b.n	80094a4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2220      	movs	r2, #32
 800949a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800949e:	2300      	movs	r3, #0
 80094a0:	e000      	b.n	80094a4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80094a2:	2302      	movs	r3, #2
  }
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3720      	adds	r7, #32
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08a      	sub	sp, #40	; 0x28
 80094b0:	af02      	add	r7, sp, #8
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	603b      	str	r3, [r7, #0]
 80094b8:	4613      	mov	r3, r2
 80094ba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80094bc:	2300      	movs	r3, #0
 80094be:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b20      	cmp	r3, #32
 80094ca:	f040 808c 	bne.w	80095e6 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d002      	beq.n	80094da <HAL_UART_Receive+0x2e>
 80094d4:	88fb      	ldrh	r3, [r7, #6]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d101      	bne.n	80094de <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	e084      	b.n	80095e8 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d101      	bne.n	80094ec <HAL_UART_Receive+0x40>
 80094e8:	2302      	movs	r3, #2
 80094ea:	e07d      	b.n	80095e8 <HAL_UART_Receive+0x13c>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2222      	movs	r2, #34	; 0x22
 80094fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009508:	f7fa fd82 	bl	8004010 <HAL_GetTick>
 800950c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	88fa      	ldrh	r2, [r7, #6]
 8009512:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	88fa      	ldrh	r2, [r7, #6]
 8009518:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009522:	d108      	bne.n	8009536 <HAL_UART_Receive+0x8a>
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d104      	bne.n	8009536 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800952c:	2300      	movs	r3, #0
 800952e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	61bb      	str	r3, [r7, #24]
 8009534:	e003      	b.n	800953e <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800953a:	2300      	movs	r3, #0
 800953c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2200      	movs	r2, #0
 8009542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009546:	e043      	b.n	80095d0 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	9300      	str	r3, [sp, #0]
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2200      	movs	r2, #0
 8009550:	2120      	movs	r1, #32
 8009552:	68f8      	ldr	r0, [r7, #12]
 8009554:	f000 fb48 	bl	8009be8 <UART_WaitOnFlagUntilTimeout>
 8009558:	4603      	mov	r3, r0
 800955a:	2b00      	cmp	r3, #0
 800955c:	d001      	beq.n	8009562 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e042      	b.n	80095e8 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8009562:	69fb      	ldr	r3, [r7, #28]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d10c      	bne.n	8009582 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	b29b      	uxth	r3, r3
 8009570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009574:	b29a      	uxth	r2, r3
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	3302      	adds	r3, #2
 800957e:	61bb      	str	r3, [r7, #24]
 8009580:	e01f      	b.n	80095c2 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800958a:	d007      	beq.n	800959c <HAL_UART_Receive+0xf0>
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	689b      	ldr	r3, [r3, #8]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d10a      	bne.n	80095aa <HAL_UART_Receive+0xfe>
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d106      	bne.n	80095aa <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	b2da      	uxtb	r2, r3
 80095a4:	69fb      	ldr	r3, [r7, #28]
 80095a6:	701a      	strb	r2, [r3, #0]
 80095a8:	e008      	b.n	80095bc <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095b6:	b2da      	uxtb	r2, r3
 80095b8:	69fb      	ldr	r3, [r7, #28]
 80095ba:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80095bc:	69fb      	ldr	r3, [r7, #28]
 80095be:	3301      	adds	r3, #1
 80095c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	3b01      	subs	r3, #1
 80095ca:	b29a      	uxth	r2, r3
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d1b6      	bne.n	8009548 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2220      	movs	r2, #32
 80095de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80095e2:	2300      	movs	r3, #0
 80095e4:	e000      	b.n	80095e8 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80095e6:	2302      	movs	r3, #2
  }
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3720      	adds	r7, #32
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b084      	sub	sp, #16
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	4613      	mov	r3, r2
 80095fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2b20      	cmp	r3, #32
 8009608:	d11d      	bne.n	8009646 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d002      	beq.n	8009616 <HAL_UART_Receive_IT+0x26>
 8009610:	88fb      	ldrh	r3, [r7, #6]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d101      	bne.n	800961a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e016      	b.n	8009648 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009620:	2b01      	cmp	r3, #1
 8009622:	d101      	bne.n	8009628 <HAL_UART_Receive_IT+0x38>
 8009624:	2302      	movs	r3, #2
 8009626:	e00f      	b.n	8009648 <HAL_UART_Receive_IT+0x58>
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2201      	movs	r2, #1
 800962c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2200      	movs	r2, #0
 8009634:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009636:	88fb      	ldrh	r3, [r7, #6]
 8009638:	461a      	mov	r2, r3
 800963a:	68b9      	ldr	r1, [r7, #8]
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f000 fb41 	bl	8009cc4 <UART_Start_Receive_IT>
 8009642:	4603      	mov	r3, r0
 8009644:	e000      	b.n	8009648 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009646:	2302      	movs	r3, #2
  }
}
 8009648:	4618      	mov	r0, r3
 800964a:	3710      	adds	r7, #16
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b0ba      	sub	sp, #232	; 0xe8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009676:	2300      	movs	r3, #0
 8009678:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800967c:	2300      	movs	r3, #0
 800967e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009686:	f003 030f 	and.w	r3, r3, #15
 800968a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800968e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009692:	2b00      	cmp	r3, #0
 8009694:	d10f      	bne.n	80096b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800969a:	f003 0320 	and.w	r3, r3, #32
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d009      	beq.n	80096b6 <HAL_UART_IRQHandler+0x66>
 80096a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096a6:	f003 0320 	and.w	r3, r3, #32
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d003      	beq.n	80096b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 fc25 	bl	8009efe <UART_Receive_IT>
      return;
 80096b4:	e256      	b.n	8009b64 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80096b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f000 80de 	beq.w	800987c <HAL_UART_IRQHandler+0x22c>
 80096c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096c4:	f003 0301 	and.w	r3, r3, #1
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d106      	bne.n	80096da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80096cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096d0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 80d1 	beq.w	800987c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80096da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096de:	f003 0301 	and.w	r3, r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00b      	beq.n	80096fe <HAL_UART_IRQHandler+0xae>
 80096e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d005      	beq.n	80096fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f6:	f043 0201 	orr.w	r2, r3, #1
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80096fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009702:	f003 0304 	and.w	r3, r3, #4
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00b      	beq.n	8009722 <HAL_UART_IRQHandler+0xd2>
 800970a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800970e:	f003 0301 	and.w	r3, r3, #1
 8009712:	2b00      	cmp	r3, #0
 8009714:	d005      	beq.n	8009722 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800971a:	f043 0202 	orr.w	r2, r3, #2
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009726:	f003 0302 	and.w	r3, r3, #2
 800972a:	2b00      	cmp	r3, #0
 800972c:	d00b      	beq.n	8009746 <HAL_UART_IRQHandler+0xf6>
 800972e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009732:	f003 0301 	and.w	r3, r3, #1
 8009736:	2b00      	cmp	r3, #0
 8009738:	d005      	beq.n	8009746 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973e:	f043 0204 	orr.w	r2, r3, #4
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800974a:	f003 0308 	and.w	r3, r3, #8
 800974e:	2b00      	cmp	r3, #0
 8009750:	d011      	beq.n	8009776 <HAL_UART_IRQHandler+0x126>
 8009752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009756:	f003 0320 	and.w	r3, r3, #32
 800975a:	2b00      	cmp	r3, #0
 800975c:	d105      	bne.n	800976a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800975e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009762:	f003 0301 	and.w	r3, r3, #1
 8009766:	2b00      	cmp	r3, #0
 8009768:	d005      	beq.n	8009776 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976e:	f043 0208 	orr.w	r2, r3, #8
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977a:	2b00      	cmp	r3, #0
 800977c:	f000 81ed 	beq.w	8009b5a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009784:	f003 0320 	and.w	r3, r3, #32
 8009788:	2b00      	cmp	r3, #0
 800978a:	d008      	beq.n	800979e <HAL_UART_IRQHandler+0x14e>
 800978c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009790:	f003 0320 	and.w	r3, r3, #32
 8009794:	2b00      	cmp	r3, #0
 8009796:	d002      	beq.n	800979e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f000 fbb0 	bl	8009efe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	695b      	ldr	r3, [r3, #20]
 80097a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a8:	2b40      	cmp	r3, #64	; 0x40
 80097aa:	bf0c      	ite	eq
 80097ac:	2301      	moveq	r3, #1
 80097ae:	2300      	movne	r3, #0
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097ba:	f003 0308 	and.w	r3, r3, #8
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d103      	bne.n	80097ca <HAL_UART_IRQHandler+0x17a>
 80097c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d04f      	beq.n	800986a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 fab8 	bl	8009d40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097da:	2b40      	cmp	r3, #64	; 0x40
 80097dc:	d141      	bne.n	8009862 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3314      	adds	r3, #20
 80097e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097ec:	e853 3f00 	ldrex	r3, [r3]
 80097f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80097f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80097f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	3314      	adds	r3, #20
 8009806:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800980a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800980e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009812:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009816:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800981a:	e841 2300 	strex	r3, r2, [r1]
 800981e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1d9      	bne.n	80097de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982e:	2b00      	cmp	r3, #0
 8009830:	d013      	beq.n	800985a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009836:	4a7d      	ldr	r2, [pc, #500]	; (8009a2c <HAL_UART_IRQHandler+0x3dc>)
 8009838:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983e:	4618      	mov	r0, r3
 8009840:	f7fb fabe 	bl	8004dc0 <HAL_DMA_Abort_IT>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d016      	beq.n	8009878 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800984e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009850:	687a      	ldr	r2, [r7, #4]
 8009852:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009854:	4610      	mov	r0, r2
 8009856:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009858:	e00e      	b.n	8009878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 f990 	bl	8009b80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009860:	e00a      	b.n	8009878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	f000 f98c 	bl	8009b80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009868:	e006      	b.n	8009878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 f988 	bl	8009b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009876:	e170      	b.n	8009b5a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009878:	bf00      	nop
    return;
 800987a:	e16e      	b.n	8009b5a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009880:	2b01      	cmp	r3, #1
 8009882:	f040 814a 	bne.w	8009b1a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800988a:	f003 0310 	and.w	r3, r3, #16
 800988e:	2b00      	cmp	r3, #0
 8009890:	f000 8143 	beq.w	8009b1a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 813c 	beq.w	8009b1a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80098a2:	2300      	movs	r3, #0
 80098a4:	60bb      	str	r3, [r7, #8]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	60bb      	str	r3, [r7, #8]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	60bb      	str	r3, [r7, #8]
 80098b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	695b      	ldr	r3, [r3, #20]
 80098be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098c2:	2b40      	cmp	r3, #64	; 0x40
 80098c4:	f040 80b4 	bne.w	8009a30 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80098d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f000 8140 	beq.w	8009b5e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80098e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098e6:	429a      	cmp	r2, r3
 80098e8:	f080 8139 	bcs.w	8009b5e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098f2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098f8:	69db      	ldr	r3, [r3, #28]
 80098fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098fe:	f000 8088 	beq.w	8009a12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	330c      	adds	r3, #12
 8009908:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009910:	e853 3f00 	ldrex	r3, [r3]
 8009914:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009918:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800991c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009920:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	330c      	adds	r3, #12
 800992a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800992e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009932:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009936:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800993a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800993e:	e841 2300 	strex	r3, r2, [r1]
 8009942:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009946:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1d9      	bne.n	8009902 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	3314      	adds	r3, #20
 8009954:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800995e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009960:	f023 0301 	bic.w	r3, r3, #1
 8009964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	3314      	adds	r3, #20
 800996e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009972:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009976:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009978:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800997a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800997e:	e841 2300 	strex	r3, r2, [r1]
 8009982:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009984:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009986:	2b00      	cmp	r3, #0
 8009988:	d1e1      	bne.n	800994e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	3314      	adds	r3, #20
 8009990:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009992:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009994:	e853 3f00 	ldrex	r3, [r3]
 8009998:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800999a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800999c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	3314      	adds	r3, #20
 80099aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80099ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80099b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80099b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099b6:	e841 2300 	strex	r3, r2, [r1]
 80099ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80099bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d1e3      	bne.n	800998a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2220      	movs	r2, #32
 80099c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	330c      	adds	r3, #12
 80099d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099da:	e853 3f00 	ldrex	r3, [r3]
 80099de:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80099e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099e2:	f023 0310 	bic.w	r3, r3, #16
 80099e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	330c      	adds	r3, #12
 80099f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80099f4:	65ba      	str	r2, [r7, #88]	; 0x58
 80099f6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80099fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80099fc:	e841 2300 	strex	r3, r2, [r1]
 8009a00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009a02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1e3      	bne.n	80099d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f7fb f967 	bl	8004ce0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	1ad3      	subs	r3, r2, r3
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	4619      	mov	r1, r3
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 f8b6 	bl	8009b94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a28:	e099      	b.n	8009b5e <HAL_UART_IRQHandler+0x50e>
 8009a2a:	bf00      	nop
 8009a2c:	08009e07 	.word	0x08009e07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a44:	b29b      	uxth	r3, r3
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	f000 808b 	beq.w	8009b62 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009a4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f000 8086 	beq.w	8009b62 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	330c      	adds	r3, #12
 8009a5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	330c      	adds	r3, #12
 8009a76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009a7a:	647a      	str	r2, [r7, #68]	; 0x44
 8009a7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a82:	e841 2300 	strex	r3, r2, [r1]
 8009a86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d1e3      	bne.n	8009a56 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	3314      	adds	r3, #20
 8009a94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a98:	e853 3f00 	ldrex	r3, [r3]
 8009a9c:	623b      	str	r3, [r7, #32]
   return(result);
 8009a9e:	6a3b      	ldr	r3, [r7, #32]
 8009aa0:	f023 0301 	bic.w	r3, r3, #1
 8009aa4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3314      	adds	r3, #20
 8009aae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ab2:	633a      	str	r2, [r7, #48]	; 0x30
 8009ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aba:	e841 2300 	strex	r3, r2, [r1]
 8009abe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1e3      	bne.n	8009a8e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2220      	movs	r2, #32
 8009aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	330c      	adds	r3, #12
 8009ada:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	e853 3f00 	ldrex	r3, [r3]
 8009ae2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 0310 	bic.w	r3, r3, #16
 8009aea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	330c      	adds	r3, #12
 8009af4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009af8:	61fa      	str	r2, [r7, #28]
 8009afa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afc:	69b9      	ldr	r1, [r7, #24]
 8009afe:	69fa      	ldr	r2, [r7, #28]
 8009b00:	e841 2300 	strex	r3, r2, [r1]
 8009b04:	617b      	str	r3, [r7, #20]
   return(result);
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1e3      	bne.n	8009ad4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009b0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b10:	4619      	mov	r1, r3
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 f83e 	bl	8009b94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b18:	e023      	b.n	8009b62 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d009      	beq.n	8009b3a <HAL_UART_IRQHandler+0x4ea>
 8009b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d003      	beq.n	8009b3a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 f97b 	bl	8009e2e <UART_Transmit_IT>
    return;
 8009b38:	e014      	b.n	8009b64 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00e      	beq.n	8009b64 <HAL_UART_IRQHandler+0x514>
 8009b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d008      	beq.n	8009b64 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 f9bb 	bl	8009ece <UART_EndTransmit_IT>
    return;
 8009b58:	e004      	b.n	8009b64 <HAL_UART_IRQHandler+0x514>
    return;
 8009b5a:	bf00      	nop
 8009b5c:	e002      	b.n	8009b64 <HAL_UART_IRQHandler+0x514>
      return;
 8009b5e:	bf00      	nop
 8009b60:	e000      	b.n	8009b64 <HAL_UART_IRQHandler+0x514>
      return;
 8009b62:	bf00      	nop
  }
}
 8009b64:	37e8      	adds	r7, #232	; 0xe8
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop

08009b6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009b74:	bf00      	nop
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ba0:	bf00      	nop
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60fb      	str	r3, [r7, #12]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	b2da      	uxtb	r2, r3
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	b2db      	uxtb	r3, r3
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3714      	adds	r7, #20
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b090      	sub	sp, #64	; 0x40
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	603b      	str	r3, [r7, #0]
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bf8:	e050      	b.n	8009c9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c00:	d04c      	beq.n	8009c9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d007      	beq.n	8009c18 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c08:	f7fa fa02 	bl	8004010 <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d241      	bcs.n	8009c9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	330c      	adds	r3, #12
 8009c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c22:	e853 3f00 	ldrex	r3, [r3]
 8009c26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	330c      	adds	r3, #12
 8009c36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c38:	637a      	str	r2, [r7, #52]	; 0x34
 8009c3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c40:	e841 2300 	strex	r3, r2, [r1]
 8009c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1e5      	bne.n	8009c18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	3314      	adds	r3, #20
 8009c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	e853 3f00 	ldrex	r3, [r3]
 8009c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	f023 0301 	bic.w	r3, r3, #1
 8009c62:	63bb      	str	r3, [r7, #56]	; 0x38
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	3314      	adds	r3, #20
 8009c6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c6c:	623a      	str	r2, [r7, #32]
 8009c6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c70:	69f9      	ldr	r1, [r7, #28]
 8009c72:	6a3a      	ldr	r2, [r7, #32]
 8009c74:	e841 2300 	strex	r3, r2, [r1]
 8009c78:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e5      	bne.n	8009c4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2220      	movs	r2, #32
 8009c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2220      	movs	r2, #32
 8009c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009c98:	2303      	movs	r3, #3
 8009c9a:	e00f      	b.n	8009cbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	681a      	ldr	r2, [r3, #0]
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	4013      	ands	r3, r2
 8009ca6:	68ba      	ldr	r2, [r7, #8]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	bf0c      	ite	eq
 8009cac:	2301      	moveq	r3, #1
 8009cae:	2300      	movne	r3, #0
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	79fb      	ldrb	r3, [r7, #7]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d09f      	beq.n	8009bfa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009cba:	2300      	movs	r3, #0
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3740      	adds	r7, #64	; 0x40
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b085      	sub	sp, #20
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	68ba      	ldr	r2, [r7, #8]
 8009cd6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	88fa      	ldrh	r2, [r7, #6]
 8009cdc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	88fa      	ldrh	r2, [r7, #6]
 8009ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2222      	movs	r2, #34	; 0x22
 8009cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	691b      	ldr	r3, [r3, #16]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d007      	beq.n	8009d12 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	68da      	ldr	r2, [r3, #12]
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d10:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	695a      	ldr	r2, [r3, #20]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f042 0201 	orr.w	r2, r2, #1
 8009d20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	68da      	ldr	r2, [r3, #12]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f042 0220 	orr.w	r2, r2, #32
 8009d30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3714      	adds	r7, #20
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b095      	sub	sp, #84	; 0x54
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	330c      	adds	r3, #12
 8009d4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d52:	e853 3f00 	ldrex	r3, [r3]
 8009d56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	330c      	adds	r3, #12
 8009d66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d68:	643a      	str	r2, [r7, #64]	; 0x40
 8009d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009d6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009d70:	e841 2300 	strex	r3, r2, [r1]
 8009d74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1e5      	bne.n	8009d48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	3314      	adds	r3, #20
 8009d82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d84:	6a3b      	ldr	r3, [r7, #32]
 8009d86:	e853 3f00 	ldrex	r3, [r3]
 8009d8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d8c:	69fb      	ldr	r3, [r7, #28]
 8009d8e:	f023 0301 	bic.w	r3, r3, #1
 8009d92:	64bb      	str	r3, [r7, #72]	; 0x48
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	3314      	adds	r3, #20
 8009d9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009da0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009da4:	e841 2300 	strex	r3, r2, [r1]
 8009da8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d1e5      	bne.n	8009d7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d119      	bne.n	8009dec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	330c      	adds	r3, #12
 8009dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	e853 3f00 	ldrex	r3, [r3]
 8009dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	f023 0310 	bic.w	r3, r3, #16
 8009dce:	647b      	str	r3, [r7, #68]	; 0x44
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	330c      	adds	r3, #12
 8009dd6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009dd8:	61ba      	str	r2, [r7, #24]
 8009dda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ddc:	6979      	ldr	r1, [r7, #20]
 8009dde:	69ba      	ldr	r2, [r7, #24]
 8009de0:	e841 2300 	strex	r3, r2, [r1]
 8009de4:	613b      	str	r3, [r7, #16]
   return(result);
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1e5      	bne.n	8009db8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2220      	movs	r2, #32
 8009df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009dfa:	bf00      	nop
 8009dfc:	3754      	adds	r7, #84	; 0x54
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr

08009e06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e06:	b580      	push	{r7, lr}
 8009e08:	b084      	sub	sp, #16
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	2200      	movs	r2, #0
 8009e18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f7ff fead 	bl	8009b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e26:	bf00      	nop
 8009e28:	3710      	adds	r7, #16
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b085      	sub	sp, #20
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	2b21      	cmp	r3, #33	; 0x21
 8009e40:	d13e      	bne.n	8009ec0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e4a:	d114      	bne.n	8009e76 <UART_Transmit_IT+0x48>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	691b      	ldr	r3, [r3, #16]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d110      	bne.n	8009e76 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a1b      	ldr	r3, [r3, #32]
 8009e58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	881b      	ldrh	r3, [r3, #0]
 8009e5e:	461a      	mov	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	1c9a      	adds	r2, r3, #2
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	621a      	str	r2, [r3, #32]
 8009e74:	e008      	b.n	8009e88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	1c59      	adds	r1, r3, #1
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	6211      	str	r1, [r2, #32]
 8009e80:	781a      	ldrb	r2, [r3, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	4619      	mov	r1, r3
 8009e96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10f      	bne.n	8009ebc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68da      	ldr	r2, [r3, #12]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009eaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68da      	ldr	r2, [r3, #12]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009eba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	e000      	b.n	8009ec2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009ec0:	2302      	movs	r3, #2
  }
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3714      	adds	r7, #20
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b082      	sub	sp, #8
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68da      	ldr	r2, [r3, #12]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ee4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f7ff fe3c 	bl	8009b6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ef4:	2300      	movs	r3, #0
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b08c      	sub	sp, #48	; 0x30
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b22      	cmp	r3, #34	; 0x22
 8009f10:	f040 80ab 	bne.w	800a06a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f1c:	d117      	bne.n	8009f4e <UART_Receive_IT+0x50>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d113      	bne.n	8009f4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009f26:	2300      	movs	r3, #0
 8009f28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f46:	1c9a      	adds	r2, r3, #2
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8009f4c:	e026      	b.n	8009f9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009f54:	2300      	movs	r3, #0
 8009f56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f60:	d007      	beq.n	8009f72 <UART_Receive_IT+0x74>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10a      	bne.n	8009f80 <UART_Receive_IT+0x82>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	691b      	ldr	r3, [r3, #16]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d106      	bne.n	8009f80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	b2da      	uxtb	r2, r3
 8009f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f7c:	701a      	strb	r2, [r3, #0]
 8009f7e:	e008      	b.n	8009f92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f8c:	b2da      	uxtb	r2, r3
 8009f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f96:	1c5a      	adds	r2, r3, #1
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	4619      	mov	r1, r3
 8009faa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d15a      	bne.n	800a066 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68da      	ldr	r2, [r3, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f022 0220 	bic.w	r2, r2, #32
 8009fbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68da      	ldr	r2, [r3, #12]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	695a      	ldr	r2, [r3, #20]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f022 0201 	bic.w	r2, r2, #1
 8009fde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2220      	movs	r2, #32
 8009fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d135      	bne.n	800a05c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	330c      	adds	r3, #12
 8009ffc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	e853 3f00 	ldrex	r3, [r3]
 800a004:	613b      	str	r3, [r7, #16]
   return(result);
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	f023 0310 	bic.w	r3, r3, #16
 800a00c:	627b      	str	r3, [r7, #36]	; 0x24
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	330c      	adds	r3, #12
 800a014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a016:	623a      	str	r2, [r7, #32]
 800a018:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01a:	69f9      	ldr	r1, [r7, #28]
 800a01c:	6a3a      	ldr	r2, [r7, #32]
 800a01e:	e841 2300 	strex	r3, r2, [r1]
 800a022:	61bb      	str	r3, [r7, #24]
   return(result);
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1e5      	bne.n	8009ff6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f003 0310 	and.w	r3, r3, #16
 800a034:	2b10      	cmp	r3, #16
 800a036:	d10a      	bne.n	800a04e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a038:	2300      	movs	r3, #0
 800a03a:	60fb      	str	r3, [r7, #12]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	60fb      	str	r3, [r7, #12]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	60fb      	str	r3, [r7, #12]
 800a04c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f7ff fd9d 	bl	8009b94 <HAL_UARTEx_RxEventCallback>
 800a05a:	e002      	b.n	800a062 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f001 fb93 	bl	800b788 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	e002      	b.n	800a06c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	e000      	b.n	800a06c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a06a:	2302      	movs	r3, #2
  }
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3730      	adds	r7, #48	; 0x30
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a078:	b0c0      	sub	sp, #256	; 0x100
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	691b      	ldr	r3, [r3, #16]
 800a088:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a08c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a090:	68d9      	ldr	r1, [r3, #12]
 800a092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	ea40 0301 	orr.w	r3, r0, r1
 800a09c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a09e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	431a      	orrs	r2, r3
 800a0ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b0:	695b      	ldr	r3, [r3, #20]
 800a0b2:	431a      	orrs	r2, r3
 800a0b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b8:	69db      	ldr	r3, [r3, #28]
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a0c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68db      	ldr	r3, [r3, #12]
 800a0c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a0cc:	f021 010c 	bic.w	r1, r1, #12
 800a0d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d4:	681a      	ldr	r2, [r3, #0]
 800a0d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a0da:	430b      	orrs	r3, r1
 800a0dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	695b      	ldr	r3, [r3, #20]
 800a0e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a0ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0ee:	6999      	ldr	r1, [r3, #24]
 800a0f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f4:	681a      	ldr	r2, [r3, #0]
 800a0f6:	ea40 0301 	orr.w	r3, r0, r1
 800a0fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	4b8f      	ldr	r3, [pc, #572]	; (800a340 <UART_SetConfig+0x2cc>)
 800a104:	429a      	cmp	r2, r3
 800a106:	d005      	beq.n	800a114 <UART_SetConfig+0xa0>
 800a108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	4b8d      	ldr	r3, [pc, #564]	; (800a344 <UART_SetConfig+0x2d0>)
 800a110:	429a      	cmp	r2, r3
 800a112:	d104      	bne.n	800a11e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a114:	f7fd fb3a 	bl	800778c <HAL_RCC_GetPCLK2Freq>
 800a118:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a11c:	e003      	b.n	800a126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a11e:	f7fd fb21 	bl	8007764 <HAL_RCC_GetPCLK1Freq>
 800a122:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a12a:	69db      	ldr	r3, [r3, #28]
 800a12c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a130:	f040 810c 	bne.w	800a34c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a138:	2200      	movs	r2, #0
 800a13a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a13e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a146:	4622      	mov	r2, r4
 800a148:	462b      	mov	r3, r5
 800a14a:	1891      	adds	r1, r2, r2
 800a14c:	65b9      	str	r1, [r7, #88]	; 0x58
 800a14e:	415b      	adcs	r3, r3
 800a150:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a156:	4621      	mov	r1, r4
 800a158:	eb12 0801 	adds.w	r8, r2, r1
 800a15c:	4629      	mov	r1, r5
 800a15e:	eb43 0901 	adc.w	r9, r3, r1
 800a162:	f04f 0200 	mov.w	r2, #0
 800a166:	f04f 0300 	mov.w	r3, #0
 800a16a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a16e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a176:	4690      	mov	r8, r2
 800a178:	4699      	mov	r9, r3
 800a17a:	4623      	mov	r3, r4
 800a17c:	eb18 0303 	adds.w	r3, r8, r3
 800a180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a184:	462b      	mov	r3, r5
 800a186:	eb49 0303 	adc.w	r3, r9, r3
 800a18a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a18e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	2200      	movs	r2, #0
 800a196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a19a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a19e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	18db      	adds	r3, r3, r3
 800a1a6:	653b      	str	r3, [r7, #80]	; 0x50
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	eb42 0303 	adc.w	r3, r2, r3
 800a1ae:	657b      	str	r3, [r7, #84]	; 0x54
 800a1b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a1b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a1b8:	f7f6 fd66 	bl	8000c88 <__aeabi_uldivmod>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	460b      	mov	r3, r1
 800a1c0:	4b61      	ldr	r3, [pc, #388]	; (800a348 <UART_SetConfig+0x2d4>)
 800a1c2:	fba3 2302 	umull	r2, r3, r3, r2
 800a1c6:	095b      	lsrs	r3, r3, #5
 800a1c8:	011c      	lsls	r4, r3, #4
 800a1ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a1d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a1dc:	4642      	mov	r2, r8
 800a1de:	464b      	mov	r3, r9
 800a1e0:	1891      	adds	r1, r2, r2
 800a1e2:	64b9      	str	r1, [r7, #72]	; 0x48
 800a1e4:	415b      	adcs	r3, r3
 800a1e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a1ec:	4641      	mov	r1, r8
 800a1ee:	eb12 0a01 	adds.w	sl, r2, r1
 800a1f2:	4649      	mov	r1, r9
 800a1f4:	eb43 0b01 	adc.w	fp, r3, r1
 800a1f8:	f04f 0200 	mov.w	r2, #0
 800a1fc:	f04f 0300 	mov.w	r3, #0
 800a200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a20c:	4692      	mov	sl, r2
 800a20e:	469b      	mov	fp, r3
 800a210:	4643      	mov	r3, r8
 800a212:	eb1a 0303 	adds.w	r3, sl, r3
 800a216:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a21a:	464b      	mov	r3, r9
 800a21c:	eb4b 0303 	adc.w	r3, fp, r3
 800a220:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	2200      	movs	r2, #0
 800a22c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a230:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a238:	460b      	mov	r3, r1
 800a23a:	18db      	adds	r3, r3, r3
 800a23c:	643b      	str	r3, [r7, #64]	; 0x40
 800a23e:	4613      	mov	r3, r2
 800a240:	eb42 0303 	adc.w	r3, r2, r3
 800a244:	647b      	str	r3, [r7, #68]	; 0x44
 800a246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a24a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a24e:	f7f6 fd1b 	bl	8000c88 <__aeabi_uldivmod>
 800a252:	4602      	mov	r2, r0
 800a254:	460b      	mov	r3, r1
 800a256:	4611      	mov	r1, r2
 800a258:	4b3b      	ldr	r3, [pc, #236]	; (800a348 <UART_SetConfig+0x2d4>)
 800a25a:	fba3 2301 	umull	r2, r3, r3, r1
 800a25e:	095b      	lsrs	r3, r3, #5
 800a260:	2264      	movs	r2, #100	; 0x64
 800a262:	fb02 f303 	mul.w	r3, r2, r3
 800a266:	1acb      	subs	r3, r1, r3
 800a268:	00db      	lsls	r3, r3, #3
 800a26a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a26e:	4b36      	ldr	r3, [pc, #216]	; (800a348 <UART_SetConfig+0x2d4>)
 800a270:	fba3 2302 	umull	r2, r3, r3, r2
 800a274:	095b      	lsrs	r3, r3, #5
 800a276:	005b      	lsls	r3, r3, #1
 800a278:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a27c:	441c      	add	r4, r3
 800a27e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a282:	2200      	movs	r2, #0
 800a284:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a288:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a28c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a290:	4642      	mov	r2, r8
 800a292:	464b      	mov	r3, r9
 800a294:	1891      	adds	r1, r2, r2
 800a296:	63b9      	str	r1, [r7, #56]	; 0x38
 800a298:	415b      	adcs	r3, r3
 800a29a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a29c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2a0:	4641      	mov	r1, r8
 800a2a2:	1851      	adds	r1, r2, r1
 800a2a4:	6339      	str	r1, [r7, #48]	; 0x30
 800a2a6:	4649      	mov	r1, r9
 800a2a8:	414b      	adcs	r3, r1
 800a2aa:	637b      	str	r3, [r7, #52]	; 0x34
 800a2ac:	f04f 0200 	mov.w	r2, #0
 800a2b0:	f04f 0300 	mov.w	r3, #0
 800a2b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a2b8:	4659      	mov	r1, fp
 800a2ba:	00cb      	lsls	r3, r1, #3
 800a2bc:	4651      	mov	r1, sl
 800a2be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2c2:	4651      	mov	r1, sl
 800a2c4:	00ca      	lsls	r2, r1, #3
 800a2c6:	4610      	mov	r0, r2
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	4642      	mov	r2, r8
 800a2ce:	189b      	adds	r3, r3, r2
 800a2d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2d4:	464b      	mov	r3, r9
 800a2d6:	460a      	mov	r2, r1
 800a2d8:	eb42 0303 	adc.w	r3, r2, r3
 800a2dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a2e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a2ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a2f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	18db      	adds	r3, r3, r3
 800a2f8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2fa:	4613      	mov	r3, r2
 800a2fc:	eb42 0303 	adc.w	r3, r2, r3
 800a300:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a30a:	f7f6 fcbd 	bl	8000c88 <__aeabi_uldivmod>
 800a30e:	4602      	mov	r2, r0
 800a310:	460b      	mov	r3, r1
 800a312:	4b0d      	ldr	r3, [pc, #52]	; (800a348 <UART_SetConfig+0x2d4>)
 800a314:	fba3 1302 	umull	r1, r3, r3, r2
 800a318:	095b      	lsrs	r3, r3, #5
 800a31a:	2164      	movs	r1, #100	; 0x64
 800a31c:	fb01 f303 	mul.w	r3, r1, r3
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	00db      	lsls	r3, r3, #3
 800a324:	3332      	adds	r3, #50	; 0x32
 800a326:	4a08      	ldr	r2, [pc, #32]	; (800a348 <UART_SetConfig+0x2d4>)
 800a328:	fba2 2303 	umull	r2, r3, r2, r3
 800a32c:	095b      	lsrs	r3, r3, #5
 800a32e:	f003 0207 	and.w	r2, r3, #7
 800a332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4422      	add	r2, r4
 800a33a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a33c:	e105      	b.n	800a54a <UART_SetConfig+0x4d6>
 800a33e:	bf00      	nop
 800a340:	40011000 	.word	0x40011000
 800a344:	40011400 	.word	0x40011400
 800a348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a34c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a350:	2200      	movs	r2, #0
 800a352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a356:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a35a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a35e:	4642      	mov	r2, r8
 800a360:	464b      	mov	r3, r9
 800a362:	1891      	adds	r1, r2, r2
 800a364:	6239      	str	r1, [r7, #32]
 800a366:	415b      	adcs	r3, r3
 800a368:	627b      	str	r3, [r7, #36]	; 0x24
 800a36a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a36e:	4641      	mov	r1, r8
 800a370:	1854      	adds	r4, r2, r1
 800a372:	4649      	mov	r1, r9
 800a374:	eb43 0501 	adc.w	r5, r3, r1
 800a378:	f04f 0200 	mov.w	r2, #0
 800a37c:	f04f 0300 	mov.w	r3, #0
 800a380:	00eb      	lsls	r3, r5, #3
 800a382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a386:	00e2      	lsls	r2, r4, #3
 800a388:	4614      	mov	r4, r2
 800a38a:	461d      	mov	r5, r3
 800a38c:	4643      	mov	r3, r8
 800a38e:	18e3      	adds	r3, r4, r3
 800a390:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a394:	464b      	mov	r3, r9
 800a396:	eb45 0303 	adc.w	r3, r5, r3
 800a39a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a39e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a3aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a3ae:	f04f 0200 	mov.w	r2, #0
 800a3b2:	f04f 0300 	mov.w	r3, #0
 800a3b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	008b      	lsls	r3, r1, #2
 800a3be:	4621      	mov	r1, r4
 800a3c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3c4:	4621      	mov	r1, r4
 800a3c6:	008a      	lsls	r2, r1, #2
 800a3c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a3cc:	f7f6 fc5c 	bl	8000c88 <__aeabi_uldivmod>
 800a3d0:	4602      	mov	r2, r0
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	4b60      	ldr	r3, [pc, #384]	; (800a558 <UART_SetConfig+0x4e4>)
 800a3d6:	fba3 2302 	umull	r2, r3, r3, r2
 800a3da:	095b      	lsrs	r3, r3, #5
 800a3dc:	011c      	lsls	r4, r3, #4
 800a3de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a3e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a3ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a3f0:	4642      	mov	r2, r8
 800a3f2:	464b      	mov	r3, r9
 800a3f4:	1891      	adds	r1, r2, r2
 800a3f6:	61b9      	str	r1, [r7, #24]
 800a3f8:	415b      	adcs	r3, r3
 800a3fa:	61fb      	str	r3, [r7, #28]
 800a3fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a400:	4641      	mov	r1, r8
 800a402:	1851      	adds	r1, r2, r1
 800a404:	6139      	str	r1, [r7, #16]
 800a406:	4649      	mov	r1, r9
 800a408:	414b      	adcs	r3, r1
 800a40a:	617b      	str	r3, [r7, #20]
 800a40c:	f04f 0200 	mov.w	r2, #0
 800a410:	f04f 0300 	mov.w	r3, #0
 800a414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a418:	4659      	mov	r1, fp
 800a41a:	00cb      	lsls	r3, r1, #3
 800a41c:	4651      	mov	r1, sl
 800a41e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a422:	4651      	mov	r1, sl
 800a424:	00ca      	lsls	r2, r1, #3
 800a426:	4610      	mov	r0, r2
 800a428:	4619      	mov	r1, r3
 800a42a:	4603      	mov	r3, r0
 800a42c:	4642      	mov	r2, r8
 800a42e:	189b      	adds	r3, r3, r2
 800a430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a434:	464b      	mov	r3, r9
 800a436:	460a      	mov	r2, r1
 800a438:	eb42 0303 	adc.w	r3, r2, r3
 800a43c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	67bb      	str	r3, [r7, #120]	; 0x78
 800a44a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a44c:	f04f 0200 	mov.w	r2, #0
 800a450:	f04f 0300 	mov.w	r3, #0
 800a454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a458:	4649      	mov	r1, r9
 800a45a:	008b      	lsls	r3, r1, #2
 800a45c:	4641      	mov	r1, r8
 800a45e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a462:	4641      	mov	r1, r8
 800a464:	008a      	lsls	r2, r1, #2
 800a466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a46a:	f7f6 fc0d 	bl	8000c88 <__aeabi_uldivmod>
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	4b39      	ldr	r3, [pc, #228]	; (800a558 <UART_SetConfig+0x4e4>)
 800a474:	fba3 1302 	umull	r1, r3, r3, r2
 800a478:	095b      	lsrs	r3, r3, #5
 800a47a:	2164      	movs	r1, #100	; 0x64
 800a47c:	fb01 f303 	mul.w	r3, r1, r3
 800a480:	1ad3      	subs	r3, r2, r3
 800a482:	011b      	lsls	r3, r3, #4
 800a484:	3332      	adds	r3, #50	; 0x32
 800a486:	4a34      	ldr	r2, [pc, #208]	; (800a558 <UART_SetConfig+0x4e4>)
 800a488:	fba2 2303 	umull	r2, r3, r2, r3
 800a48c:	095b      	lsrs	r3, r3, #5
 800a48e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a492:	441c      	add	r4, r3
 800a494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a498:	2200      	movs	r2, #0
 800a49a:	673b      	str	r3, [r7, #112]	; 0x70
 800a49c:	677a      	str	r2, [r7, #116]	; 0x74
 800a49e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a4a2:	4642      	mov	r2, r8
 800a4a4:	464b      	mov	r3, r9
 800a4a6:	1891      	adds	r1, r2, r2
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	415b      	adcs	r3, r3
 800a4ac:	60fb      	str	r3, [r7, #12]
 800a4ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a4b2:	4641      	mov	r1, r8
 800a4b4:	1851      	adds	r1, r2, r1
 800a4b6:	6039      	str	r1, [r7, #0]
 800a4b8:	4649      	mov	r1, r9
 800a4ba:	414b      	adcs	r3, r1
 800a4bc:	607b      	str	r3, [r7, #4]
 800a4be:	f04f 0200 	mov.w	r2, #0
 800a4c2:	f04f 0300 	mov.w	r3, #0
 800a4c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a4ca:	4659      	mov	r1, fp
 800a4cc:	00cb      	lsls	r3, r1, #3
 800a4ce:	4651      	mov	r1, sl
 800a4d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4d4:	4651      	mov	r1, sl
 800a4d6:	00ca      	lsls	r2, r1, #3
 800a4d8:	4610      	mov	r0, r2
 800a4da:	4619      	mov	r1, r3
 800a4dc:	4603      	mov	r3, r0
 800a4de:	4642      	mov	r2, r8
 800a4e0:	189b      	adds	r3, r3, r2
 800a4e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a4e4:	464b      	mov	r3, r9
 800a4e6:	460a      	mov	r2, r1
 800a4e8:	eb42 0303 	adc.w	r3, r2, r3
 800a4ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	663b      	str	r3, [r7, #96]	; 0x60
 800a4f8:	667a      	str	r2, [r7, #100]	; 0x64
 800a4fa:	f04f 0200 	mov.w	r2, #0
 800a4fe:	f04f 0300 	mov.w	r3, #0
 800a502:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a506:	4649      	mov	r1, r9
 800a508:	008b      	lsls	r3, r1, #2
 800a50a:	4641      	mov	r1, r8
 800a50c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a510:	4641      	mov	r1, r8
 800a512:	008a      	lsls	r2, r1, #2
 800a514:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a518:	f7f6 fbb6 	bl	8000c88 <__aeabi_uldivmod>
 800a51c:	4602      	mov	r2, r0
 800a51e:	460b      	mov	r3, r1
 800a520:	4b0d      	ldr	r3, [pc, #52]	; (800a558 <UART_SetConfig+0x4e4>)
 800a522:	fba3 1302 	umull	r1, r3, r3, r2
 800a526:	095b      	lsrs	r3, r3, #5
 800a528:	2164      	movs	r1, #100	; 0x64
 800a52a:	fb01 f303 	mul.w	r3, r1, r3
 800a52e:	1ad3      	subs	r3, r2, r3
 800a530:	011b      	lsls	r3, r3, #4
 800a532:	3332      	adds	r3, #50	; 0x32
 800a534:	4a08      	ldr	r2, [pc, #32]	; (800a558 <UART_SetConfig+0x4e4>)
 800a536:	fba2 2303 	umull	r2, r3, r2, r3
 800a53a:	095b      	lsrs	r3, r3, #5
 800a53c:	f003 020f 	and.w	r2, r3, #15
 800a540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	4422      	add	r2, r4
 800a548:	609a      	str	r2, [r3, #8]
}
 800a54a:	bf00      	nop
 800a54c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a550:	46bd      	mov	sp, r7
 800a552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a556:	bf00      	nop
 800a558:	51eb851f 	.word	0x51eb851f

0800a55c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a55c:	b084      	sub	sp, #16
 800a55e:	b580      	push	{r7, lr}
 800a560:	b084      	sub	sp, #16
 800a562:	af00      	add	r7, sp, #0
 800a564:	6078      	str	r0, [r7, #4]
 800a566:	f107 001c 	add.w	r0, r7, #28
 800a56a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a570:	2b01      	cmp	r3, #1
 800a572:	d122      	bne.n	800a5ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a578:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	68db      	ldr	r3, [r3, #12]
 800a584:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a59c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d105      	bne.n	800a5ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	68db      	ldr	r3, [r3, #12]
 800a5a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f94a 	bl	800a848 <USB_CoreReset>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	73fb      	strb	r3, [r7, #15]
 800a5b8:	e01a      	b.n	800a5f0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f93e 	bl	800a848 <USB_CoreReset>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a5d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d106      	bne.n	800a5e4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	639a      	str	r2, [r3, #56]	; 0x38
 800a5e2:	e005      	b.n	800a5f0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d10b      	bne.n	800a60e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	689b      	ldr	r3, [r3, #8]
 800a5fa:	f043 0206 	orr.w	r2, r3, #6
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	f043 0220 	orr.w	r2, r3, #32
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a60e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a610:	4618      	mov	r0, r3
 800a612:	3710      	adds	r7, #16
 800a614:	46bd      	mov	sp, r7
 800a616:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a61a:	b004      	add	sp, #16
 800a61c:	4770      	bx	lr

0800a61e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a61e:	b480      	push	{r7}
 800a620:	b083      	sub	sp, #12
 800a622:	af00      	add	r7, sp, #0
 800a624:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	689b      	ldr	r3, [r3, #8]
 800a62a:	f043 0201 	orr.w	r2, r3, #1
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a640:	b480      	push	{r7}
 800a642:	b083      	sub	sp, #12
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	f023 0201 	bic.w	r2, r3, #1
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	370c      	adds	r7, #12
 800a65a:	46bd      	mov	sp, r7
 800a65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a660:	4770      	bx	lr

0800a662 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a662:	b580      	push	{r7, lr}
 800a664:	b082      	sub	sp, #8
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
 800a66a:	460b      	mov	r3, r1
 800a66c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	68db      	ldr	r3, [r3, #12]
 800a672:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a67a:	78fb      	ldrb	r3, [r7, #3]
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	d106      	bne.n	800a68e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	68db      	ldr	r3, [r3, #12]
 800a684:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	60da      	str	r2, [r3, #12]
 800a68c:	e00b      	b.n	800a6a6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a68e:	78fb      	ldrb	r3, [r7, #3]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d106      	bne.n	800a6a2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	68db      	ldr	r3, [r3, #12]
 800a698:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	60da      	str	r2, [r3, #12]
 800a6a0:	e001      	b.n	800a6a6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e003      	b.n	800a6ae <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a6a6:	2032      	movs	r0, #50	; 0x32
 800a6a8:	f000 ff48 	bl	800b53c <HAL_Delay>

  return HAL_OK;
 800a6ac:	2300      	movs	r3, #0
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
	...

0800a6b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b085      	sub	sp, #20
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	019b      	lsls	r3, r3, #6
 800a6ca:	f043 0220 	orr.w	r2, r3, #32
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	60fb      	str	r3, [r7, #12]
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	4a09      	ldr	r2, [pc, #36]	; (800a700 <USB_FlushTxFifo+0x48>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d901      	bls.n	800a6e4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a6e0:	2303      	movs	r3, #3
 800a6e2:	e006      	b.n	800a6f2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	691b      	ldr	r3, [r3, #16]
 800a6e8:	f003 0320 	and.w	r3, r3, #32
 800a6ec:	2b20      	cmp	r3, #32
 800a6ee:	d0f0      	beq.n	800a6d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	00030d40 	.word	0x00030d40

0800a704 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a704:	b480      	push	{r7}
 800a706:	b085      	sub	sp, #20
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a70c:	2300      	movs	r3, #0
 800a70e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2210      	movs	r2, #16
 800a714:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3301      	adds	r3, #1
 800a71a:	60fb      	str	r3, [r7, #12]
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	4a09      	ldr	r2, [pc, #36]	; (800a744 <USB_FlushRxFifo+0x40>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d901      	bls.n	800a728 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a724:	2303      	movs	r3, #3
 800a726:	e006      	b.n	800a736 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	691b      	ldr	r3, [r3, #16]
 800a72c:	f003 0310 	and.w	r3, r3, #16
 800a730:	2b10      	cmp	r3, #16
 800a732:	d0f0      	beq.n	800a716 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3714      	adds	r7, #20
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	00030d40 	.word	0x00030d40

0800a748 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a748:	b480      	push	{r7}
 800a74a:	b089      	sub	sp, #36	; 0x24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	4611      	mov	r1, r2
 800a754:	461a      	mov	r2, r3
 800a756:	460b      	mov	r3, r1
 800a758:	71fb      	strb	r3, [r7, #7]
 800a75a:	4613      	mov	r3, r2
 800a75c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a766:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d11a      	bne.n	800a7a4 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a76e:	88bb      	ldrh	r3, [r7, #4]
 800a770:	3303      	adds	r3, #3
 800a772:	089b      	lsrs	r3, r3, #2
 800a774:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a776:	2300      	movs	r3, #0
 800a778:	61bb      	str	r3, [r7, #24]
 800a77a:	e00f      	b.n	800a79c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a77c:	79fb      	ldrb	r3, [r7, #7]
 800a77e:	031a      	lsls	r2, r3, #12
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	4413      	add	r3, r2
 800a784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a788:	461a      	mov	r2, r3
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	3304      	adds	r3, #4
 800a794:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	3301      	adds	r3, #1
 800a79a:	61bb      	str	r3, [r7, #24]
 800a79c:	69ba      	ldr	r2, [r7, #24]
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d3eb      	bcc.n	800a77c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3724      	adds	r7, #36	; 0x24
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr

0800a7b2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a7b2:	b480      	push	{r7}
 800a7b4:	b089      	sub	sp, #36	; 0x24
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	60f8      	str	r0, [r7, #12]
 800a7ba:	60b9      	str	r1, [r7, #8]
 800a7bc:	4613      	mov	r3, r2
 800a7be:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a7c8:	88fb      	ldrh	r3, [r7, #6]
 800a7ca:	3303      	adds	r3, #3
 800a7cc:	089b      	lsrs	r3, r3, #2
 800a7ce:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	61bb      	str	r3, [r7, #24]
 800a7d4:	e00b      	b.n	800a7ee <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	69fb      	ldr	r3, [r7, #28]
 800a7e0:	601a      	str	r2, [r3, #0]
    pDest++;
 800a7e2:	69fb      	ldr	r3, [r7, #28]
 800a7e4:	3304      	adds	r3, #4
 800a7e6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	61bb      	str	r3, [r7, #24]
 800a7ee:	69ba      	ldr	r2, [r7, #24]
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	d3ef      	bcc.n	800a7d6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a7f6:	69fb      	ldr	r3, [r7, #28]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3724      	adds	r7, #36	; 0x24
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr

0800a804 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a804:	b480      	push	{r7}
 800a806:	b085      	sub	sp, #20
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	699b      	ldr	r3, [r3, #24]
 800a816:	68fa      	ldr	r2, [r7, #12]
 800a818:	4013      	ands	r3, r2
 800a81a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a81c:	68fb      	ldr	r3, [r7, #12]
}
 800a81e:	4618      	mov	r0, r3
 800a820:	3714      	adds	r7, #20
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a82a:	b480      	push	{r7}
 800a82c:	b083      	sub	sp, #12
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	695b      	ldr	r3, [r3, #20]
 800a836:	f003 0301 	and.w	r3, r3, #1
}
 800a83a:	4618      	mov	r0, r3
 800a83c:	370c      	adds	r7, #12
 800a83e:	46bd      	mov	sp, r7
 800a840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a844:	4770      	bx	lr
	...

0800a848 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a850:	2300      	movs	r3, #0
 800a852:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	3301      	adds	r3, #1
 800a858:	60fb      	str	r3, [r7, #12]
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	4a13      	ldr	r2, [pc, #76]	; (800a8ac <USB_CoreReset+0x64>)
 800a85e:	4293      	cmp	r3, r2
 800a860:	d901      	bls.n	800a866 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a862:	2303      	movs	r3, #3
 800a864:	e01b      	b.n	800a89e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	691b      	ldr	r3, [r3, #16]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	daf2      	bge.n	800a854 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	691b      	ldr	r3, [r3, #16]
 800a876:	f043 0201 	orr.w	r2, r3, #1
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	3301      	adds	r3, #1
 800a882:	60fb      	str	r3, [r7, #12]
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	4a09      	ldr	r2, [pc, #36]	; (800a8ac <USB_CoreReset+0x64>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d901      	bls.n	800a890 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a88c:	2303      	movs	r3, #3
 800a88e:	e006      	b.n	800a89e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	f003 0301 	and.w	r3, r3, #1
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d0f0      	beq.n	800a87e <USB_CoreReset+0x36>

  return HAL_OK;
 800a89c:	2300      	movs	r3, #0
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	3714      	adds	r7, #20
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop
 800a8ac:	00030d40 	.word	0x00030d40

0800a8b0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8b0:	b084      	sub	sp, #16
 800a8b2:	b580      	push	{r7, lr}
 800a8b4:	b084      	sub	sp, #16
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
 800a8ba:	f107 001c 	add.w	r0, r7, #28
 800a8be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ee:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d018      	beq.n	800a934 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a904:	2b01      	cmp	r3, #1
 800a906:	d10a      	bne.n	800a91e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a916:	f043 0304 	orr.w	r3, r3, #4
 800a91a:	6013      	str	r3, [r2, #0]
 800a91c:	e014      	b.n	800a948 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	68ba      	ldr	r2, [r7, #8]
 800a928:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a92c:	f023 0304 	bic.w	r3, r3, #4
 800a930:	6013      	str	r3, [r2, #0]
 800a932:	e009      	b.n	800a948 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a942:	f023 0304 	bic.w	r3, r3, #4
 800a946:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a948:	2110      	movs	r1, #16
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f7ff feb4 	bl	800a6b8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f7ff fed7 	bl	800a704 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a956:	2300      	movs	r3, #0
 800a958:	60fb      	str	r3, [r7, #12]
 800a95a:	e015      	b.n	800a988 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	015a      	lsls	r2, r3, #5
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	4413      	add	r3, r2
 800a964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a968:	461a      	mov	r2, r3
 800a96a:	f04f 33ff 	mov.w	r3, #4294967295
 800a96e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	015a      	lsls	r2, r3, #5
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	4413      	add	r3, r2
 800a978:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a97c:	461a      	mov	r2, r3
 800a97e:	2300      	movs	r3, #0
 800a980:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	3301      	adds	r3, #1
 800a986:	60fb      	str	r3, [r7, #12]
 800a988:	6a3b      	ldr	r3, [r7, #32]
 800a98a:	68fa      	ldr	r2, [r7, #12]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d3e5      	bcc.n	800a95c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a990:	2101      	movs	r1, #1
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f8ac 	bl	800aaf0 <USB_DriveVbus>

  HAL_Delay(200U);
 800a998:	20c8      	movs	r0, #200	; 0xc8
 800a99a:	f000 fdcf 	bl	800b53c <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9aa:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00b      	beq.n	800a9d0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a9be:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	4a14      	ldr	r2, [pc, #80]	; (800aa14 <USB_HostInit+0x164>)
 800a9c4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	4a13      	ldr	r2, [pc, #76]	; (800aa18 <USB_HostInit+0x168>)
 800a9ca:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a9ce:	e009      	b.n	800a9e4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2280      	movs	r2, #128	; 0x80
 800a9d4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	4a10      	ldr	r2, [pc, #64]	; (800aa1c <USB_HostInit+0x16c>)
 800a9da:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a10      	ldr	r2, [pc, #64]	; (800aa20 <USB_HostInit+0x170>)
 800a9e0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d105      	bne.n	800a9f6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	699b      	ldr	r3, [r3, #24]
 800a9ee:	f043 0210 	orr.w	r2, r3, #16
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	699a      	ldr	r2, [r3, #24]
 800a9fa:	4b0a      	ldr	r3, [pc, #40]	; (800aa24 <USB_HostInit+0x174>)
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	687a      	ldr	r2, [r7, #4]
 800aa00:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3710      	adds	r7, #16
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa0e:	b004      	add	sp, #16
 800aa10:	4770      	bx	lr
 800aa12:	bf00      	nop
 800aa14:	01000200 	.word	0x01000200
 800aa18:	00e00300 	.word	0x00e00300
 800aa1c:	00600080 	.word	0x00600080
 800aa20:	004000e0 	.word	0x004000e0
 800aa24:	a3200008 	.word	0xa3200008

0800aa28 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	460b      	mov	r3, r1
 800aa32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68fa      	ldr	r2, [r7, #12]
 800aa42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa46:	f023 0303 	bic.w	r3, r3, #3
 800aa4a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa52:	681a      	ldr	r2, [r3, #0]
 800aa54:	78fb      	ldrb	r3, [r7, #3]
 800aa56:	f003 0303 	and.w	r3, r3, #3
 800aa5a:	68f9      	ldr	r1, [r7, #12]
 800aa5c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800aa60:	4313      	orrs	r3, r2
 800aa62:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800aa64:	78fb      	ldrb	r3, [r7, #3]
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	d107      	bne.n	800aa7a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa70:	461a      	mov	r2, r3
 800aa72:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800aa76:	6053      	str	r3, [r2, #4]
 800aa78:	e009      	b.n	800aa8e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800aa7a:	78fb      	ldrb	r3, [r7, #3]
 800aa7c:	2b02      	cmp	r3, #2
 800aa7e:	d106      	bne.n	800aa8e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa86:	461a      	mov	r2, r3
 800aa88:	f241 7370 	movw	r3, #6000	; 0x1770
 800aa8c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800aa8e:	2300      	movs	r3, #0
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3714      	adds	r7, #20
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b084      	sub	sp, #16
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800aab6:	68bb      	ldr	r3, [r7, #8]
 800aab8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800aabc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	68fa      	ldr	r2, [r7, #12]
 800aac2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800aac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaca:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800aacc:	2064      	movs	r0, #100	; 0x64
 800aace:	f000 fd35 	bl	800b53c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	68fa      	ldr	r2, [r7, #12]
 800aad6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800aada:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aade:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800aae0:	200a      	movs	r0, #10
 800aae2:	f000 fd2b 	bl	800b53c <HAL_Delay>

  return HAL_OK;
 800aae6:	2300      	movs	r3, #0
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3710      	adds	r7, #16
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	460b      	mov	r3, r1
 800aafa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ab00:	2300      	movs	r3, #0
 800ab02:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800ab14:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d109      	bne.n	800ab34 <USB_DriveVbus+0x44>
 800ab20:	78fb      	ldrb	r3, [r7, #3]
 800ab22:	2b01      	cmp	r3, #1
 800ab24:	d106      	bne.n	800ab34 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	68fa      	ldr	r2, [r7, #12]
 800ab2a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800ab2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ab32:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ab3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab3e:	d109      	bne.n	800ab54 <USB_DriveVbus+0x64>
 800ab40:	78fb      	ldrb	r3, [r7, #3]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d106      	bne.n	800ab54 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	68fa      	ldr	r2, [r7, #12]
 800ab4a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800ab4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab52:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3714      	adds	r7, #20
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ab62:	b480      	push	{r7}
 800ab64:	b085      	sub	sp, #20
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	0c5b      	lsrs	r3, r3, #17
 800ab80:	f003 0303 	and.w	r3, r3, #3
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3714      	adds	r7, #20
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr

0800ab90 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b085      	sub	sp, #20
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aba2:	689b      	ldr	r3, [r3, #8]
 800aba4:	b29b      	uxth	r3, r3
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3714      	adds	r7, #20
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr
	...

0800abb4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b088      	sub	sp, #32
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	4608      	mov	r0, r1
 800abbe:	4611      	mov	r1, r2
 800abc0:	461a      	mov	r2, r3
 800abc2:	4603      	mov	r3, r0
 800abc4:	70fb      	strb	r3, [r7, #3]
 800abc6:	460b      	mov	r3, r1
 800abc8:	70bb      	strb	r3, [r7, #2]
 800abca:	4613      	mov	r3, r2
 800abcc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800abce:	2300      	movs	r3, #0
 800abd0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800abd6:	78fb      	ldrb	r3, [r7, #3]
 800abd8:	015a      	lsls	r2, r3, #5
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	4413      	add	r3, r2
 800abde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abe2:	461a      	mov	r2, r3
 800abe4:	f04f 33ff 	mov.w	r3, #4294967295
 800abe8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800abea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800abee:	2b03      	cmp	r3, #3
 800abf0:	d87e      	bhi.n	800acf0 <USB_HC_Init+0x13c>
 800abf2:	a201      	add	r2, pc, #4	; (adr r2, 800abf8 <USB_HC_Init+0x44>)
 800abf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf8:	0800ac09 	.word	0x0800ac09
 800abfc:	0800acb3 	.word	0x0800acb3
 800ac00:	0800ac09 	.word	0x0800ac09
 800ac04:	0800ac75 	.word	0x0800ac75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ac08:	78fb      	ldrb	r3, [r7, #3]
 800ac0a:	015a      	lsls	r2, r3, #5
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	4413      	add	r3, r2
 800ac10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac14:	461a      	mov	r2, r3
 800ac16:	f240 439d 	movw	r3, #1181	; 0x49d
 800ac1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800ac1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	da10      	bge.n	800ac46 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ac24:	78fb      	ldrb	r3, [r7, #3]
 800ac26:	015a      	lsls	r2, r3, #5
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	78fa      	ldrb	r2, [r7, #3]
 800ac34:	0151      	lsls	r1, r2, #5
 800ac36:	693a      	ldr	r2, [r7, #16]
 800ac38:	440a      	add	r2, r1
 800ac3a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac42:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800ac44:	e057      	b.n	800acf6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d051      	beq.n	800acf6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800ac52:	78fb      	ldrb	r3, [r7, #3]
 800ac54:	015a      	lsls	r2, r3, #5
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	4413      	add	r3, r2
 800ac5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	78fa      	ldrb	r2, [r7, #3]
 800ac62:	0151      	lsls	r1, r2, #5
 800ac64:	693a      	ldr	r2, [r7, #16]
 800ac66:	440a      	add	r2, r1
 800ac68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac6c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800ac70:	60d3      	str	r3, [r2, #12]
      break;
 800ac72:	e040      	b.n	800acf6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ac74:	78fb      	ldrb	r3, [r7, #3]
 800ac76:	015a      	lsls	r2, r3, #5
 800ac78:	693b      	ldr	r3, [r7, #16]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac80:	461a      	mov	r2, r3
 800ac82:	f240 639d 	movw	r3, #1693	; 0x69d
 800ac86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800ac88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	da34      	bge.n	800acfa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800ac90:	78fb      	ldrb	r3, [r7, #3]
 800ac92:	015a      	lsls	r2, r3, #5
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	4413      	add	r3, r2
 800ac98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	78fa      	ldrb	r2, [r7, #3]
 800aca0:	0151      	lsls	r1, r2, #5
 800aca2:	693a      	ldr	r2, [r7, #16]
 800aca4:	440a      	add	r2, r1
 800aca6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acae:	60d3      	str	r3, [r2, #12]
      }

      break;
 800acb0:	e023      	b.n	800acfa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800acb2:	78fb      	ldrb	r3, [r7, #3]
 800acb4:	015a      	lsls	r2, r3, #5
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	4413      	add	r3, r2
 800acba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acbe:	461a      	mov	r2, r3
 800acc0:	f240 2325 	movw	r3, #549	; 0x225
 800acc4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800acc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800acca:	2b00      	cmp	r3, #0
 800accc:	da17      	bge.n	800acfe <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800acce:	78fb      	ldrb	r3, [r7, #3]
 800acd0:	015a      	lsls	r2, r3, #5
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	4413      	add	r3, r2
 800acd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	78fa      	ldrb	r2, [r7, #3]
 800acde:	0151      	lsls	r1, r2, #5
 800ace0:	693a      	ldr	r2, [r7, #16]
 800ace2:	440a      	add	r2, r1
 800ace4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ace8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800acec:	60d3      	str	r3, [r2, #12]
      }
      break;
 800acee:	e006      	b.n	800acfe <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	77fb      	strb	r3, [r7, #31]
      break;
 800acf4:	e004      	b.n	800ad00 <USB_HC_Init+0x14c>
      break;
 800acf6:	bf00      	nop
 800acf8:	e002      	b.n	800ad00 <USB_HC_Init+0x14c>
      break;
 800acfa:	bf00      	nop
 800acfc:	e000      	b.n	800ad00 <USB_HC_Init+0x14c>
      break;
 800acfe:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad06:	699a      	ldr	r2, [r3, #24]
 800ad08:	78fb      	ldrb	r3, [r7, #3]
 800ad0a:	f003 030f 	and.w	r3, r3, #15
 800ad0e:	2101      	movs	r1, #1
 800ad10:	fa01 f303 	lsl.w	r3, r1, r3
 800ad14:	6939      	ldr	r1, [r7, #16]
 800ad16:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	699b      	ldr	r3, [r3, #24]
 800ad22:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800ad2a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	da03      	bge.n	800ad3a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800ad32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ad36:	61bb      	str	r3, [r7, #24]
 800ad38:	e001      	b.n	800ad3e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f7ff ff0f 	bl	800ab62 <USB_GetHostSpeed>
 800ad44:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800ad46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d106      	bne.n	800ad5c <USB_HC_Init+0x1a8>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2b02      	cmp	r3, #2
 800ad52:	d003      	beq.n	800ad5c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800ad54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ad58:	617b      	str	r3, [r7, #20]
 800ad5a:	e001      	b.n	800ad60 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad60:	787b      	ldrb	r3, [r7, #1]
 800ad62:	059b      	lsls	r3, r3, #22
 800ad64:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ad68:	78bb      	ldrb	r3, [r7, #2]
 800ad6a:	02db      	lsls	r3, r3, #11
 800ad6c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad70:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ad72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ad76:	049b      	lsls	r3, r3, #18
 800ad78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ad7c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ad7e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800ad80:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ad84:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad8a:	78fb      	ldrb	r3, [r7, #3]
 800ad8c:	0159      	lsls	r1, r3, #5
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	440b      	add	r3, r1
 800ad92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad96:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ad9c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800ad9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ada2:	2b03      	cmp	r3, #3
 800ada4:	d10f      	bne.n	800adc6 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800ada6:	78fb      	ldrb	r3, [r7, #3]
 800ada8:	015a      	lsls	r2, r3, #5
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	4413      	add	r3, r2
 800adae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	78fa      	ldrb	r2, [r7, #3]
 800adb6:	0151      	lsls	r1, r2, #5
 800adb8:	693a      	ldr	r2, [r7, #16]
 800adba:	440a      	add	r2, r1
 800adbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800adc4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800adc6:	7ffb      	ldrb	r3, [r7, #31]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3720      	adds	r7, #32
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}

0800add0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08c      	sub	sp, #48	; 0x30
 800add4:	af02      	add	r7, sp, #8
 800add6:	60f8      	str	r0, [r7, #12]
 800add8:	60b9      	str	r1, [r7, #8]
 800adda:	4613      	mov	r3, r2
 800addc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	785b      	ldrb	r3, [r3, #1]
 800ade6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800ade8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800adec:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d02d      	beq.n	800ae56 <USB_HC_StartXfer+0x86>
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	791b      	ldrb	r3, [r3, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d129      	bne.n	800ae56 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800ae02:	79fb      	ldrb	r3, [r7, #7]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d117      	bne.n	800ae38 <USB_HC_StartXfer+0x68>
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	79db      	ldrb	r3, [r3, #7]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d003      	beq.n	800ae18 <USB_HC_StartXfer+0x48>
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	79db      	ldrb	r3, [r3, #7]
 800ae14:	2b02      	cmp	r3, #2
 800ae16:	d10f      	bne.n	800ae38 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800ae18:	69fb      	ldr	r3, [r7, #28]
 800ae1a:	015a      	lsls	r2, r3, #5
 800ae1c:	6a3b      	ldr	r3, [r7, #32]
 800ae1e:	4413      	add	r3, r2
 800ae20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae24:	68db      	ldr	r3, [r3, #12]
 800ae26:	69fa      	ldr	r2, [r7, #28]
 800ae28:	0151      	lsls	r1, r2, #5
 800ae2a:	6a3a      	ldr	r2, [r7, #32]
 800ae2c:	440a      	add	r2, r1
 800ae2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae36:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800ae38:	79fb      	ldrb	r3, [r7, #7]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d10b      	bne.n	800ae56 <USB_HC_StartXfer+0x86>
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	795b      	ldrb	r3, [r3, #5]
 800ae42:	2b01      	cmp	r3, #1
 800ae44:	d107      	bne.n	800ae56 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	785b      	ldrb	r3, [r3, #1]
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	68f8      	ldr	r0, [r7, #12]
 800ae4e:	f000 fa2f 	bl	800b2b0 <USB_DoPing>
      return HAL_OK;
 800ae52:	2300      	movs	r3, #0
 800ae54:	e0f8      	b.n	800b048 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	695b      	ldr	r3, [r3, #20]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d018      	beq.n	800ae90 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	695b      	ldr	r3, [r3, #20]
 800ae62:	68ba      	ldr	r2, [r7, #8]
 800ae64:	8912      	ldrh	r2, [r2, #8]
 800ae66:	4413      	add	r3, r2
 800ae68:	3b01      	subs	r3, #1
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	8912      	ldrh	r2, [r2, #8]
 800ae6e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae72:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800ae74:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800ae76:	8b7b      	ldrh	r3, [r7, #26]
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d90b      	bls.n	800ae94 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800ae7c:	8b7b      	ldrh	r3, [r7, #26]
 800ae7e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ae80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ae82:	68ba      	ldr	r2, [r7, #8]
 800ae84:	8912      	ldrh	r2, [r2, #8]
 800ae86:	fb03 f202 	mul.w	r2, r3, r2
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	611a      	str	r2, [r3, #16]
 800ae8e:	e001      	b.n	800ae94 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800ae90:	2301      	movs	r3, #1
 800ae92:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	78db      	ldrb	r3, [r3, #3]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d007      	beq.n	800aeac <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ae9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ae9e:	68ba      	ldr	r2, [r7, #8]
 800aea0:	8912      	ldrh	r2, [r2, #8]
 800aea2:	fb03 f202 	mul.w	r2, r3, r2
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	611a      	str	r2, [r3, #16]
 800aeaa:	e003      	b.n	800aeb4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	695a      	ldr	r2, [r3, #20]
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	691b      	ldr	r3, [r3, #16]
 800aeb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aebc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aebe:	04d9      	lsls	r1, r3, #19
 800aec0:	4b63      	ldr	r3, [pc, #396]	; (800b050 <USB_HC_StartXfer+0x280>)
 800aec2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aec4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	7a9b      	ldrb	r3, [r3, #10]
 800aeca:	075b      	lsls	r3, r3, #29
 800aecc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aed0:	69f9      	ldr	r1, [r7, #28]
 800aed2:	0148      	lsls	r0, r1, #5
 800aed4:	6a39      	ldr	r1, [r7, #32]
 800aed6:	4401      	add	r1, r0
 800aed8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aedc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aede:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800aee0:	79fb      	ldrb	r3, [r7, #7]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d009      	beq.n	800aefa <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	68d9      	ldr	r1, [r3, #12]
 800aeea:	69fb      	ldr	r3, [r7, #28]
 800aeec:	015a      	lsls	r2, r3, #5
 800aeee:	6a3b      	ldr	r3, [r7, #32]
 800aef0:	4413      	add	r3, r2
 800aef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aef6:	460a      	mov	r2, r1
 800aef8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af00:	689b      	ldr	r3, [r3, #8]
 800af02:	f003 0301 	and.w	r3, r3, #1
 800af06:	2b00      	cmp	r3, #0
 800af08:	bf0c      	ite	eq
 800af0a:	2301      	moveq	r3, #1
 800af0c:	2300      	movne	r3, #0
 800af0e:	b2db      	uxtb	r3, r3
 800af10:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800af12:	69fb      	ldr	r3, [r7, #28]
 800af14:	015a      	lsls	r2, r3, #5
 800af16:	6a3b      	ldr	r3, [r7, #32]
 800af18:	4413      	add	r3, r2
 800af1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	69fa      	ldr	r2, [r7, #28]
 800af22:	0151      	lsls	r1, r2, #5
 800af24:	6a3a      	ldr	r2, [r7, #32]
 800af26:	440a      	add	r2, r1
 800af28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800af2c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800af30:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	015a      	lsls	r2, r3, #5
 800af36:	6a3b      	ldr	r3, [r7, #32]
 800af38:	4413      	add	r3, r2
 800af3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af3e:	681a      	ldr	r2, [r3, #0]
 800af40:	7e7b      	ldrb	r3, [r7, #25]
 800af42:	075b      	lsls	r3, r3, #29
 800af44:	69f9      	ldr	r1, [r7, #28]
 800af46:	0148      	lsls	r0, r1, #5
 800af48:	6a39      	ldr	r1, [r7, #32]
 800af4a:	4401      	add	r1, r0
 800af4c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800af50:	4313      	orrs	r3, r2
 800af52:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	015a      	lsls	r2, r3, #5
 800af58:	6a3b      	ldr	r3, [r7, #32]
 800af5a:	4413      	add	r3, r2
 800af5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800af6a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	78db      	ldrb	r3, [r3, #3]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d004      	beq.n	800af7e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af7a:	613b      	str	r3, [r7, #16]
 800af7c:	e003      	b.n	800af86 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af84:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af8c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	015a      	lsls	r2, r3, #5
 800af92:	6a3b      	ldr	r3, [r7, #32]
 800af94:	4413      	add	r3, r2
 800af96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af9a:	461a      	mov	r2, r3
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800afa0:	79fb      	ldrb	r3, [r7, #7]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d001      	beq.n	800afaa <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800afa6:	2300      	movs	r3, #0
 800afa8:	e04e      	b.n	800b048 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	78db      	ldrb	r3, [r3, #3]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d149      	bne.n	800b046 <USB_HC_StartXfer+0x276>
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	695b      	ldr	r3, [r3, #20]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d045      	beq.n	800b046 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	79db      	ldrb	r3, [r3, #7]
 800afbe:	2b03      	cmp	r3, #3
 800afc0:	d830      	bhi.n	800b024 <USB_HC_StartXfer+0x254>
 800afc2:	a201      	add	r2, pc, #4	; (adr r2, 800afc8 <USB_HC_StartXfer+0x1f8>)
 800afc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc8:	0800afd9 	.word	0x0800afd9
 800afcc:	0800affd 	.word	0x0800affd
 800afd0:	0800afd9 	.word	0x0800afd9
 800afd4:	0800affd 	.word	0x0800affd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	695b      	ldr	r3, [r3, #20]
 800afdc:	3303      	adds	r3, #3
 800afde:	089b      	lsrs	r3, r3, #2
 800afe0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800afe2:	8afa      	ldrh	r2, [r7, #22]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afe8:	b29b      	uxth	r3, r3
 800afea:	429a      	cmp	r2, r3
 800afec:	d91c      	bls.n	800b028 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	699b      	ldr	r3, [r3, #24]
 800aff2:	f043 0220 	orr.w	r2, r3, #32
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	619a      	str	r2, [r3, #24]
        }
        break;
 800affa:	e015      	b.n	800b028 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	695b      	ldr	r3, [r3, #20]
 800b000:	3303      	adds	r3, #3
 800b002:	089b      	lsrs	r3, r3, #2
 800b004:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b006:	8afa      	ldrh	r2, [r7, #22]
 800b008:	6a3b      	ldr	r3, [r7, #32]
 800b00a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	b29b      	uxth	r3, r3
 800b012:	429a      	cmp	r2, r3
 800b014:	d90a      	bls.n	800b02c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	699b      	ldr	r3, [r3, #24]
 800b01a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	619a      	str	r2, [r3, #24]
        }
        break;
 800b022:	e003      	b.n	800b02c <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b024:	bf00      	nop
 800b026:	e002      	b.n	800b02e <USB_HC_StartXfer+0x25e>
        break;
 800b028:	bf00      	nop
 800b02a:	e000      	b.n	800b02e <USB_HC_StartXfer+0x25e>
        break;
 800b02c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	68d9      	ldr	r1, [r3, #12]
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	785a      	ldrb	r2, [r3, #1]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	695b      	ldr	r3, [r3, #20]
 800b03a:	b29b      	uxth	r3, r3
 800b03c:	2000      	movs	r0, #0
 800b03e:	9000      	str	r0, [sp, #0]
 800b040:	68f8      	ldr	r0, [r7, #12]
 800b042:	f7ff fb81 	bl	800a748 <USB_WritePacket>
  }

  return HAL_OK;
 800b046:	2300      	movs	r3, #0
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3728      	adds	r7, #40	; 0x28
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	1ff80000 	.word	0x1ff80000

0800b054 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b054:	b480      	push	{r7}
 800b056:	b085      	sub	sp, #20
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b066:	695b      	ldr	r3, [r3, #20]
 800b068:	b29b      	uxth	r3, r3
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	3714      	adds	r7, #20
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr

0800b076 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b076:	b480      	push	{r7}
 800b078:	b089      	sub	sp, #36	; 0x24
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
 800b07e:	460b      	mov	r3, r1
 800b080:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800b086:	78fb      	ldrb	r3, [r7, #3]
 800b088:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800b08a:	2300      	movs	r3, #0
 800b08c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	015a      	lsls	r2, r3, #5
 800b092:	69bb      	ldr	r3, [r7, #24]
 800b094:	4413      	add	r3, r2
 800b096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	0c9b      	lsrs	r3, r3, #18
 800b09e:	f003 0303 	and.w	r3, r3, #3
 800b0a2:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	015a      	lsls	r2, r3, #5
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	0fdb      	lsrs	r3, r3, #31
 800b0b4:	f003 0301 	and.w	r3, r3, #1
 800b0b8:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	f003 0320 	and.w	r3, r3, #32
 800b0c2:	2b20      	cmp	r3, #32
 800b0c4:	d104      	bne.n	800b0d0 <USB_HC_Halt+0x5a>
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d101      	bne.n	800b0d0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	e0e8      	b.n	800b2a2 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d002      	beq.n	800b0dc <USB_HC_Halt+0x66>
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	d173      	bne.n	800b1c4 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b0dc:	697b      	ldr	r3, [r7, #20]
 800b0de:	015a      	lsls	r2, r3, #5
 800b0e0:	69bb      	ldr	r3, [r7, #24]
 800b0e2:	4413      	add	r3, r2
 800b0e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	697a      	ldr	r2, [r7, #20]
 800b0ec:	0151      	lsls	r1, r2, #5
 800b0ee:	69ba      	ldr	r2, [r7, #24]
 800b0f0:	440a      	add	r2, r1
 800b0f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b0fa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	f003 0320 	and.w	r3, r3, #32
 800b104:	2b00      	cmp	r3, #0
 800b106:	f040 80cb 	bne.w	800b2a0 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b10e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b112:	2b00      	cmp	r3, #0
 800b114:	d143      	bne.n	800b19e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	015a      	lsls	r2, r3, #5
 800b11a:	69bb      	ldr	r3, [r7, #24]
 800b11c:	4413      	add	r3, r2
 800b11e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	697a      	ldr	r2, [r7, #20]
 800b126:	0151      	lsls	r1, r2, #5
 800b128:	69ba      	ldr	r2, [r7, #24]
 800b12a:	440a      	add	r2, r1
 800b12c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b130:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b134:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	015a      	lsls	r2, r3, #5
 800b13a:	69bb      	ldr	r3, [r7, #24]
 800b13c:	4413      	add	r3, r2
 800b13e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	0151      	lsls	r1, r2, #5
 800b148:	69ba      	ldr	r2, [r7, #24]
 800b14a:	440a      	add	r2, r1
 800b14c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b154:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	015a      	lsls	r2, r3, #5
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	4413      	add	r3, r2
 800b15e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	697a      	ldr	r2, [r7, #20]
 800b166:	0151      	lsls	r1, r2, #5
 800b168:	69ba      	ldr	r2, [r7, #24]
 800b16a:	440a      	add	r2, r1
 800b16c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b170:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b174:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	3301      	adds	r3, #1
 800b17a:	61fb      	str	r3, [r7, #28]
 800b17c:	69fb      	ldr	r3, [r7, #28]
 800b17e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b182:	d81d      	bhi.n	800b1c0 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	015a      	lsls	r2, r3, #5
 800b188:	69bb      	ldr	r3, [r7, #24]
 800b18a:	4413      	add	r3, r2
 800b18c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b196:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b19a:	d0ec      	beq.n	800b176 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b19c:	e080      	b.n	800b2a0 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	015a      	lsls	r2, r3, #5
 800b1a2:	69bb      	ldr	r3, [r7, #24]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	697a      	ldr	r2, [r7, #20]
 800b1ae:	0151      	lsls	r1, r2, #5
 800b1b0:	69ba      	ldr	r2, [r7, #24]
 800b1b2:	440a      	add	r2, r1
 800b1b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b1bc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b1be:	e06f      	b.n	800b2a0 <USB_HC_Halt+0x22a>
            break;
 800b1c0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b1c2:	e06d      	b.n	800b2a0 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	015a      	lsls	r2, r3, #5
 800b1c8:	69bb      	ldr	r3, [r7, #24]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	697a      	ldr	r2, [r7, #20]
 800b1d4:	0151      	lsls	r1, r2, #5
 800b1d6:	69ba      	ldr	r2, [r7, #24]
 800b1d8:	440a      	add	r2, r1
 800b1da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b1e2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b1e4:	69bb      	ldr	r3, [r7, #24]
 800b1e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d143      	bne.n	800b27c <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	015a      	lsls	r2, r3, #5
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	4413      	add	r3, r2
 800b1fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	697a      	ldr	r2, [r7, #20]
 800b204:	0151      	lsls	r1, r2, #5
 800b206:	69ba      	ldr	r2, [r7, #24]
 800b208:	440a      	add	r2, r1
 800b20a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b20e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b212:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	015a      	lsls	r2, r3, #5
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	4413      	add	r3, r2
 800b21c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	697a      	ldr	r2, [r7, #20]
 800b224:	0151      	lsls	r1, r2, #5
 800b226:	69ba      	ldr	r2, [r7, #24]
 800b228:	440a      	add	r2, r1
 800b22a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b22e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b232:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	015a      	lsls	r2, r3, #5
 800b238:	69bb      	ldr	r3, [r7, #24]
 800b23a:	4413      	add	r3, r2
 800b23c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	697a      	ldr	r2, [r7, #20]
 800b244:	0151      	lsls	r1, r2, #5
 800b246:	69ba      	ldr	r2, [r7, #24]
 800b248:	440a      	add	r2, r1
 800b24a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b24e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b252:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	3301      	adds	r3, #1
 800b258:	61fb      	str	r3, [r7, #28]
 800b25a:	69fb      	ldr	r3, [r7, #28]
 800b25c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b260:	d81d      	bhi.n	800b29e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	015a      	lsls	r2, r3, #5
 800b266:	69bb      	ldr	r3, [r7, #24]
 800b268:	4413      	add	r3, r2
 800b26a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b274:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b278:	d0ec      	beq.n	800b254 <USB_HC_Halt+0x1de>
 800b27a:	e011      	b.n	800b2a0 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	015a      	lsls	r2, r3, #5
 800b280:	69bb      	ldr	r3, [r7, #24]
 800b282:	4413      	add	r3, r2
 800b284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	697a      	ldr	r2, [r7, #20]
 800b28c:	0151      	lsls	r1, r2, #5
 800b28e:	69ba      	ldr	r2, [r7, #24]
 800b290:	440a      	add	r2, r1
 800b292:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b296:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b29a:	6013      	str	r3, [r2, #0]
 800b29c:	e000      	b.n	800b2a0 <USB_HC_Halt+0x22a>
          break;
 800b29e:	bf00      	nop
    }
  }

  return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3724      	adds	r7, #36	; 0x24
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr
	...

0800b2b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b2b0:	b480      	push	{r7}
 800b2b2:	b087      	sub	sp, #28
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
 800b2b8:	460b      	mov	r3, r1
 800b2ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b2c0:	78fb      	ldrb	r3, [r7, #3]
 800b2c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	04da      	lsls	r2, r3, #19
 800b2cc:	4b15      	ldr	r3, [pc, #84]	; (800b324 <USB_DoPing+0x74>)
 800b2ce:	4013      	ands	r3, r2
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	0151      	lsls	r1, r2, #5
 800b2d4:	697a      	ldr	r2, [r7, #20]
 800b2d6:	440a      	add	r2, r1
 800b2d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b2dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b2e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	015a      	lsls	r2, r3, #5
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	4413      	add	r3, r2
 800b2ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b2f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b300:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	015a      	lsls	r2, r3, #5
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	4413      	add	r3, r2
 800b30a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b30e:	461a      	mov	r2, r3
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b314:	2300      	movs	r3, #0
}
 800b316:	4618      	mov	r0, r3
 800b318:	371c      	adds	r7, #28
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	1ff80000 	.word	0x1ff80000

0800b328 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b086      	sub	sp, #24
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b334:	2300      	movs	r3, #0
 800b336:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b338:	6878      	ldr	r0, [r7, #4]
 800b33a:	f7ff f981 	bl	800a640 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b33e:	2110      	movs	r1, #16
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f7ff f9b9 	bl	800a6b8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f7ff f9dc 	bl	800a704 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b34c:	2300      	movs	r3, #0
 800b34e:	613b      	str	r3, [r7, #16]
 800b350:	e01f      	b.n	800b392 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	015a      	lsls	r2, r3, #5
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	4413      	add	r3, r2
 800b35a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b362:	68bb      	ldr	r3, [r7, #8]
 800b364:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b368:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b370:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b378:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	015a      	lsls	r2, r3, #5
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	4413      	add	r3, r2
 800b382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b386:	461a      	mov	r2, r3
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	3301      	adds	r3, #1
 800b390:	613b      	str	r3, [r7, #16]
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	2b0f      	cmp	r3, #15
 800b396:	d9dc      	bls.n	800b352 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b398:	2300      	movs	r3, #0
 800b39a:	613b      	str	r3, [r7, #16]
 800b39c:	e034      	b.n	800b408 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b39e:	693b      	ldr	r3, [r7, #16]
 800b3a0:	015a      	lsls	r2, r3, #5
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	4413      	add	r3, r2
 800b3a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b3b4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3bc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b3c4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b3c6:	693b      	ldr	r3, [r7, #16]
 800b3c8:	015a      	lsls	r2, r3, #5
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	3301      	adds	r3, #1
 800b3dc:	617b      	str	r3, [r7, #20]
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3e4:	d80c      	bhi.n	800b400 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b3e6:	693b      	ldr	r3, [r7, #16]
 800b3e8:	015a      	lsls	r2, r3, #5
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	4413      	add	r3, r2
 800b3ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b3f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b3fc:	d0ec      	beq.n	800b3d8 <USB_StopHost+0xb0>
 800b3fe:	e000      	b.n	800b402 <USB_StopHost+0xda>
        break;
 800b400:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	3301      	adds	r3, #1
 800b406:	613b      	str	r3, [r7, #16]
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	2b0f      	cmp	r3, #15
 800b40c:	d9c7      	bls.n	800b39e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b414:	461a      	mov	r2, r3
 800b416:	f04f 33ff 	mov.w	r3, #4294967295
 800b41a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f04f 32ff 	mov.w	r2, #4294967295
 800b422:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f7ff f8fa 	bl	800a61e <USB_EnableGlobalInt>

  return HAL_OK;
 800b42a:	2300      	movs	r3, #0
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3718      	adds	r7, #24
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168Mhz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	4603      	mov	r3, r0
 800b43c:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);/* SYSTICK,CPU */
 800b43e:	2004      	movs	r0, #4
 800b440:	f7f9 fb2c 	bl	8004a9c <HAL_SYSTICK_CLKSourceConfig>
    g_fac_us = sysclk;                                  /* OS,g_fac_us */
 800b444:	88fb      	ldrh	r3, [r7, #6]
 800b446:	4a03      	ldr	r2, [pc, #12]	; (800b454 <delay_init+0x20>)
 800b448:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;          /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;           /* SYSTICK */
#endif 
}
 800b44a:	bf00      	nop
 800b44c:	3708      	adds	r7, #8
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20000760 	.word	0x20000760

0800b458 <delay_us>:
 * @param       nus: us.
 * @note        : nus,34952us(2^24 / g_fac_us @g_fac_us = 168)
 * @retval      
 */
void delay_us(uint32_t nus)
{
 800b458:	b480      	push	{r7}
 800b45a:	b089      	sub	sp, #36	; 0x24
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 800b460:	2300      	movs	r3, #0
 800b462:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800b464:	4b19      	ldr	r3, [pc, #100]	; (800b4cc <delay_us+0x74>)
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 800b46a:	4b19      	ldr	r3, [pc, #100]	; (800b4d0 <delay_us+0x78>)
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	fb02 f303 	mul.w	r3, r2, r3
 800b474:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;                    /*  */
 800b476:	4b15      	ldr	r3, [pc, #84]	; (800b4cc <delay_us+0x74>)
 800b478:	689b      	ldr	r3, [r3, #8]
 800b47a:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800b47c:	4b13      	ldr	r3, [pc, #76]	; (800b4cc <delay_us+0x74>)
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800b482:	68fa      	ldr	r2, [r7, #12]
 800b484:	69fb      	ldr	r3, [r7, #28]
 800b486:	429a      	cmp	r2, r3
 800b488:	d0f8      	beq.n	800b47c <delay_us+0x24>
        {
            if (tnow < told)
 800b48a:	68fa      	ldr	r2, [r7, #12]
 800b48c:	69fb      	ldr	r3, [r7, #28]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d206      	bcs.n	800b4a0 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800b492:	69fa      	ldr	r2, [r7, #28]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	1ad3      	subs	r3, r2, r3
 800b498:	69ba      	ldr	r2, [r7, #24]
 800b49a:	4413      	add	r3, r2
 800b49c:	61bb      	str	r3, [r7, #24]
 800b49e:	e007      	b.n	800b4b0 <delay_us+0x58>
            }
            else 
            {
                tcnt += reload - tnow + told;
 800b4a0:	697a      	ldr	r2, [r7, #20]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	1ad2      	subs	r2, r2, r3
 800b4a6:	69fb      	ldr	r3, [r7, #28]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	69ba      	ldr	r2, [r7, #24]
 800b4ac:	4413      	add	r3, r2
 800b4ae:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 800b4b4:	69ba      	ldr	r2, [r7, #24]
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d200      	bcs.n	800b4be <delay_us+0x66>
        tnow = SysTick->VAL;
 800b4bc:	e7de      	b.n	800b47c <delay_us+0x24>
            {
                break;                      /* /, */
 800b4be:	bf00      	nop
            }
        }
    }
}
 800b4c0:	bf00      	nop
 800b4c2:	3724      	adds	r7, #36	; 0x24
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr
 800b4cc:	e000e010 	.word	0xe000e010
 800b4d0:	20000760 	.word	0x20000760

0800b4d4 <delay_ms>:
 * @brief       nms
 * @param       nms: ms (0< nms <= 65535)
 * @retval      
 */
void delay_ms(uint16_t nms)
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b084      	sub	sp, #16
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	4603      	mov	r3, r0
 800b4dc:	80fb      	strh	r3, [r7, #6]
    uint32_t repeat = nms / 30;     /*  30, */
 800b4de:	88fb      	ldrh	r3, [r7, #6]
 800b4e0:	4a15      	ldr	r2, [pc, #84]	; (800b538 <delay_ms+0x64>)
 800b4e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b4e6:	091b      	lsrs	r3, r3, #4
 800b4e8:	b29b      	uxth	r3, r3
 800b4ea:	60fb      	str	r3, [r7, #12]
    uint32_t remain = nms % 30;
 800b4ec:	88fa      	ldrh	r2, [r7, #6]
 800b4ee:	4b12      	ldr	r3, [pc, #72]	; (800b538 <delay_ms+0x64>)
 800b4f0:	fba3 1302 	umull	r1, r3, r3, r2
 800b4f4:	0919      	lsrs	r1, r3, #4
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	011b      	lsls	r3, r3, #4
 800b4fa:	1a5b      	subs	r3, r3, r1
 800b4fc:	005b      	lsls	r3, r3, #1
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	b29b      	uxth	r3, r3
 800b502:	60bb      	str	r3, [r7, #8]

    while (repeat)
 800b504:	e006      	b.n	800b514 <delay_ms+0x40>
    {
        delay_us(30 * 1000);        /* delay_us  1000ms  */
 800b506:	f247 5030 	movw	r0, #30000	; 0x7530
 800b50a:	f7ff ffa5 	bl	800b458 <delay_us>
        repeat--;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	3b01      	subs	r3, #1
 800b512:	60fb      	str	r3, [r7, #12]
    while (repeat)
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d1f5      	bne.n	800b506 <delay_ms+0x32>
    }

    if (remain)
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d007      	beq.n	800b530 <delay_ms+0x5c>
    {
        delay_us(remain * 1000);    /* delay_us, (remain ms) */
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b526:	fb02 f303 	mul.w	r3, r2, r3
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7ff ff94 	bl	800b458 <delay_us>
    }
}
 800b530:	bf00      	nop
 800b532:	3710      	adds	r7, #16
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}
 800b538:	88888889 	.word	0x88888889

0800b53c <HAL_Delay>:
 * @note        HALSystickSystick
 * @param       Delay : 
 * @retval      None
 */
void HAL_Delay(uint32_t Delay)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
     delay_ms(Delay);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	b29b      	uxth	r3, r3
 800b548:	4618      	mov	r0, r3
 800b54a:	f7ff ffc3 	bl	800b4d4 <delay_ms>
}
 800b54e:	bf00      	nop
 800b550:	3708      	adds	r7, #8
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
	...

0800b558 <sys_stm32_clock_init>:
 *                   Fq   = pll1_q_ck = 336 / 7 = 48
 *
 * @retval      : 0, ; 1, ;
 */
uint8_t sys_stm32_clock_init(uint32_t plln, uint32_t pllm, uint32_t pllp, uint32_t pllq)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b098      	sub	sp, #96	; 0x60
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
 800b564:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef ret = HAL_OK;
 800b566:	2300      	movs	r3, #0
 800b568:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    RCC_ClkInitTypeDef rcc_clk_init_handle;
    RCC_OscInitTypeDef rcc_osc_init_handle;
    
    __HAL_RCC_PWR_CLK_ENABLE();                                         /* PWR */
 800b56c:	2300      	movs	r3, #0
 800b56e:	617b      	str	r3, [r7, #20]
 800b570:	4b33      	ldr	r3, [pc, #204]	; (800b640 <sys_stm32_clock_init+0xe8>)
 800b572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b574:	4a32      	ldr	r2, [pc, #200]	; (800b640 <sys_stm32_clock_init+0xe8>)
 800b576:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b57a:	6413      	str	r3, [r2, #64]	; 0x40
 800b57c:	4b30      	ldr	r3, [pc, #192]	; (800b640 <sys_stm32_clock_init+0xe8>)
 800b57e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b584:	617b      	str	r3, [r7, #20]
 800b586:	697b      	ldr	r3, [r7, #20]
    
    /*  */

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);      /* VOS = 1, Scale1, 1.2V,FLASH */
 800b588:	2300      	movs	r3, #0
 800b58a:	613b      	str	r3, [r7, #16]
 800b58c:	4b2d      	ldr	r3, [pc, #180]	; (800b644 <sys_stm32_clock_init+0xec>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a2c      	ldr	r2, [pc, #176]	; (800b644 <sys_stm32_clock_init+0xec>)
 800b592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b596:	6013      	str	r3, [r2, #0]
 800b598:	4b2a      	ldr	r3, [pc, #168]	; (800b644 <sys_stm32_clock_init+0xec>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b5a0:	613b      	str	r3, [r7, #16]
 800b5a2:	693b      	ldr	r3, [r7, #16]

    /* HSEHSEPLLPLL1USB */
    rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_HSE;        /* HSE */
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	61bb      	str	r3, [r7, #24]
    rcc_osc_init_handle.HSEState = RCC_HSE_ON;                          /* HSE */
 800b5a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b5ac:	61fb      	str	r3, [r7, #28]
    rcc_osc_init_handle.PLL.PLLState = RCC_PLL_ON;                      /* PLL */
 800b5ae:	2302      	movs	r3, #2
 800b5b0:	633b      	str	r3, [r7, #48]	; 0x30
    rcc_osc_init_handle.PLL.PLLSource = RCC_PLLSOURCE_HSE;              /* PLLHSE */
 800b5b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b5b6:	637b      	str	r3, [r7, #52]	; 0x34
    rcc_osc_init_handle.PLL.PLLN = plln;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    rcc_osc_init_handle.PLL.PLLM = pllm;
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	63bb      	str	r3, [r7, #56]	; 0x38
    rcc_osc_init_handle.PLL.PLLP = pllp;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	643b      	str	r3, [r7, #64]	; 0x40
    rcc_osc_init_handle.PLL.PLLQ = pllq;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	647b      	str	r3, [r7, #68]	; 0x44

    ret=HAL_RCC_OscConfig(&rcc_osc_init_handle);                        /*RCC*/
 800b5c8:	f107 0318 	add.w	r3, r7, #24
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7fb fc59 	bl	8006e84 <HAL_RCC_OscConfig>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 800b5d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d001      	beq.n	800b5e4 <sys_stm32_clock_init+0x8c>
    {
        return 1;                                                       /*  */
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e028      	b.n	800b636 <sys_stm32_clock_init+0xde>
    }

    /* PLLHCLK,PCLK1PCLK2*/
    rcc_clk_init_handle.ClockType = (RCC_CLOCKTYPE_SYSCLK \
 800b5e4:	230f      	movs	r3, #15
 800b5e6:	64bb      	str	r3, [r7, #72]	; 0x48
                                    | RCC_CLOCKTYPE_HCLK \
                                    | RCC_CLOCKTYPE_PCLK1 \
                                    | RCC_CLOCKTYPE_PCLK2);

    rcc_clk_init_handle.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;         /* PLL */
 800b5e8:	2302      	movs	r3, #2
 800b5ea:	64fb      	str	r3, [r7, #76]	; 0x4c
    rcc_clk_init_handle.AHBCLKDivider = RCC_SYSCLK_DIV1;                /* AHB1 */
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	653b      	str	r3, [r7, #80]	; 0x50
    rcc_clk_init_handle.APB1CLKDivider = RCC_HCLK_DIV4;                 /* APB12 */
 800b5f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b5f4:	657b      	str	r3, [r7, #84]	; 0x54
    rcc_clk_init_handle.APB2CLKDivider = RCC_HCLK_DIV2;                 /* APB21 */
 800b5f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b5fa:	65bb      	str	r3, [r7, #88]	; 0x58

    ret = HAL_RCC_ClockConfig(&rcc_clk_init_handle, FLASH_LATENCY_5);   /* FLASH5WS6CPU */
 800b5fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800b600:	2105      	movs	r1, #5
 800b602:	4618      	mov	r0, r3
 800b604:	f7fb feb6 	bl	8007374 <HAL_RCC_ClockConfig>
 800b608:	4603      	mov	r3, r0
 800b60a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 800b60e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b612:	2b00      	cmp	r3, #0
 800b614:	d001      	beq.n	800b61a <sys_stm32_clock_init+0xc2>
    {
        return 1;                                                       /*  */
 800b616:	2301      	movs	r3, #1
 800b618:	e00d      	b.n	800b636 <sys_stm32_clock_init+0xde>
    }
    
    /* STM32F405x/407x/415x/417x Z */
    if (HAL_GetREVID() == 0x1001)
 800b61a:	f7f8 fd05 	bl	8004028 <HAL_GetREVID>
 800b61e:	4603      	mov	r3, r0
 800b620:	f241 0201 	movw	r2, #4097	; 0x1001
 800b624:	4293      	cmp	r3, r2
 800b626:	d105      	bne.n	800b634 <sys_stm32_clock_init+0xdc>
    {
        __HAL_FLASH_PREFETCH_BUFFER_ENABLE();                           /* flash */
 800b628:	4b07      	ldr	r3, [pc, #28]	; (800b648 <sys_stm32_clock_init+0xf0>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a06      	ldr	r2, [pc, #24]	; (800b648 <sys_stm32_clock_init+0xf0>)
 800b62e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b632:	6013      	str	r3, [r2, #0]
    }
    return 0;
 800b634:	2300      	movs	r3, #0
}
 800b636:	4618      	mov	r0, r3
 800b638:	3760      	adds	r7, #96	; 0x60
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}
 800b63e:	bf00      	nop
 800b640:	40023800 	.word	0x40023800
 800b644:	40007000 	.word	0x40007000
 800b648:	40023c00 	.word	0x40023c00

0800b64c <__io_putchar>:
#define PUTCHAR_PROTOTYPE  int fgetc(FILE * f)

#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b082      	sub	sp, #8
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&g_uart1_handle, (uint8_t *)&ch, 1, 0xFFFF);
 800b654:	1d39      	adds	r1, r7, #4
 800b656:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b65a:	2201      	movs	r2, #1
 800b65c:	4803      	ldr	r0, [pc, #12]	; (800b66c <__io_putchar+0x20>)
 800b65e:	f7fd fe93 	bl	8009388 <HAL_UART_Transmit>
	return ch;
 800b662:	687b      	ldr	r3, [r7, #4]
}
 800b664:	4618      	mov	r0, r3
 800b666:	3708      	adds	r7, #8
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	20000768 	.word	0x20000768

0800b670 <usart_init>:
 * @note        : , .
 *              USARTsys_stm32_clock_init().
 * @retval      
 */
void usart_init(uint32_t baudrate)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b082      	sub	sp, #8
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
    /* UART  */
    g_uart1_handle.Instance = USART_UX;                         /* USART1 */
 800b678:	4b10      	ldr	r3, [pc, #64]	; (800b6bc <usart_init+0x4c>)
 800b67a:	4a11      	ldr	r2, [pc, #68]	; (800b6c0 <usart_init+0x50>)
 800b67c:	601a      	str	r2, [r3, #0]
    g_uart1_handle.Init.BaudRate = baudrate;                    /*  */
 800b67e:	4a0f      	ldr	r2, [pc, #60]	; (800b6bc <usart_init+0x4c>)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6053      	str	r3, [r2, #4]
    g_uart1_handle.Init.WordLength = UART_WORDLENGTH_8B;        /* 8 */
 800b684:	4b0d      	ldr	r3, [pc, #52]	; (800b6bc <usart_init+0x4c>)
 800b686:	2200      	movs	r2, #0
 800b688:	609a      	str	r2, [r3, #8]
    g_uart1_handle.Init.StopBits = UART_STOPBITS_1;             /*  */
 800b68a:	4b0c      	ldr	r3, [pc, #48]	; (800b6bc <usart_init+0x4c>)
 800b68c:	2200      	movs	r2, #0
 800b68e:	60da      	str	r2, [r3, #12]
    g_uart1_handle.Init.Parity = UART_PARITY_NONE;              /*  */
 800b690:	4b0a      	ldr	r3, [pc, #40]	; (800b6bc <usart_init+0x4c>)
 800b692:	2200      	movs	r2, #0
 800b694:	611a      	str	r2, [r3, #16]
    g_uart1_handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;        /*  */
 800b696:	4b09      	ldr	r3, [pc, #36]	; (800b6bc <usart_init+0x4c>)
 800b698:	2200      	movs	r2, #0
 800b69a:	619a      	str	r2, [r3, #24]
    g_uart1_handle.Init.Mode = UART_MODE_TX_RX;                 /*  */
 800b69c:	4b07      	ldr	r3, [pc, #28]	; (800b6bc <usart_init+0x4c>)
 800b69e:	220c      	movs	r2, #12
 800b6a0:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&g_uart1_handle);                             /* HAL_UART_Init()UART1 */
 800b6a2:	4806      	ldr	r0, [pc, #24]	; (800b6bc <usart_init+0x4c>)
 800b6a4:	f7fd fe23 	bl	80092ee <HAL_UART_Init>

    /* UART_IT_RXNE */
    HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 800b6a8:	2201      	movs	r2, #1
 800b6aa:	4906      	ldr	r1, [pc, #24]	; (800b6c4 <usart_init+0x54>)
 800b6ac:	4803      	ldr	r0, [pc, #12]	; (800b6bc <usart_init+0x4c>)
 800b6ae:	f7fd ff9f 	bl	80095f0 <HAL_UART_Receive_IT>
}
 800b6b2:	bf00      	nop
 800b6b4:	3708      	adds	r7, #8
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
 800b6ba:	bf00      	nop
 800b6bc:	20000768 	.word	0x20000768
 800b6c0:	40011000 	.word	0x40011000
 800b6c4:	20000764 	.word	0x20000764

0800b6c8 <HAL_UART_MspInit>:
 * @note        HAL_UART_Init()
 *              
 * @retval      
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b08a      	sub	sp, #40	; 0x28
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    if(huart->Instance == USART1)                               /* 11 MSP */
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a29      	ldr	r2, [pc, #164]	; (800b77c <HAL_UART_MspInit+0xb4>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d14b      	bne.n	800b772 <HAL_UART_MspInit+0xaa>
    {
        USART_UX_CLK_ENABLE();                                  /* USART1  */
 800b6da:	2300      	movs	r3, #0
 800b6dc:	613b      	str	r3, [r7, #16]
 800b6de:	4b28      	ldr	r3, [pc, #160]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b6e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6e2:	4a27      	ldr	r2, [pc, #156]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b6e4:	f043 0310 	orr.w	r3, r3, #16
 800b6e8:	6453      	str	r3, [r2, #68]	; 0x44
 800b6ea:	4b25      	ldr	r3, [pc, #148]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b6ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6ee:	f003 0310 	and.w	r3, r3, #16
 800b6f2:	613b      	str	r3, [r7, #16]
 800b6f4:	693b      	ldr	r3, [r7, #16]
        USART_TX_GPIO_CLK_ENABLE();                             /*  */
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	60fb      	str	r3, [r7, #12]
 800b6fa:	4b21      	ldr	r3, [pc, #132]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6fe:	4a20      	ldr	r2, [pc, #128]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b700:	f043 0302 	orr.w	r3, r3, #2
 800b704:	6313      	str	r3, [r2, #48]	; 0x30
 800b706:	4b1e      	ldr	r3, [pc, #120]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b70a:	f003 0302 	and.w	r3, r3, #2
 800b70e:	60fb      	str	r3, [r7, #12]
 800b710:	68fb      	ldr	r3, [r7, #12]
        USART_RX_GPIO_CLK_ENABLE();                             /*  */
 800b712:	2300      	movs	r3, #0
 800b714:	60bb      	str	r3, [r7, #8]
 800b716:	4b1a      	ldr	r3, [pc, #104]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b71a:	4a19      	ldr	r2, [pc, #100]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b71c:	f043 0302 	orr.w	r3, r3, #2
 800b720:	6313      	str	r3, [r2, #48]	; 0x30
 800b722:	4b17      	ldr	r3, [pc, #92]	; (800b780 <HAL_UART_MspInit+0xb8>)
 800b724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b726:	f003 0302 	and.w	r3, r3, #2
 800b72a:	60bb      	str	r3, [r7, #8]
 800b72c:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = USART_TX_GPIO_PIN;               /* TX */
 800b72e:	2340      	movs	r3, #64	; 0x40
 800b730:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 800b732:	2302      	movs	r3, #2
 800b734:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 800b736:	2301      	movs	r3, #1
 800b738:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 800b73a:	2302      	movs	r3, #2
 800b73c:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Alternate = USART_TX_GPIO_AF;          /* USART1 */
 800b73e:	2307      	movs	r3, #7
 800b740:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_TX_GPIO_PORT, &gpio_init_struct);   /*  */
 800b742:	f107 0314 	add.w	r3, r7, #20
 800b746:	4619      	mov	r1, r3
 800b748:	480e      	ldr	r0, [pc, #56]	; (800b784 <HAL_UART_MspInit+0xbc>)
 800b74a:	f7f9 fc3b 	bl	8004fc4 <HAL_GPIO_Init>

        gpio_init_struct.Pin = USART_RX_GPIO_PIN;               /* RX */
 800b74e:	2380      	movs	r3, #128	; 0x80
 800b750:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Alternate = USART_RX_GPIO_AF;          /* USART1 */
 800b752:	2307      	movs	r3, #7
 800b754:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_RX_GPIO_PORT, &gpio_init_struct);   /*  */
 800b756:	f107 0314 	add.w	r3, r7, #20
 800b75a:	4619      	mov	r1, r3
 800b75c:	4809      	ldr	r0, [pc, #36]	; (800b784 <HAL_UART_MspInit+0xbc>)
 800b75e:	f7f9 fc31 	bl	8004fc4 <HAL_GPIO_Init>
        //__HAL_UART_DISABLE_IT(&g_uart1_handle, UART_IT_TC);     /*  */
#if USART_EN_RX


        //__HAL_UART_ENABLE_IT(&g_uart1_handle, UART_IT_RXNE);    /*  */
        HAL_NVIC_EnableIRQ(USART_UX_IRQn);                      /* USART1 */
 800b762:	2025      	movs	r0, #37	; 0x25
 800b764:	f7f9 f97f 	bl	8004a66 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(USART_UX_IRQn, 8, 0);              /* 80 */
 800b768:	2200      	movs	r2, #0
 800b76a:	2108      	movs	r1, #8
 800b76c:	2025      	movs	r0, #37	; 0x25
 800b76e:	f7f9 f95e 	bl	8004a2e <HAL_NVIC_SetPriority>
        //printf("Set usart priority to %d\r\n", NVIC_EncodePriority(NVIC_PRIORITYGROUP_3, 3, 1));

#endif
    }
}
 800b772:	bf00      	nop
 800b774:	3728      	adds	r7, #40	; 0x28
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop
 800b77c:	40011000 	.word	0x40011000
 800b780:	40023800 	.word	0x40023800
 800b784:	40020400 	.word	0x40020400

0800b788 <HAL_UART_RxCpltCallback>:
                ,
 * @param       huart:
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b084      	sub	sp, #16
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
	// We have not woken a task at the start of the ISR.
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 800b790:	2300      	movs	r3, #0
 800b792:	60fb      	str	r3, [r7, #12]
    if(huart->Instance == USART1)               /* 1 */
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4a0c      	ldr	r2, [pc, #48]	; (800b7cc <HAL_UART_RxCpltCallback+0x44>)
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d112      	bne.n	800b7c4 <HAL_UART_RxCpltCallback+0x3c>
    {
#ifdef DEBUG_ON_USART1
		xQueueSendFromISR(Queue_Usart, &g_rx_buffer[0], &xHigherPriorityTaskWoken);
 800b79e:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <HAL_UART_RxCpltCallback+0x48>)
 800b7a0:	6818      	ldr	r0, [r3, #0]
 800b7a2:	f107 020c 	add.w	r2, r7, #12
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	490a      	ldr	r1, [pc, #40]	; (800b7d4 <HAL_UART_RxCpltCallback+0x4c>)
 800b7aa:	f005 fef3 	bl	8011594 <xQueueGenericSendFromISR>

		if(pdTRUE == xHigherPriorityTaskWoken)
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	2b01      	cmp	r3, #1
 800b7b2:	d107      	bne.n	800b7c4 <HAL_UART_RxCpltCallback+0x3c>
		{
			// Actual macro used here is port specific.
			portYIELD_FROM_ISR(pdTRUE);
 800b7b4:	4b08      	ldr	r3, [pc, #32]	; (800b7d8 <HAL_UART_RxCpltCallback+0x50>)
 800b7b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7ba:	601a      	str	r2, [r3, #0]
 800b7bc:	f3bf 8f4f 	dsb	sy
 800b7c0:	f3bf 8f6f 	isb	sy
//		{
//			// Actual macro used here is port specific.
//			portYIELD_FROM_ISR(pdTRUE);
//		}
//    }
}
 800b7c4:	bf00      	nop
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}
 800b7cc:	40011000 	.word	0x40011000
 800b7d0:	20000390 	.word	0x20000390
 800b7d4:	20000764 	.word	0x20000764
 800b7d8:	e000ed04 	.word	0xe000ed04

0800b7dc <USART1_IRQHandler>:
 * @param       
 * @retval      
 */

void USART_UX_IRQHandler(void)
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b084      	sub	sp, #16
 800b7e0:	af00      	add	r7, sp, #0
    uint8_t res;

    if ((__HAL_UART_GET_FLAG(&g_uart1_handle, UART_FLAG_RXNE) != RESET)) /*  */
 800b7e2:	4b1f      	ldr	r3, [pc, #124]	; (800b860 <USART1_IRQHandler+0x84>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f003 0320 	and.w	r3, r3, #32
 800b7ec:	2b20      	cmp	r3, #32
 800b7ee:	d106      	bne.n	800b7fe <USART1_IRQHandler+0x22>
    {
        HAL_UART_Receive(&g_uart1_handle, &res, 1, 1000);
 800b7f0:	1df9      	adds	r1, r7, #7
 800b7f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	4819      	ldr	r0, [pc, #100]	; (800b860 <USART1_IRQHandler+0x84>)
 800b7fa:	f7fd fe57 	bl	80094ac <HAL_UART_Receive>
        //debug_handle(&res);
    }

    uint32_t timeout = 0;
 800b7fe:	2300      	movs	r3, #0
 800b800:	60fb      	str	r3, [r7, #12]
    uint32_t maxDelay = 0x1FFFF;
 800b802:	4b18      	ldr	r3, [pc, #96]	; (800b864 <USART1_IRQHandler+0x88>)
 800b804:	60bb      	str	r3, [r7, #8]

    HAL_UART_IRQHandler(&g_uart1_handle);       /* HAL */
 800b806:	4816      	ldr	r0, [pc, #88]	; (800b860 <USART1_IRQHandler+0x84>)
 800b808:	f7fd ff22 	bl	8009650 <HAL_UART_IRQHandler>

    timeout = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	60fb      	str	r3, [r7, #12]
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 800b810:	e006      	b.n	800b820 <USART1_IRQHandler+0x44>
    {
        timeout++;                              /*  */
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	3301      	adds	r3, #1
 800b816:	60fb      	str	r3, [r7, #12]
        if(timeout > maxDelay)
 800b818:	68fa      	ldr	r2, [r7, #12]
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d806      	bhi.n	800b82e <USART1_IRQHandler+0x52>
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 800b820:	480f      	ldr	r0, [pc, #60]	; (800b860 <USART1_IRQHandler+0x84>)
 800b822:	f7fe f9c3 	bl	8009bac <HAL_UART_GetState>
 800b826:	4603      	mov	r3, r0
 800b828:	2b20      	cmp	r3, #32
 800b82a:	d1f2      	bne.n	800b812 <USART1_IRQHandler+0x36>
 800b82c:	e000      	b.n	800b830 <USART1_IRQHandler+0x54>
        {
            break;
 800b82e:	bf00      	nop
        }
    }

    timeout=0;
 800b830:	2300      	movs	r3, #0
 800b832:	60fb      	str	r3, [r7, #12]
    /* RxXferCount1 */
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800b834:	e006      	b.n	800b844 <USART1_IRQHandler+0x68>
    {
        timeout++;                              /*  */
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	3301      	adds	r3, #1
 800b83a:	60fb      	str	r3, [r7, #12]
        if (timeout > maxDelay)
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	429a      	cmp	r2, r3
 800b842:	d808      	bhi.n	800b856 <USART1_IRQHandler+0x7a>
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800b844:	2201      	movs	r2, #1
 800b846:	4908      	ldr	r1, [pc, #32]	; (800b868 <USART1_IRQHandler+0x8c>)
 800b848:	4805      	ldr	r0, [pc, #20]	; (800b860 <USART1_IRQHandler+0x84>)
 800b84a:	f7fd fed1 	bl	80095f0 <HAL_UART_Receive_IT>
 800b84e:	4603      	mov	r3, r0
 800b850:	2b00      	cmp	r3, #0
 800b852:	d1f0      	bne.n	800b836 <USART1_IRQHandler+0x5a>
        {
            break;
        }
    }
}
 800b854:	e000      	b.n	800b858 <USART1_IRQHandler+0x7c>
            break;
 800b856:	bf00      	nop
}
 800b858:	bf00      	nop
 800b85a:	3710      	adds	r7, #16
 800b85c:	46bd      	mov	sp, r7
 800b85e:	bd80      	pop	{r7, pc}
 800b860:	20000768 	.word	0x20000768
 800b864:	0001ffff 	.word	0x0001ffff
 800b868:	20000764 	.word	0x20000764

0800b86c <debug_obj_init>:
 * @brief       
 * @param       *data
 * @retval      
 */
void debug_obj_init(debug_data *data)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
    size_t obj_size = sizeof(debug_data);
 800b874:	23d8      	movs	r3, #216	; 0xd8
 800b876:	60fb      	str	r3, [r7, #12]
    memset(data, 0, (size_t)obj_size);             /*  */
 800b878:	68fa      	ldr	r2, [r7, #12]
 800b87a:	2100      	movs	r1, #0
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f00b fd69 	bl	8017354 <memset>
}
 800b882:	bf00      	nop
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}
	...

0800b88c <debug_structSize>:



void debug_structSize()
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
	printf("Size of char is %d\r\n", sizeof(unsigned char));
 800b892:	2101      	movs	r1, #1
 800b894:	4815      	ldr	r0, [pc, #84]	; (800b8ec <debug_structSize+0x60>)
 800b896:	f00c fe19 	bl	80184cc <iprintf>
	printf("Size of short is %d\r\n", sizeof(unsigned short));
 800b89a:	2102      	movs	r1, #2
 800b89c:	4814      	ldr	r0, [pc, #80]	; (800b8f0 <debug_structSize+0x64>)
 800b89e:	f00c fe15 	bl	80184cc <iprintf>
	printf("Size of MsgHeader_t is %d\r\n", sizeof(MsgHeader));
 800b8a2:	2104      	movs	r1, #4
 800b8a4:	4813      	ldr	r0, [pc, #76]	; (800b8f4 <debug_structSize+0x68>)
 800b8a6:	f00c fe11 	bl	80184cc <iprintf>
	printf("Size of MsgFooter_t is %d\r\n", sizeof(MsgFooter));
 800b8aa:	2103      	movs	r1, #3
 800b8ac:	4812      	ldr	r0, [pc, #72]	; (800b8f8 <debug_structSize+0x6c>)
 800b8ae:	f00c fe0d 	bl	80184cc <iprintf>
	printf("Size of SendConfig_t is %d\r\n", sizeof(SendConfig));
 800b8b2:	2117      	movs	r1, #23
 800b8b4:	4811      	ldr	r0, [pc, #68]	; (800b8fc <debug_structSize+0x70>)
 800b8b6:	f00c fe09 	bl	80184cc <iprintf>
	printf("Version 1.0.0.1\r\n");
 800b8ba:	4811      	ldr	r0, [pc, #68]	; (800b900 <debug_structSize+0x74>)
 800b8bc:	f00c fea2 	bl	8018604 <puts>

	uint32_t int1 = 0x3c23d70a;
 800b8c0:	4b10      	ldr	r3, [pc, #64]	; (800b904 <debug_structSize+0x78>)
 800b8c2:	603b      	str	r3, [r7, #0]

	float float1 = *(float*) (&int1);
 800b8c4:	463b      	mov	r3, r7
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	607b      	str	r3, [r7, #4]

	printf("Float value is %f\r\n", float1);
 800b8ca:	6878      	ldr	r0, [r7, #4]
 800b8cc:	f7f4 fe3c 	bl	8000548 <__aeabi_f2d>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	480c      	ldr	r0, [pc, #48]	; (800b908 <debug_structSize+0x7c>)
 800b8d6:	f00c fdf9 	bl	80184cc <iprintf>

	printf("Size of MeasureConfig_t is %d\r\n", sizeof(MeasureConfig_t));
 800b8da:	2150      	movs	r1, #80	; 0x50
 800b8dc:	480b      	ldr	r0, [pc, #44]	; (800b90c <debug_structSize+0x80>)
 800b8de:	f00c fdf5 	bl	80184cc <iprintf>
}
 800b8e2:	bf00      	nop
 800b8e4:	3708      	adds	r7, #8
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
 800b8ea:	bf00      	nop
 800b8ec:	0801c758 	.word	0x0801c758
 800b8f0:	0801c770 	.word	0x0801c770
 800b8f4:	0801c788 	.word	0x0801c788
 800b8f8:	0801c7a4 	.word	0x0801c7a4
 800b8fc:	0801c7c0 	.word	0x0801c7c0
 800b900:	0801c7e0 	.word	0x0801c7e0
 800b904:	3c23d70a 	.word	0x3c23d70a
 800b908:	0801c7f4 	.word	0x0801c7f4
 800b90c:	0801c808 	.word	0x0801c808

0800b910 <bytes2float>:
{

}

float bytes2float(__IO uint8_t *pdata1)
{
 800b910:	b480      	push	{r7}
 800b912:	b085      	sub	sp, #20
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
	float ret = 0;
 800b918:	f04f 0300 	mov.w	r3, #0
 800b91c:	60fb      	str	r3, [r7, #12]
	uint32_t int1 = 0;
 800b91e:	2300      	movs	r3, #0
 800b920:	60bb      	str	r3, [r7, #8]
	int1 = *pdata1  		|
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	781b      	ldrb	r3, [r3, #0]
 800b926:	b2db      	uxtb	r3, r3
 800b928:	461a      	mov	r2, r3
		   *(pdata1+1) << 8 |
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	3301      	adds	r3, #1
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	b2db      	uxtb	r3, r3
 800b932:	021b      	lsls	r3, r3, #8
	int1 = *pdata1  		|
 800b934:	431a      	orrs	r2, r3
		   *(pdata1+2) << 16|
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	3302      	adds	r3, #2
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	041b      	lsls	r3, r3, #16
		   *(pdata1+1) << 8 |
 800b940:	431a      	orrs	r2, r3
		   *(pdata1+3) << 24;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	3303      	adds	r3, #3
 800b946:	781b      	ldrb	r3, [r3, #0]
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	061b      	lsls	r3, r3, #24
		   *(pdata1+2) << 16|
 800b94c:	4313      	orrs	r3, r2
	int1 = *pdata1  		|
 800b94e:	60bb      	str	r3, [r7, #8]

	ret = *(float*) (&int1);
 800b950:	f107 0308 	add.w	r3, r7, #8
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	60fb      	str	r3, [r7, #12]

	return ret;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	ee07 3a90 	vmov	s15, r3
}
 800b95e:	eeb0 0a67 	vmov.f32	s0, s15
 800b962:	3714      	adds	r7, #20
 800b964:	46bd      	mov	sp, r7
 800b966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96a:	4770      	bx	lr

0800b96c <config_parse_handler>:
/*debug_handle
 *
 *
 */
void config_parse_handler(void *arg, uint8_t index)
{
 800b96c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b970:	b08a      	sub	sp, #40	; 0x28
 800b972:	af06      	add	r7, sp, #24
 800b974:	6078      	str	r0, [r7, #4]
 800b976:	460b      	mov	r3, r1
 800b978:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	60fb      	str	r3, [r7, #12]
	MeasuringConfig_t *pconfig_t = (MeasuringConfig_t*) g_uart_handle_struct[index].pstorage;
 800b97e:	78fa      	ldrb	r2, [r7, #3]
 800b980:	4931      	ldr	r1, [pc, #196]	; (800ba48 <config_parse_handler+0xdc>)
 800b982:	4613      	mov	r3, r2
 800b984:	005b      	lsls	r3, r3, #1
 800b986:	4413      	add	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	440b      	add	r3, r1
 800b98c:	3304      	adds	r3, #4
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	60bb      	str	r3, [r7, #8]

	pconfig_t->step_x = bytes2float(pdata);
 800b992:	68f8      	ldr	r0, [r7, #12]
 800b994:	f7ff ffbc 	bl	800b910 <bytes2float>
 800b998:	eef0 7a40 	vmov.f32	s15, s0
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	ee17 2a90 	vmov	r2, s15
 800b9a2:	601a      	str	r2, [r3, #0]
	pconfig_t->step_y = bytes2float(pdata+4);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	3304      	adds	r3, #4
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f7ff ffb1 	bl	800b910 <bytes2float>
 800b9ae:	eef0 7a40 	vmov.f32	s15, s0
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	ee17 2a90 	vmov	r2, s15
 800b9b8:	605a      	str	r2, [r3, #4]
	pconfig_t->step_z = bytes2float(pdata+8);
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3308      	adds	r3, #8
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7ff ffa6 	bl	800b910 <bytes2float>
 800b9c4:	eef0 7a40 	vmov.f32	s15, s0
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	ee17 2a90 	vmov	r2, s15
 800b9ce:	609a      	str	r2, [r3, #8]
	pconfig_t->amplifier_current = bytes2float(pdata+12);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	330c      	adds	r3, #12
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f7ff ff9b 	bl	800b910 <bytes2float>
 800b9da:	eef0 7a40 	vmov.f32	s15, s0
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	ee17 2a90 	vmov	r2, s15
 800b9e4:	60da      	str	r2, [r3, #12]

	printf("%s, %d\r\n", __FILE__, __LINE__);
 800b9e6:	22b5      	movs	r2, #181	; 0xb5
 800b9e8:	4918      	ldr	r1, [pc, #96]	; (800ba4c <config_parse_handler+0xe0>)
 800b9ea:	4819      	ldr	r0, [pc, #100]	; (800ba50 <config_parse_handler+0xe4>)
 800b9ec:	f00c fd6e 	bl	80184cc <iprintf>
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
			pconfig_t->step_x,
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	681b      	ldr	r3, [r3, #0]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f7f4 fda7 	bl	8000548 <__aeabi_f2d>
 800b9fa:	4682      	mov	sl, r0
 800b9fc:	468b      	mov	fp, r1
			pconfig_t->step_y,
 800b9fe:	68bb      	ldr	r3, [r7, #8]
 800ba00:	685b      	ldr	r3, [r3, #4]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7f4 fda0 	bl	8000548 <__aeabi_f2d>
 800ba08:	4604      	mov	r4, r0
 800ba0a:	460d      	mov	r5, r1
			pconfig_t->step_z,
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	689b      	ldr	r3, [r3, #8]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7f4 fd99 	bl	8000548 <__aeabi_f2d>
 800ba16:	4680      	mov	r8, r0
 800ba18:	4689      	mov	r9, r1
			pconfig_t->amplifier_current);
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	68db      	ldr	r3, [r3, #12]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800ba1e:	4618      	mov	r0, r3
 800ba20:	f7f4 fd92 	bl	8000548 <__aeabi_f2d>
 800ba24:	4602      	mov	r2, r0
 800ba26:	460b      	mov	r3, r1
 800ba28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba2c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800ba30:	e9cd 4500 	strd	r4, r5, [sp]
 800ba34:	4652      	mov	r2, sl
 800ba36:	465b      	mov	r3, fp
 800ba38:	4806      	ldr	r0, [pc, #24]	; (800ba54 <config_parse_handler+0xe8>)
 800ba3a:	f00c fd47 	bl	80184cc <iprintf>
}
 800ba3e:	bf00      	nop
 800ba40:	3710      	adds	r7, #16
 800ba42:	46bd      	mov	sp, r7
 800ba44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ba48:	0801cf34 	.word	0x0801cf34
 800ba4c:	0801c828 	.word	0x0801c828
 800ba50:	0801c84c 	.word	0x0801c84c
 800ba54:	0801c858 	.word	0x0801c858

0800ba58 <debug_parse_handler>:
/*debug_handle
 *
 *
 */
void debug_parse_handler(void *arg, uint8_t index)
{
 800ba58:	b5b0      	push	{r4, r5, r7, lr}
 800ba5a:	b086      	sub	sp, #24
 800ba5c:	af02      	add	r7, sp, #8
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	460b      	mov	r3, r1
 800ba62:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	60fb      	str	r3, [r7, #12]
	DebugConfig_t *pdebug_t = (DebugConfig_t*) g_uart_handle_struct[index].pstorage;
 800ba68:	78fa      	ldrb	r2, [r7, #3]
 800ba6a:	4924      	ldr	r1, [pc, #144]	; (800bafc <debug_parse_handler+0xa4>)
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	005b      	lsls	r3, r3, #1
 800ba70:	4413      	add	r3, r2
 800ba72:	009b      	lsls	r3, r3, #2
 800ba74:	440b      	add	r3, r1
 800ba76:	3304      	adds	r3, #4
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	60bb      	str	r3, [r7, #8]

	pdebug_t->axis_id = *pdata;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	781a      	ldrb	r2, [r3, #0]
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	701a      	strb	r2, [r3, #0]
	pdebug_t->direction = *(pdata+1);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	785a      	ldrb	r2, [r3, #1]
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	705a      	strb	r2, [r3, #1]
	pdebug_t->distance = bytes2float(pdata+2);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	3302      	adds	r3, #2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7ff ff3d 	bl	800b910 <bytes2float>
 800ba96:	eef0 7a40 	vmov.f32	s15, s0
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	3302      	adds	r3, #2
 800ba9e:	ee17 2a90 	vmov	r2, s15
 800baa2:	601a      	str	r2, [r3, #0]

	printf("%s, %d\r\n", __FILE__, __LINE__);
 800baa4:	22cb      	movs	r2, #203	; 0xcb
 800baa6:	4916      	ldr	r1, [pc, #88]	; (800bb00 <debug_parse_handler+0xa8>)
 800baa8:	4816      	ldr	r0, [pc, #88]	; (800bb04 <debug_parse_handler+0xac>)
 800baaa:	f00c fd0f 	bl	80184cc <iprintf>
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
			pdebug_t->axis_id == 0x04?'X':(pdebug_t->axis_id == 0x05?'Y':'Z'),
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	781b      	ldrb	r3, [r3, #0]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bab2:	2b04      	cmp	r3, #4
 800bab4:	d007      	beq.n	800bac6 <debug_parse_handler+0x6e>
			pdebug_t->axis_id == 0x04?'X':(pdebug_t->axis_id == 0x05?'Y':'Z'),
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	2b05      	cmp	r3, #5
 800babc:	d101      	bne.n	800bac2 <debug_parse_handler+0x6a>
 800babe:	2459      	movs	r4, #89	; 0x59
 800bac0:	e002      	b.n	800bac8 <debug_parse_handler+0x70>
 800bac2:	245a      	movs	r4, #90	; 0x5a
 800bac4:	e000      	b.n	800bac8 <debug_parse_handler+0x70>
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bac6:	2458      	movs	r4, #88	; 0x58
			pdebug_t->direction == 0x01? "Left":"Right",
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	785b      	ldrb	r3, [r3, #1]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d101      	bne.n	800bad4 <debug_parse_handler+0x7c>
 800bad0:	4d0d      	ldr	r5, [pc, #52]	; (800bb08 <debug_parse_handler+0xb0>)
 800bad2:	e000      	b.n	800bad6 <debug_parse_handler+0x7e>
 800bad4:	4d0d      	ldr	r5, [pc, #52]	; (800bb0c <debug_parse_handler+0xb4>)
			pdebug_t->distance);
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	f8d3 3002 	ldr.w	r3, [r3, #2]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800badc:	4618      	mov	r0, r3
 800bade:	f7f4 fd33 	bl	8000548 <__aeabi_f2d>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	e9cd 2300 	strd	r2, r3, [sp]
 800baea:	462a      	mov	r2, r5
 800baec:	4621      	mov	r1, r4
 800baee:	4808      	ldr	r0, [pc, #32]	; (800bb10 <debug_parse_handler+0xb8>)
 800baf0:	f00c fcec 	bl	80184cc <iprintf>

}
 800baf4:	bf00      	nop
 800baf6:	3710      	adds	r7, #16
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bdb0      	pop	{r4, r5, r7, pc}
 800bafc:	0801cf34 	.word	0x0801cf34
 800bb00:	0801c828 	.word	0x0801c828
 800bb04:	0801c84c 	.word	0x0801c84c
 800bb08:	0801c880 	.word	0x0801c880
 800bb0c:	0801c888 	.word	0x0801c888
 800bb10:	0801c890 	.word	0x0801c890

0800bb14 <time_parse_handler>:

/**
 * debug_handle
 */
void time_parse_handler(void *arg, uint8_t index)
{
 800bb14:	b5b0      	push	{r4, r5, r7, lr}
 800bb16:	b08a      	sub	sp, #40	; 0x28
 800bb18:	af04      	add	r7, sp, #16
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	617b      	str	r3, [r7, #20]
	TimeConfig_t *ptime_t = (TimeConfig_t*) g_uart_handle_struct[index].pstorage;
 800bb24:	78fa      	ldrb	r2, [r7, #3]
 800bb26:	4943      	ldr	r1, [pc, #268]	; (800bc34 <time_parse_handler+0x120>)
 800bb28:	4613      	mov	r3, r2
 800bb2a:	005b      	lsls	r3, r3, #1
 800bb2c:	4413      	add	r3, r2
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	440b      	add	r3, r1
 800bb32:	3304      	adds	r3, #4
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	613b      	str	r3, [r7, #16]

	ptime_t->year	= (*pdata) | *(pdata+1)<<8;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	b21a      	sxth	r2, r3
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	3301      	adds	r3, #1
 800bb42:	781b      	ldrb	r3, [r3, #0]
 800bb44:	021b      	lsls	r3, r3, #8
 800bb46:	b21b      	sxth	r3, r3
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	b21b      	sxth	r3, r3
 800bb4c:	b29a      	uxth	r2, r3
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	801a      	strh	r2, [r3, #0]
	ptime_t->month	= *(pdata+2);
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	789a      	ldrb	r2, [r3, #2]
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	709a      	strb	r2, [r3, #2]
	ptime_t->day	= *(pdata+3);
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	78da      	ldrb	r2, [r3, #3]
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	70da      	strb	r2, [r3, #3]
	ptime_t->hour   = *(pdata+4);
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	791a      	ldrb	r2, [r3, #4]
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	711a      	strb	r2, [r3, #4]
	ptime_t->minute = *(pdata+5);
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	795a      	ldrb	r2, [r3, #5]
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	715a      	strb	r2, [r3, #5]
	ptime_t->second = *(pdata+6);
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	799a      	ldrb	r2, [r3, #6]
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	719a      	strb	r2, [r3, #6]

	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
			ptime_t->year,
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	881b      	ldrh	r3, [r3, #0]
 800bb7e:	b29b      	uxth	r3, r3
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb80:	4618      	mov	r0, r3
			ptime_t->month,
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	789b      	ldrb	r3, [r3, #2]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb86:	461c      	mov	r4, r3
			ptime_t->day,
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	78db      	ldrb	r3, [r3, #3]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb8c:	461d      	mov	r5, r3
			ptime_t->hour,
 800bb8e:	693b      	ldr	r3, [r7, #16]
 800bb90:	791b      	ldrb	r3, [r3, #4]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb92:	461a      	mov	r2, r3
			ptime_t->minute,
 800bb94:	693b      	ldr	r3, [r7, #16]
 800bb96:	795b      	ldrb	r3, [r3, #5]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb98:	4619      	mov	r1, r3
			ptime_t->second );
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	799b      	ldrb	r3, [r3, #6]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bb9e:	9302      	str	r3, [sp, #8]
 800bba0:	9101      	str	r1, [sp, #4]
 800bba2:	9200      	str	r2, [sp, #0]
 800bba4:	462b      	mov	r3, r5
 800bba6:	4622      	mov	r2, r4
 800bba8:	4601      	mov	r1, r0
 800bbaa:	4823      	ldr	r0, [pc, #140]	; (800bc38 <time_parse_handler+0x124>)
 800bbac:	f00c fc8e 	bl	80184cc <iprintf>

	rtc_set_date(ptime_t->year-2000, ptime_t->month, ptime_t->day, 1);
 800bbb0:	693b      	ldr	r3, [r7, #16]
 800bbb2:	881b      	ldrh	r3, [r3, #0]
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	3330      	adds	r3, #48	; 0x30
 800bbba:	b2d8      	uxtb	r0, r3
 800bbbc:	693b      	ldr	r3, [r7, #16]
 800bbbe:	7899      	ldrb	r1, [r3, #2]
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	78da      	ldrb	r2, [r3, #3]
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	f7f7 fb93 	bl	80032f0 <rtc_set_date>
	rtc_set_time(ptime_t->hour, ptime_t->minute, ptime_t->second, RTC_HOURFORMAT12_PM);
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	7918      	ldrb	r0, [r3, #4]
 800bbce:	693b      	ldr	r3, [r7, #16]
 800bbd0:	7959      	ldrb	r1, [r3, #5]
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	799a      	ldrb	r2, [r3, #6]
 800bbd6:	2340      	movs	r3, #64	; 0x40
 800bbd8:	f7f7 fb60 	bl	800329c <rtc_set_time>

	uint8_t year, month, date, week;
    rtc_get_date(&year, &month, &date, &week);
 800bbdc:	f107 030c 	add.w	r3, r7, #12
 800bbe0:	f107 020d 	add.w	r2, r7, #13
 800bbe4:	f107 010e 	add.w	r1, r7, #14
 800bbe8:	f107 000f 	add.w	r0, r7, #15
 800bbec:	f7f7 fbc6 	bl	800337c <rtc_get_date>
    printf("Date:20%02d-%02d-%02d\r\n", year, month, date);
 800bbf0:	7bfb      	ldrb	r3, [r7, #15]
 800bbf2:	4619      	mov	r1, r3
 800bbf4:	7bbb      	ldrb	r3, [r7, #14]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	7b7b      	ldrb	r3, [r7, #13]
 800bbfa:	4810      	ldr	r0, [pc, #64]	; (800bc3c <time_parse_handler+0x128>)
 800bbfc:	f00c fc66 	bl	80184cc <iprintf>

	volatile uint8_t hour, min, sec, ampm;
	rtc_get_time(&hour, &min, &sec, &ampm);
 800bc00:	f107 0308 	add.w	r3, r7, #8
 800bc04:	f107 0209 	add.w	r2, r7, #9
 800bc08:	f107 010a 	add.w	r1, r7, #10
 800bc0c:	f107 000b 	add.w	r0, r7, #11
 800bc10:	f7f7 fb94 	bl	800333c <rtc_get_time>
	printf("Time:%02d:%02d:%02d\r\n", hour, min, sec);
 800bc14:	7afb      	ldrb	r3, [r7, #11]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	4619      	mov	r1, r3
 800bc1a:	7abb      	ldrb	r3, [r7, #10]
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	461a      	mov	r2, r3
 800bc20:	7a7b      	ldrb	r3, [r7, #9]
 800bc22:	b2db      	uxtb	r3, r3
 800bc24:	4806      	ldr	r0, [pc, #24]	; (800bc40 <time_parse_handler+0x12c>)
 800bc26:	f00c fc51 	bl	80184cc <iprintf>
}
 800bc2a:	bf00      	nop
 800bc2c:	3718      	adds	r7, #24
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bdb0      	pop	{r4, r5, r7, pc}
 800bc32:	bf00      	nop
 800bc34:	0801cf34 	.word	0x0801cf34
 800bc38:	0801c8d4 	.word	0x0801c8d4
 800bc3c:	0801c900 	.word	0x0801c900
 800bc40:	0801c918 	.word	0x0801c918

0800bc44 <debug_handle>:
 * @param       *data
 * @note        
 * @retval      
 */
bool debug_handle(uint8_t *data, MeasureConfig_t *pConfig)
{
 800bc44:	b590      	push	{r4, r7, lr}
 800bc46:	b08b      	sub	sp, #44	; 0x2c
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
 800bc4c:	6039      	str	r1, [r7, #0]
	bool ret_val = false;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t *pdata;
	static uint8_t size_rev_max_len = sizeof(SendConfig);
    //uint8_t i;

    if (debug_rev_p >= size_rev_max_len)          /*  */
 800bc54:	4b93      	ldr	r3, [pc, #588]	; (800bea4 <debug_handle+0x260>)
 800bc56:	781b      	ldrb	r3, [r3, #0]
 800bc58:	b2da      	uxtb	r2, r3
 800bc5a:	4b93      	ldr	r3, [pc, #588]	; (800bea8 <debug_handle+0x264>)
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d302      	bcc.n	800bc68 <debug_handle+0x24>
    {
        debug_rev_p = 0;                           /*  */
 800bc62:	4b90      	ldr	r3, [pc, #576]	; (800bea4 <debug_handle+0x260>)
 800bc64:	2200      	movs	r2, #0
 800bc66:	701a      	strb	r2, [r3, #0]
    }

    debug_rev_data[debug_rev_p] = *(data);         /*  */
 800bc68:	4b8e      	ldr	r3, [pc, #568]	; (800bea4 <debug_handle+0x260>)
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	461a      	mov	r2, r3
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	7819      	ldrb	r1, [r3, #0]
 800bc74:	4b8d      	ldr	r3, [pc, #564]	; (800beac <debug_handle+0x268>)
 800bc76:	5499      	strb	r1, [r3, r2]
    __IO uint8_t pShift_debug = debug_rev_p + DEBUG_REV_MAX_LEN;	/**/
 800bc78:	4b8a      	ldr	r3, [pc, #552]	; (800bea4 <debug_handle+0x260>)
 800bc7a:	781b      	ldrb	r3, [r3, #0]
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	3317      	adds	r3, #23
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	73fb      	strb	r3, [r7, #15]

    if(IS_A_PACK_FOOT(*data))
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	781b      	ldrb	r3, [r3, #0]
 800bc88:	2baa      	cmp	r3, #170	; 0xaa
 800bc8a:	f040 80f9 	bne.w	800be80 <debug_handle+0x23c>
    {
    	//
    	/*7, */

    	for(int i=0; i<10; i++)
 800bc8e:	2300      	movs	r3, #0
 800bc90:	623b      	str	r3, [r7, #32]
 800bc92:	e0f0      	b.n	800be76 <debug_handle+0x232>
    	{
    		uint8_t pack_head_index = pShift_debug - g_uart_handle_struct[i].pack_length+1;
 800bc94:	7bfb      	ldrb	r3, [r7, #15]
 800bc96:	b2d9      	uxtb	r1, r3
 800bc98:	4885      	ldr	r0, [pc, #532]	; (800beb0 <debug_handle+0x26c>)
 800bc9a:	6a3a      	ldr	r2, [r7, #32]
 800bc9c:	4613      	mov	r3, r2
 800bc9e:	005b      	lsls	r3, r3, #1
 800bca0:	4413      	add	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	4403      	add	r3, r0
 800bca6:	3301      	adds	r3, #1
 800bca8:	781b      	ldrb	r3, [r3, #0]
 800bcaa:	1acb      	subs	r3, r1, r3
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	3301      	adds	r3, #1
 800bcb0:	76fb      	strb	r3, [r7, #27]
        	if(IS_A_PACK_HEAD(debug_rev_data[pack_head_index%DEBUG_REV_MAX_LEN]) )
 800bcb2:	7ef9      	ldrb	r1, [r7, #27]
 800bcb4:	4b7f      	ldr	r3, [pc, #508]	; (800beb4 <debug_handle+0x270>)
 800bcb6:	fba3 2301 	umull	r2, r3, r3, r1
 800bcba:	091a      	lsrs	r2, r3, #4
 800bcbc:	4613      	mov	r3, r2
 800bcbe:	005b      	lsls	r3, r3, #1
 800bcc0:	4413      	add	r3, r2
 800bcc2:	00db      	lsls	r3, r3, #3
 800bcc4:	1a9b      	subs	r3, r3, r2
 800bcc6:	1acb      	subs	r3, r1, r3
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	461a      	mov	r2, r3
 800bccc:	4b77      	ldr	r3, [pc, #476]	; (800beac <debug_handle+0x268>)
 800bcce:	5c9b      	ldrb	r3, [r3, r2]
 800bcd0:	b2db      	uxtb	r3, r3
 800bcd2:	2b55      	cmp	r3, #85	; 0x55
 800bcd4:	f040 80cc 	bne.w	800be70 <debug_handle+0x22c>
        	{
        		ret_val = true;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        		printf("channel id is %d\r\n", debug_rev_data[(pack_head_index+3)%DEBUG_REV_MAX_LEN]);
 800bcde:	7efb      	ldrb	r3, [r7, #27]
 800bce0:	1cd9      	adds	r1, r3, #3
 800bce2:	4b74      	ldr	r3, [pc, #464]	; (800beb4 <debug_handle+0x270>)
 800bce4:	fb83 2301 	smull	r2, r3, r3, r1
 800bce8:	440b      	add	r3, r1
 800bcea:	111a      	asrs	r2, r3, #4
 800bcec:	17cb      	asrs	r3, r1, #31
 800bcee:	1ad2      	subs	r2, r2, r3
 800bcf0:	4613      	mov	r3, r2
 800bcf2:	005b      	lsls	r3, r3, #1
 800bcf4:	4413      	add	r3, r2
 800bcf6:	00db      	lsls	r3, r3, #3
 800bcf8:	1a9b      	subs	r3, r3, r2
 800bcfa:	1aca      	subs	r2, r1, r3
 800bcfc:	4b6b      	ldr	r3, [pc, #428]	; (800beac <debug_handle+0x268>)
 800bcfe:	5c9b      	ldrb	r3, [r3, r2]
 800bd00:	b2db      	uxtb	r3, r3
 800bd02:	4619      	mov	r1, r3
 800bd04:	486c      	ldr	r0, [pc, #432]	; (800beb8 <debug_handle+0x274>)
 800bd06:	f00c fbe1 	bl	80184cc <iprintf>
        		pConfig->cmd_channel = 0xa0 + debug_rev_data[(pack_head_index+3)%DEBUG_REV_MAX_LEN];
 800bd0a:	7efb      	ldrb	r3, [r7, #27]
 800bd0c:	1cd9      	adds	r1, r3, #3
 800bd0e:	4b69      	ldr	r3, [pc, #420]	; (800beb4 <debug_handle+0x270>)
 800bd10:	fb83 2301 	smull	r2, r3, r3, r1
 800bd14:	440b      	add	r3, r1
 800bd16:	111a      	asrs	r2, r3, #4
 800bd18:	17cb      	asrs	r3, r1, #31
 800bd1a:	1ad2      	subs	r2, r2, r3
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	005b      	lsls	r3, r3, #1
 800bd20:	4413      	add	r3, r2
 800bd22:	00db      	lsls	r3, r3, #3
 800bd24:	1a9b      	subs	r3, r3, r2
 800bd26:	1aca      	subs	r2, r1, r3
 800bd28:	4b60      	ldr	r3, [pc, #384]	; (800beac <debug_handle+0x268>)
 800bd2a:	5c9b      	ldrb	r3, [r3, r2]
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	3b60      	subs	r3, #96	; 0x60
 800bd30:	b2da      	uxtb	r2, r3
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	701a      	strb	r2, [r3, #0]

        		/**/
        		uint8_t index_start, index_end;

        		index_start = pack_head_index%DEBUG_REV_MAX_LEN;
 800bd36:	7ef9      	ldrb	r1, [r7, #27]
 800bd38:	4b5e      	ldr	r3, [pc, #376]	; (800beb4 <debug_handle+0x270>)
 800bd3a:	fba3 2301 	umull	r2, r3, r3, r1
 800bd3e:	091a      	lsrs	r2, r3, #4
 800bd40:	4613      	mov	r3, r2
 800bd42:	005b      	lsls	r3, r3, #1
 800bd44:	4413      	add	r3, r2
 800bd46:	00db      	lsls	r3, r3, #3
 800bd48:	1a9b      	subs	r3, r3, r2
 800bd4a:	1acb      	subs	r3, r1, r3
 800bd4c:	76bb      	strb	r3, [r7, #26]
        		index_end   = debug_rev_p;
 800bd4e:	4b55      	ldr	r3, [pc, #340]	; (800bea4 <debug_handle+0x260>)
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	767b      	strb	r3, [r7, #25]
        		//
        		//
        		if(index_start > index_end)
 800bd54:	7eba      	ldrb	r2, [r7, #26]
 800bd56:	7e7b      	ldrb	r3, [r7, #25]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d949      	bls.n	800bdf0 <debug_handle+0x1ac>
        		{
        			uint8_t size_front, size_behind;
        			size_front  = DEBUG_REV_MAX_LEN - index_start;
 800bd5c:	7ebb      	ldrb	r3, [r7, #26]
 800bd5e:	f1c3 0317 	rsb	r3, r3, #23
 800bd62:	763b      	strb	r3, [r7, #24]
        			size_behind = debug_rev_p+1;
 800bd64:	4b4f      	ldr	r3, [pc, #316]	; (800bea4 <debug_handle+0x260>)
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	3301      	adds	r3, #1
 800bd6c:	75fb      	strb	r3, [r7, #23]

        			printf("start index %d\r\n", index_start);
 800bd6e:	7ebb      	ldrb	r3, [r7, #26]
 800bd70:	4619      	mov	r1, r3
 800bd72:	4852      	ldr	r0, [pc, #328]	; (800bebc <debug_handle+0x278>)
 800bd74:	f00c fbaa 	bl	80184cc <iprintf>
        			printf("end index %d\r\n", index_end);
 800bd78:	7e7b      	ldrb	r3, [r7, #25]
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	4850      	ldr	r0, [pc, #320]	; (800bec0 <debug_handle+0x27c>)
 800bd7e:	f00c fba5 	bl	80184cc <iprintf>

        			memcpy(&pConfig->recv_data[0], &debug_rev_data[index_start], size_front);
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800bd88:	7ebb      	ldrb	r3, [r7, #26]
 800bd8a:	4a48      	ldr	r2, [pc, #288]	; (800beac <debug_handle+0x268>)
 800bd8c:	4413      	add	r3, r2
 800bd8e:	7e3a      	ldrb	r2, [r7, #24]
 800bd90:	4619      	mov	r1, r3
 800bd92:	f00b fad1 	bl	8017338 <memcpy>
        			memcpy(&pConfig->recv_data[size_front], &debug_rev_data[0], size_behind);
 800bd96:	7e3b      	ldrb	r3, [r7, #24]
 800bd98:	3338      	adds	r3, #56	; 0x38
 800bd9a:	683a      	ldr	r2, [r7, #0]
 800bd9c:	4413      	add	r3, r2
 800bd9e:	3301      	adds	r3, #1
 800bda0:	7dfa      	ldrb	r2, [r7, #23]
 800bda2:	4942      	ldr	r1, [pc, #264]	; (800beac <debug_handle+0x268>)
 800bda4:	4618      	mov	r0, r3
 800bda6:	f00b fac7 	bl	8017338 <memcpy>
        			memset(&debug_rev_data[0], 0, DEBUG_REV_MAX_LEN);
 800bdaa:	2217      	movs	r2, #23
 800bdac:	2100      	movs	r1, #0
 800bdae:	483f      	ldr	r0, [pc, #252]	; (800beac <debug_handle+0x268>)
 800bdb0:	f00b fad0 	bl	8017354 <memset>
        			//gUartHandler[i].pstorage = &pConfig->recv_data[0];


        			for(int j=0; j<(size_front+size_behind); j++)
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	61fb      	str	r3, [r7, #28]
 800bdb8:	e013      	b.n	800bde2 <debug_handle+0x19e>
        			{
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
        						j, pConfig->recv_data[j], debug_rev_data[j]);
 800bdba:	683a      	ldr	r2, [r7, #0]
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	4413      	add	r3, r2
 800bdc0:	3339      	adds	r3, #57	; 0x39
 800bdc2:	781b      	ldrb	r3, [r3, #0]
 800bdc4:	b2db      	uxtb	r3, r3
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
 800bdc6:	4619      	mov	r1, r3
        						j, pConfig->recv_data[j], debug_rev_data[j]);
 800bdc8:	4a38      	ldr	r2, [pc, #224]	; (800beac <debug_handle+0x268>)
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	4413      	add	r3, r2
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	b2db      	uxtb	r3, r3
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
 800bdd2:	460a      	mov	r2, r1
 800bdd4:	69f9      	ldr	r1, [r7, #28]
 800bdd6:	483b      	ldr	r0, [pc, #236]	; (800bec4 <debug_handle+0x280>)
 800bdd8:	f00c fb78 	bl	80184cc <iprintf>
        			for(int j=0; j<(size_front+size_behind); j++)
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	3301      	adds	r3, #1
 800bde0:	61fb      	str	r3, [r7, #28]
 800bde2:	7e3a      	ldrb	r2, [r7, #24]
 800bde4:	7dfb      	ldrb	r3, [r7, #23]
 800bde6:	4413      	add	r3, r2
 800bde8:	69fa      	ldr	r2, [r7, #28]
 800bdea:	429a      	cmp	r2, r3
 800bdec:	dbe5      	blt.n	800bdba <debug_handle+0x176>
 800bdee:	e022      	b.n	800be36 <debug_handle+0x1f2>
        			}
        		}
        		else
        		{
        			memcpy(&pConfig->recv_data[0], &debug_rev_data[pack_head_index%DEBUG_REV_MAX_LEN], g_uart_handle_struct[i].pack_length);
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800bdf6:	7ef9      	ldrb	r1, [r7, #27]
 800bdf8:	4b2e      	ldr	r3, [pc, #184]	; (800beb4 <debug_handle+0x270>)
 800bdfa:	fba3 2301 	umull	r2, r3, r3, r1
 800bdfe:	091a      	lsrs	r2, r3, #4
 800be00:	4613      	mov	r3, r2
 800be02:	005b      	lsls	r3, r3, #1
 800be04:	4413      	add	r3, r2
 800be06:	00db      	lsls	r3, r3, #3
 800be08:	1a9b      	subs	r3, r3, r2
 800be0a:	1acb      	subs	r3, r1, r3
 800be0c:	b2db      	uxtb	r3, r3
 800be0e:	461a      	mov	r2, r3
 800be10:	4b26      	ldr	r3, [pc, #152]	; (800beac <debug_handle+0x268>)
 800be12:	18d1      	adds	r1, r2, r3
 800be14:	4c26      	ldr	r4, [pc, #152]	; (800beb0 <debug_handle+0x26c>)
 800be16:	6a3a      	ldr	r2, [r7, #32]
 800be18:	4613      	mov	r3, r2
 800be1a:	005b      	lsls	r3, r3, #1
 800be1c:	4413      	add	r3, r2
 800be1e:	009b      	lsls	r3, r3, #2
 800be20:	4423      	add	r3, r4
 800be22:	3301      	adds	r3, #1
 800be24:	781b      	ldrb	r3, [r3, #0]
 800be26:	461a      	mov	r2, r3
 800be28:	f00b fa86 	bl	8017338 <memcpy>
        			memset(&debug_rev_data[0], 0, DEBUG_REV_MAX_LEN);
 800be2c:	2217      	movs	r2, #23
 800be2e:	2100      	movs	r1, #0
 800be30:	481e      	ldr	r0, [pc, #120]	; (800beac <debug_handle+0x268>)
 800be32:	f00b fa8f 	bl	8017354 <memset>
        			//
        			//gUartHandler[i].pstorage = &debug_rev_data[(pShift_debug - gUartHandler[i].pack_size+1+4)%DEBUG_REV_MAX_LEN];

        		}

        		if(g_uart_handle_struct[i].data_handler != NULL)
 800be36:	491e      	ldr	r1, [pc, #120]	; (800beb0 <debug_handle+0x26c>)
 800be38:	6a3a      	ldr	r2, [r7, #32]
 800be3a:	4613      	mov	r3, r2
 800be3c:	005b      	lsls	r3, r3, #1
 800be3e:	4413      	add	r3, r2
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	440b      	add	r3, r1
 800be44:	3308      	adds	r3, #8
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d01d      	beq.n	800be88 <debug_handle+0x244>
        		{
        			pdata = &pConfig->recv_data[0+4];
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	333d      	adds	r3, #61	; 0x3d
 800be50:	613b      	str	r3, [r7, #16]
        			g_uart_handle_struct[i].data_handler(pdata, i);
 800be52:	4917      	ldr	r1, [pc, #92]	; (800beb0 <debug_handle+0x26c>)
 800be54:	6a3a      	ldr	r2, [r7, #32]
 800be56:	4613      	mov	r3, r2
 800be58:	005b      	lsls	r3, r3, #1
 800be5a:	4413      	add	r3, r2
 800be5c:	009b      	lsls	r3, r3, #2
 800be5e:	440b      	add	r3, r1
 800be60:	3308      	adds	r3, #8
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	6a3a      	ldr	r2, [r7, #32]
 800be66:	b2d2      	uxtb	r2, r2
 800be68:	4611      	mov	r1, r2
 800be6a:	6938      	ldr	r0, [r7, #16]
 800be6c:	4798      	blx	r3
        		}
        		break;
 800be6e:	e00b      	b.n	800be88 <debug_handle+0x244>
    	for(int i=0; i<10; i++)
 800be70:	6a3b      	ldr	r3, [r7, #32]
 800be72:	3301      	adds	r3, #1
 800be74:	623b      	str	r3, [r7, #32]
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	2b09      	cmp	r3, #9
 800be7a:	f77f af0b 	ble.w	800bc94 <debug_handle+0x50>
 800be7e:	e004      	b.n	800be8a <debug_handle+0x246>
        	}
    	}
    }
    else
    {
    	ret_val = false;
 800be80:	2300      	movs	r3, #0
 800be82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800be86:	e000      	b.n	800be8a <debug_handle+0x246>
        		break;
 800be88:	bf00      	nop
    	//printf("It's not a pack foot 0x%x\r\n", *data);
    }
    debug_rev_p++;
 800be8a:	4b06      	ldr	r3, [pc, #24]	; (800bea4 <debug_handle+0x260>)
 800be8c:	781b      	ldrb	r3, [r3, #0]
 800be8e:	b2db      	uxtb	r3, r3
 800be90:	3301      	adds	r3, #1
 800be92:	b2da      	uxtb	r2, r3
 800be94:	4b03      	ldr	r3, [pc, #12]	; (800bea4 <debug_handle+0x260>)
 800be96:	701a      	strb	r2, [r3, #0]

    return ret_val;
 800be98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	372c      	adds	r7, #44	; 0x2c
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd90      	pop	{r4, r7, pc}
 800bea4:	200007c3 	.word	0x200007c3
 800bea8:	2000002d 	.word	0x2000002d
 800beac:	200007ac 	.word	0x200007ac
 800beb0:	0801cf34 	.word	0x0801cf34
 800beb4:	b21642c9 	.word	0xb21642c9
 800beb8:	0801c930 	.word	0x0801c930
 800bebc:	0801c944 	.word	0x0801c944
 800bec0:	0801c958 	.word	0x0801c958
 800bec4:	0801c968 	.word	0x0801c968

0800bec8 <debug_init>:
 * @brief       
 * @param       
 * @retval      
 */
void debug_init(void)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	af00      	add	r7, sp, #0
    debug_obj_init(&g_debug);            /*  */
 800becc:	4802      	ldr	r0, [pc, #8]	; (800bed8 <debug_init+0x10>)
 800bece:	f7ff fccd 	bl	800b86c <debug_obj_init>
}
 800bed2:	bf00      	nop
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	200007c8 	.word	0x200007c8

0800bedc <disk_status>:
 * @retval      
 */
DSTATUS disk_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	4603      	mov	r3, r0
 800bee4:	71fb      	strb	r3, [r7, #7]
    return RES_OK;
 800bee6:	2300      	movs	r3, #0
}
 800bee8:	4618      	mov	r0, r3
 800beea:	370c      	adds	r7, #12
 800beec:	46bd      	mov	sp, r7
 800beee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef2:	4770      	bx	lr

0800bef4 <disk_initialize>:
 * @retval      
 */
DSTATUS disk_initialize (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	4603      	mov	r3, r0
 800befc:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800befe:	2300      	movs	r3, #0
 800bf00:	73fb      	strb	r3, [r7, #15]

    switch (pdrv)
 800bf02:	79fb      	ldrb	r3, [r7, #7]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d104      	bne.n	800bf12 <disk_initialize+0x1e>
    {

        case USB_DISK:                  /* U */
            res = USBH_initialize();    /* U */
 800bf08:	f008 f9a2 	bl	8014250 <USBH_initialize>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	73fb      	strb	r3, [r7, #15]
            break;
 800bf10:	e002      	b.n	800bf18 <disk_initialize+0x24>

        default:
            res = 1;
 800bf12:	2301      	movs	r3, #1
 800bf14:	73fb      	strb	r3, [r7, #15]
            break;
 800bf16:	bf00      	nop
    }

    if (res)
 800bf18:	7bfb      	ldrb	r3, [r7, #15]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d001      	beq.n	800bf22 <disk_initialize+0x2e>
    {
        return  STA_NOINIT;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e000      	b.n	800bf24 <disk_initialize+0x30>
    }
    else
    {
        return 0; /*  */
 800bf22:	2300      	movs	r3, #0
    }
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3710      	adds	r7, #16
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <disk_read>:
    BYTE pdrv,      /* Physical drive number to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b086      	sub	sp, #24
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	60b9      	str	r1, [r7, #8]
 800bf34:	607a      	str	r2, [r7, #4]
 800bf36:	603b      	str	r3, [r7, #0]
 800bf38:	4603      	mov	r3, r0
 800bf3a:	73fb      	strb	r3, [r7, #15]
    uint8_t res = 0;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	75fb      	strb	r3, [r7, #23]

    if (!count)return RES_PARERR;   /* count0 */
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d101      	bne.n	800bf4a <disk_read+0x1e>
 800bf46:	2304      	movs	r3, #4
 800bf48:	e013      	b.n	800bf72 <disk_read+0x46>

    switch (pdrv)
 800bf4a:	7bfb      	ldrb	r3, [r7, #15]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d107      	bne.n	800bf60 <disk_read+0x34>
    {
        case USB_DISK:  /* U */
            res = USBH_read(buff, sector, count);
 800bf50:	683a      	ldr	r2, [r7, #0]
 800bf52:	6879      	ldr	r1, [r7, #4]
 800bf54:	68b8      	ldr	r0, [r7, #8]
 800bf56:	f008 f983 	bl	8014260 <USBH_read>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	75fb      	strb	r3, [r7, #23]
            break;
 800bf5e:	e002      	b.n	800bf66 <disk_read+0x3a>

        default:
            res = 1;
 800bf60:	2301      	movs	r3, #1
 800bf62:	75fb      	strb	r3, [r7, #23]
            break;
 800bf64:	bf00      	nop
    }

    /* ff.c */
    if (res == 0x00)
 800bf66:	7dfb      	ldrb	r3, [r7, #23]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d101      	bne.n	800bf70 <disk_read+0x44>
    {
        return RES_OK;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	e000      	b.n	800bf72 <disk_read+0x46>
    }
    else
    {
        return RES_ERROR;
 800bf70:	2301      	movs	r3, #1
    }
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3718      	adds	r7, #24
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bd80      	pop	{r7, pc}

0800bf7a <disk_write>:
    BYTE pdrv,          /* Physical drive number to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 800bf7a:	b580      	push	{r7, lr}
 800bf7c:	b086      	sub	sp, #24
 800bf7e:	af00      	add	r7, sp, #0
 800bf80:	60b9      	str	r1, [r7, #8]
 800bf82:	607a      	str	r2, [r7, #4]
 800bf84:	603b      	str	r3, [r7, #0]
 800bf86:	4603      	mov	r3, r0
 800bf88:	73fb      	strb	r3, [r7, #15]
    uint8_t res = 0;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	75fb      	strb	r3, [r7, #23]

    if (!count)return RES_PARERR;   /* count0 */
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d101      	bne.n	800bf98 <disk_write+0x1e>
 800bf94:	2304      	movs	r3, #4
 800bf96:	e013      	b.n	800bfc0 <disk_write+0x46>

    switch (pdrv)
 800bf98:	7bfb      	ldrb	r3, [r7, #15]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d107      	bne.n	800bfae <disk_write+0x34>
    {

        case USB_DISK:      /* U */
            res = USBH_write(buff, sector, count);
 800bf9e:	683a      	ldr	r2, [r7, #0]
 800bfa0:	6879      	ldr	r1, [r7, #4]
 800bfa2:	68b8      	ldr	r0, [r7, #8]
 800bfa4:	f008 f9a6 	bl	80142f4 <USBH_write>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	75fb      	strb	r3, [r7, #23]
            break;
 800bfac:	e002      	b.n	800bfb4 <disk_write+0x3a>
        default:
            res = 1;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	75fb      	strb	r3, [r7, #23]
            break;
 800bfb2:	bf00      	nop
    }

    /* ff.c */
    if (res == 0x00)
 800bfb4:	7dfb      	ldrb	r3, [r7, #23]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d101      	bne.n	800bfbe <disk_write+0x44>
    {
        return RES_OK;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	e000      	b.n	800bfc0 <disk_write+0x46>
    }
    else
    {
        return RES_ERROR; 
 800bfbe:	2301      	movs	r3, #1
    }
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3718      	adds	r7, #24
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <disk_ioctl>:
DRESULT disk_ioctl (
    BYTE pdrv,      /* Physical drive number (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	4603      	mov	r3, r0
 800bfd0:	603a      	str	r2, [r7, #0]
 800bfd2:	71fb      	strb	r3, [r7, #7]
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	71bb      	strb	r3, [r7, #6]
    DRESULT res;

    if (pdrv == USB_DISK)  /* U */
 800bfd8:	79fb      	ldrb	r3, [r7, #7]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d107      	bne.n	800bfee <disk_ioctl+0x26>
    {
        res = USBH_ioctl(cmd, buff);
 800bfde:	79bb      	ldrb	r3, [r7, #6]
 800bfe0:	6839      	ldr	r1, [r7, #0]
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f008 f9d8 	bl	8014398 <USBH_ioctl>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	73fb      	strb	r3, [r7, #15]
 800bfec:	e001      	b.n	800bff2 <disk_ioctl+0x2a>
    }
    else
    {
        res = RES_ERROR;    /*  */
 800bfee:	2301      	movs	r3, #1
 800bff0:	73fb      	strb	r3, [r7, #15]
    }
    
    return res;
 800bff2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3710      	adds	r7, #16
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}

0800bffc <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bffc:	b480      	push	{r7}
 800bffe:	b085      	sub	sp, #20
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	3301      	adds	r3, #1
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c00c:	89fb      	ldrh	r3, [r7, #14]
 800c00e:	021b      	lsls	r3, r3, #8
 800c010:	b21a      	sxth	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	781b      	ldrb	r3, [r3, #0]
 800c016:	b21b      	sxth	r3, r3
 800c018:	4313      	orrs	r3, r2
 800c01a:	b21b      	sxth	r3, r3
 800c01c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c01e:	89fb      	ldrh	r3, [r7, #14]
}
 800c020:	4618      	mov	r0, r3
 800c022:	3714      	adds	r7, #20
 800c024:	46bd      	mov	sp, r7
 800c026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02a:	4770      	bx	lr

0800c02c <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c02c:	b480      	push	{r7}
 800c02e:	b085      	sub	sp, #20
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3303      	adds	r3, #3
 800c038:	781b      	ldrb	r3, [r3, #0]
 800c03a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	021b      	lsls	r3, r3, #8
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	3202      	adds	r2, #2
 800c044:	7812      	ldrb	r2, [r2, #0]
 800c046:	4313      	orrs	r3, r2
 800c048:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	021b      	lsls	r3, r3, #8
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	3201      	adds	r2, #1
 800c052:	7812      	ldrb	r2, [r2, #0]
 800c054:	4313      	orrs	r3, r2
 800c056:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	021b      	lsls	r3, r3, #8
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	7812      	ldrb	r2, [r2, #0]
 800c060:	4313      	orrs	r3, r2
 800c062:	60fb      	str	r3, [r7, #12]
	return rv;
 800c064:	68fb      	ldr	r3, [r7, #12]
}
 800c066:	4618      	mov	r0, r3
 800c068:	3714      	adds	r7, #20
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr

0800c072 <ld_qword>:

#if FF_FS_EXFAT
static QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800c072:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c076:	b09d      	sub	sp, #116	; 0x74
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6678      	str	r0, [r7, #100]	; 0x64
	QWORD rv;

	rv = ptr[7];
 800c07c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c07e:	3307      	adds	r3, #7
 800c080:	781b      	ldrb	r3, [r3, #0]
 800c082:	b2db      	uxtb	r3, r3
 800c084:	2200      	movs	r2, #0
 800c086:	469a      	mov	sl, r3
 800c088:	4693      	mov	fp, r2
 800c08a:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[6];
 800c08e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c092:	f04f 0000 	mov.w	r0, #0
 800c096:	f04f 0100 	mov.w	r1, #0
 800c09a:	0219      	lsls	r1, r3, #8
 800c09c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c0a0:	0210      	lsls	r0, r2, #8
 800c0a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0a4:	3306      	adds	r3, #6
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	b2db      	uxtb	r3, r3
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	461c      	mov	r4, r3
 800c0ae:	4615      	mov	r5, r2
 800c0b0:	ea40 0804 	orr.w	r8, r0, r4
 800c0b4:	ea41 0905 	orr.w	r9, r1, r5
 800c0b8:	e9c7 891a 	strd	r8, r9, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[5];
 800c0bc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c0c0:	f04f 0000 	mov.w	r0, #0
 800c0c4:	f04f 0100 	mov.w	r1, #0
 800c0c8:	0219      	lsls	r1, r3, #8
 800c0ca:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c0ce:	0210      	lsls	r0, r2, #8
 800c0d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c0d2:	3305      	adds	r3, #5
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	2200      	movs	r2, #0
 800c0da:	65bb      	str	r3, [r7, #88]	; 0x58
 800c0dc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c0de:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800c0e2:	4623      	mov	r3, r4
 800c0e4:	4303      	orrs	r3, r0
 800c0e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800c0e8:	462b      	mov	r3, r5
 800c0ea:	430b      	orrs	r3, r1
 800c0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c0ee:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800c0f2:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[4];
 800c0f6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c0fa:	f04f 0000 	mov.w	r0, #0
 800c0fe:	f04f 0100 	mov.w	r1, #0
 800c102:	0219      	lsls	r1, r3, #8
 800c104:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c108:	0210      	lsls	r0, r2, #8
 800c10a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c10c:	3304      	adds	r3, #4
 800c10e:	781b      	ldrb	r3, [r3, #0]
 800c110:	b2db      	uxtb	r3, r3
 800c112:	2200      	movs	r2, #0
 800c114:	653b      	str	r3, [r7, #80]	; 0x50
 800c116:	657a      	str	r2, [r7, #84]	; 0x54
 800c118:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800c11c:	4623      	mov	r3, r4
 800c11e:	4303      	orrs	r3, r0
 800c120:	623b      	str	r3, [r7, #32]
 800c122:	462b      	mov	r3, r5
 800c124:	430b      	orrs	r3, r1
 800c126:	627b      	str	r3, [r7, #36]	; 0x24
 800c128:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800c12c:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[3];
 800c130:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c134:	f04f 0000 	mov.w	r0, #0
 800c138:	f04f 0100 	mov.w	r1, #0
 800c13c:	0219      	lsls	r1, r3, #8
 800c13e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c142:	0210      	lsls	r0, r2, #8
 800c144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c146:	3303      	adds	r3, #3
 800c148:	781b      	ldrb	r3, [r3, #0]
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	2200      	movs	r2, #0
 800c14e:	64bb      	str	r3, [r7, #72]	; 0x48
 800c150:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c152:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800c156:	4623      	mov	r3, r4
 800c158:	4303      	orrs	r3, r0
 800c15a:	61bb      	str	r3, [r7, #24]
 800c15c:	462b      	mov	r3, r5
 800c15e:	430b      	orrs	r3, r1
 800c160:	61fb      	str	r3, [r7, #28]
 800c162:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800c166:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[2];
 800c16a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c16e:	f04f 0000 	mov.w	r0, #0
 800c172:	f04f 0100 	mov.w	r1, #0
 800c176:	0219      	lsls	r1, r3, #8
 800c178:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c17c:	0210      	lsls	r0, r2, #8
 800c17e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c180:	3302      	adds	r3, #2
 800c182:	781b      	ldrb	r3, [r3, #0]
 800c184:	b2db      	uxtb	r3, r3
 800c186:	2200      	movs	r2, #0
 800c188:	643b      	str	r3, [r7, #64]	; 0x40
 800c18a:	647a      	str	r2, [r7, #68]	; 0x44
 800c18c:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800c190:	4623      	mov	r3, r4
 800c192:	4303      	orrs	r3, r0
 800c194:	613b      	str	r3, [r7, #16]
 800c196:	462b      	mov	r3, r5
 800c198:	430b      	orrs	r3, r1
 800c19a:	617b      	str	r3, [r7, #20]
 800c19c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800c1a0:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[1];
 800c1a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c1a8:	f04f 0200 	mov.w	r2, #0
 800c1ac:	f04f 0300 	mov.w	r3, #0
 800c1b0:	020b      	lsls	r3, r1, #8
 800c1b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c1b6:	0202      	lsls	r2, r0, #8
 800c1b8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c1ba:	3101      	adds	r1, #1
 800c1bc:	7809      	ldrb	r1, [r1, #0]
 800c1be:	b2c9      	uxtb	r1, r1
 800c1c0:	2000      	movs	r0, #0
 800c1c2:	63b9      	str	r1, [r7, #56]	; 0x38
 800c1c4:	63f8      	str	r0, [r7, #60]	; 0x3c
 800c1c6:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800c1ca:	4621      	mov	r1, r4
 800c1cc:	4311      	orrs	r1, r2
 800c1ce:	60b9      	str	r1, [r7, #8]
 800c1d0:	4629      	mov	r1, r5
 800c1d2:	4319      	orrs	r1, r3
 800c1d4:	60f9      	str	r1, [r7, #12]
 800c1d6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800c1da:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[0];
 800c1de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c1e2:	f04f 0200 	mov.w	r2, #0
 800c1e6:	f04f 0300 	mov.w	r3, #0
 800c1ea:	020b      	lsls	r3, r1, #8
 800c1ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c1f0:	0202      	lsls	r2, r0, #8
 800c1f2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c1f4:	7809      	ldrb	r1, [r1, #0]
 800c1f6:	b2c9      	uxtb	r1, r1
 800c1f8:	2000      	movs	r0, #0
 800c1fa:	6339      	str	r1, [r7, #48]	; 0x30
 800c1fc:	6378      	str	r0, [r7, #52]	; 0x34
 800c1fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800c202:	4621      	mov	r1, r4
 800c204:	4311      	orrs	r1, r2
 800c206:	6039      	str	r1, [r7, #0]
 800c208:	4629      	mov	r1, r5
 800c20a:	4319      	orrs	r1, r3
 800c20c:	6079      	str	r1, [r7, #4]
 800c20e:	e9d7 3400 	ldrd	r3, r4, [r7]
 800c212:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	return rv;
 800c216:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
}
 800c21a:	4610      	mov	r0, r2
 800c21c:	4619      	mov	r1, r3
 800c21e:	3774      	adds	r7, #116	; 0x74
 800c220:	46bd      	mov	sp, r7
 800c222:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c226:	4770      	bx	lr

0800c228 <st_word>:
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c228:	b480      	push	{r7}
 800c22a:	b083      	sub	sp, #12
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	460b      	mov	r3, r1
 800c232:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	1c5a      	adds	r2, r3, #1
 800c238:	607a      	str	r2, [r7, #4]
 800c23a:	887a      	ldrh	r2, [r7, #2]
 800c23c:	b2d2      	uxtb	r2, r2
 800c23e:	701a      	strb	r2, [r3, #0]
 800c240:	887b      	ldrh	r3, [r7, #2]
 800c242:	0a1b      	lsrs	r3, r3, #8
 800c244:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	1c5a      	adds	r2, r3, #1
 800c24a:	607a      	str	r2, [r7, #4]
 800c24c:	887a      	ldrh	r2, [r7, #2]
 800c24e:	b2d2      	uxtb	r2, r2
 800c250:	701a      	strb	r2, [r3, #0]
}
 800c252:	bf00      	nop
 800c254:	370c      	adds	r7, #12
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr

0800c25e <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c25e:	b480      	push	{r7}
 800c260:	b083      	sub	sp, #12
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	1c5a      	adds	r2, r3, #1
 800c26c:	607a      	str	r2, [r7, #4]
 800c26e:	683a      	ldr	r2, [r7, #0]
 800c270:	b2d2      	uxtb	r2, r2
 800c272:	701a      	strb	r2, [r3, #0]
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	0a1b      	lsrs	r3, r3, #8
 800c278:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	1c5a      	adds	r2, r3, #1
 800c27e:	607a      	str	r2, [r7, #4]
 800c280:	683a      	ldr	r2, [r7, #0]
 800c282:	b2d2      	uxtb	r2, r2
 800c284:	701a      	strb	r2, [r3, #0]
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	0a1b      	lsrs	r3, r3, #8
 800c28a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	1c5a      	adds	r2, r3, #1
 800c290:	607a      	str	r2, [r7, #4]
 800c292:	683a      	ldr	r2, [r7, #0]
 800c294:	b2d2      	uxtb	r2, r2
 800c296:	701a      	strb	r2, [r3, #0]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	0a1b      	lsrs	r3, r3, #8
 800c29c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	1c5a      	adds	r2, r3, #1
 800c2a2:	607a      	str	r2, [r7, #4]
 800c2a4:	683a      	ldr	r2, [r7, #0]
 800c2a6:	b2d2      	uxtb	r2, r2
 800c2a8:	701a      	strb	r2, [r3, #0]
}
 800c2aa:	bf00      	nop
 800c2ac:	370c      	adds	r7, #12
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr

0800c2b6 <st_qword>:

#if FF_FS_EXFAT
static void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800c2b6:	b480      	push	{r7}
 800c2b8:	b085      	sub	sp, #20
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	60f8      	str	r0, [r7, #12]
 800c2be:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	1c5a      	adds	r2, r3, #1
 800c2c6:	60fa      	str	r2, [r7, #12]
 800c2c8:	783a      	ldrb	r2, [r7, #0]
 800c2ca:	701a      	strb	r2, [r3, #0]
 800c2cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c2d0:	f04f 0200 	mov.w	r2, #0
 800c2d4:	f04f 0300 	mov.w	r3, #0
 800c2d8:	0a02      	lsrs	r2, r0, #8
 800c2da:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c2de:	0a0b      	lsrs	r3, r1, #8
 800c2e0:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	1c5a      	adds	r2, r3, #1
 800c2e8:	60fa      	str	r2, [r7, #12]
 800c2ea:	783a      	ldrb	r2, [r7, #0]
 800c2ec:	701a      	strb	r2, [r3, #0]
 800c2ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c2f2:	f04f 0200 	mov.w	r2, #0
 800c2f6:	f04f 0300 	mov.w	r3, #0
 800c2fa:	0a02      	lsrs	r2, r0, #8
 800c2fc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c300:	0a0b      	lsrs	r3, r1, #8
 800c302:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	1c5a      	adds	r2, r3, #1
 800c30a:	60fa      	str	r2, [r7, #12]
 800c30c:	783a      	ldrb	r2, [r7, #0]
 800c30e:	701a      	strb	r2, [r3, #0]
 800c310:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c314:	f04f 0200 	mov.w	r2, #0
 800c318:	f04f 0300 	mov.w	r3, #0
 800c31c:	0a02      	lsrs	r2, r0, #8
 800c31e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c322:	0a0b      	lsrs	r3, r1, #8
 800c324:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	1c5a      	adds	r2, r3, #1
 800c32c:	60fa      	str	r2, [r7, #12]
 800c32e:	783a      	ldrb	r2, [r7, #0]
 800c330:	701a      	strb	r2, [r3, #0]
 800c332:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c336:	f04f 0200 	mov.w	r2, #0
 800c33a:	f04f 0300 	mov.w	r3, #0
 800c33e:	0a02      	lsrs	r2, r0, #8
 800c340:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c344:	0a0b      	lsrs	r3, r1, #8
 800c346:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	1c5a      	adds	r2, r3, #1
 800c34e:	60fa      	str	r2, [r7, #12]
 800c350:	783a      	ldrb	r2, [r7, #0]
 800c352:	701a      	strb	r2, [r3, #0]
 800c354:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c358:	f04f 0200 	mov.w	r2, #0
 800c35c:	f04f 0300 	mov.w	r3, #0
 800c360:	0a02      	lsrs	r2, r0, #8
 800c362:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c366:	0a0b      	lsrs	r3, r1, #8
 800c368:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	1c5a      	adds	r2, r3, #1
 800c370:	60fa      	str	r2, [r7, #12]
 800c372:	783a      	ldrb	r2, [r7, #0]
 800c374:	701a      	strb	r2, [r3, #0]
 800c376:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c37a:	f04f 0200 	mov.w	r2, #0
 800c37e:	f04f 0300 	mov.w	r3, #0
 800c382:	0a02      	lsrs	r2, r0, #8
 800c384:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c388:	0a0b      	lsrs	r3, r1, #8
 800c38a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	1c5a      	adds	r2, r3, #1
 800c392:	60fa      	str	r2, [r7, #12]
 800c394:	783a      	ldrb	r2, [r7, #0]
 800c396:	701a      	strb	r2, [r3, #0]
 800c398:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c39c:	f04f 0200 	mov.w	r2, #0
 800c3a0:	f04f 0300 	mov.w	r3, #0
 800c3a4:	0a02      	lsrs	r2, r0, #8
 800c3a6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c3aa:	0a0b      	lsrs	r3, r1, #8
 800c3ac:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	1c5a      	adds	r2, r3, #1
 800c3b4:	60fa      	str	r2, [r7, #12]
 800c3b6:	783a      	ldrb	r2, [r7, #0]
 800c3b8:	701a      	strb	r2, [r3, #0]
}
 800c3ba:	bf00      	nop
 800c3bc:	3714      	adds	r7, #20
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c4:	4770      	bx	lr

0800c3c6 <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800c3c6:	b480      	push	{r7}
 800c3c8:	b083      	sub	sp, #12
 800c3ca:	af00      	add	r7, sp, #0
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 800c3d0:	2281      	movs	r2, #129	; 0x81
 800c3d2:	79fb      	ldrb	r3, [r7, #7]
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d30f      	bcc.n	800c3f8 <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 800c3d8:	22fe      	movs	r2, #254	; 0xfe
 800c3da:	79fb      	ldrb	r3, [r7, #7]
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d801      	bhi.n	800c3e4 <dbc_1st+0x1e>
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	e00a      	b.n	800c3fa <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	79fb      	ldrb	r3, [r7, #7]
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d305      	bcc.n	800c3f8 <dbc_1st+0x32>
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	79fb      	ldrb	r3, [r7, #7]
 800c3f0:	4293      	cmp	r3, r2
 800c3f2:	d801      	bhi.n	800c3f8 <dbc_1st+0x32>
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	e000      	b.n	800c3fa <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800c3f8:	2300      	movs	r3, #0
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	370c      	adds	r7, #12
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr

0800c406 <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 800c406:	b480      	push	{r7}
 800c408:	b083      	sub	sp, #12
 800c40a:	af00      	add	r7, sp, #0
 800c40c:	4603      	mov	r3, r0
 800c40e:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 800c410:	2240      	movs	r2, #64	; 0x40
 800c412:	79fb      	ldrb	r3, [r7, #7]
 800c414:	4293      	cmp	r3, r2
 800c416:	d319      	bcc.n	800c44c <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 800c418:	227e      	movs	r2, #126	; 0x7e
 800c41a:	79fb      	ldrb	r3, [r7, #7]
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d801      	bhi.n	800c424 <dbc_2nd+0x1e>
 800c420:	2301      	movs	r3, #1
 800c422:	e014      	b.n	800c44e <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 800c424:	2280      	movs	r2, #128	; 0x80
 800c426:	79fb      	ldrb	r3, [r7, #7]
 800c428:	4293      	cmp	r3, r2
 800c42a:	d305      	bcc.n	800c438 <dbc_2nd+0x32>
 800c42c:	22fe      	movs	r2, #254	; 0xfe
 800c42e:	79fb      	ldrb	r3, [r7, #7]
 800c430:	4293      	cmp	r3, r2
 800c432:	d801      	bhi.n	800c438 <dbc_2nd+0x32>
 800c434:	2301      	movs	r3, #1
 800c436:	e00a      	b.n	800c44e <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 800c438:	2200      	movs	r2, #0
 800c43a:	79fb      	ldrb	r3, [r7, #7]
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d305      	bcc.n	800c44c <dbc_2nd+0x46>
 800c440:	2200      	movs	r2, #0
 800c442:	79fb      	ldrb	r3, [r7, #7]
 800c444:	4293      	cmp	r3, r2
 800c446:	d801      	bhi.n	800c44c <dbc_2nd+0x46>
 800c448:	2301      	movs	r3, #1
 800c44a:	e000      	b.n	800c44e <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800c44c:	2300      	movs	r3, #0
}
 800c44e:	4618      	mov	r0, r3
 800c450:	370c      	adds	r7, #12
 800c452:	46bd      	mov	sp, r7
 800c454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c458:	4770      	bx	lr

0800c45a <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 800c45a:	b580      	push	{r7, lr}
 800c45c:	b086      	sub	sp, #24
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	1c5a      	adds	r2, r3, #1
 800c46c:	617a      	str	r2, [r7, #20]
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 800c472:	8a7b      	ldrh	r3, [r7, #18]
 800c474:	b2db      	uxtb	r3, r3
 800c476:	4618      	mov	r0, r3
 800c478:	f7ff ffa5 	bl	800c3c6 <dbc_1st>
 800c47c:	4603      	mov	r3, r0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d015      	beq.n	800c4ae <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	1c5a      	adds	r2, r3, #1
 800c486:	617a      	str	r2, [r7, #20]
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 800c48c:	7c7b      	ldrb	r3, [r7, #17]
 800c48e:	4618      	mov	r0, r3
 800c490:	f7ff ffb9 	bl	800c406 <dbc_2nd>
 800c494:	4603      	mov	r3, r0
 800c496:	2b00      	cmp	r3, #0
 800c498:	d102      	bne.n	800c4a0 <tchar2uni+0x46>
 800c49a:	f04f 33ff 	mov.w	r3, #4294967295
 800c49e:	e01d      	b.n	800c4dc <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 800c4a0:	8a7b      	ldrh	r3, [r7, #18]
 800c4a2:	021b      	lsls	r3, r3, #8
 800c4a4:	b29a      	uxth	r2, r3
 800c4a6:	7c7b      	ldrb	r3, [r7, #17]
 800c4a8:	b29b      	uxth	r3, r3
 800c4aa:	4413      	add	r3, r2
 800c4ac:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 800c4ae:	8a7b      	ldrh	r3, [r7, #18]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d00d      	beq.n	800c4d0 <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 800c4b4:	8a7b      	ldrh	r3, [r7, #18]
 800c4b6:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f004 fb1c 	bl	8010af8 <ff_oem2uni>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 800c4c4:	8a7b      	ldrh	r3, [r7, #18]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d102      	bne.n	800c4d0 <tchar2uni+0x76>
 800c4ca:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ce:	e005      	b.n	800c4dc <tchar2uni+0x82>
	}
	uc = wc;
 800c4d0:	8a7b      	ldrh	r3, [r7, #18]
 800c4d2:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	697a      	ldr	r2, [r7, #20]
 800c4d8:	601a      	str	r2, [r3, #0]
	return uc;
 800c4da:	68fb      	ldr	r3, [r7, #12]
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3718      	adds	r7, #24
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b086      	sub	sp, #24
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 800c4f0:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	f004 faa3 	bl	8010a40 <ff_uni2oem>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 800c4fe:	8afb      	ldrh	r3, [r7, #22]
 800c500:	2bff      	cmp	r3, #255	; 0xff
 800c502:	d914      	bls.n	800c52e <put_utf+0x4a>
		if (szb < 2) return 0;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2b01      	cmp	r3, #1
 800c508:	d801      	bhi.n	800c50e <put_utf+0x2a>
 800c50a:	2300      	movs	r3, #0
 800c50c:	e01e      	b.n	800c54c <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 800c50e:	8afb      	ldrh	r3, [r7, #22]
 800c510:	0a1b      	lsrs	r3, r3, #8
 800c512:	b299      	uxth	r1, r3
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	1c5a      	adds	r2, r3, #1
 800c518:	60ba      	str	r2, [r7, #8]
 800c51a:	b2ca      	uxtb	r2, r1
 800c51c:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	1c5a      	adds	r2, r3, #1
 800c522:	60ba      	str	r2, [r7, #8]
 800c524:	8afa      	ldrh	r2, [r7, #22]
 800c526:	b2d2      	uxtb	r2, r2
 800c528:	701a      	strb	r2, [r3, #0]
		return 2;
 800c52a:	2302      	movs	r3, #2
 800c52c:	e00e      	b.n	800c54c <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid char or buffer overflow? */
 800c52e:	8afb      	ldrh	r3, [r7, #22]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d002      	beq.n	800c53a <put_utf+0x56>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d101      	bne.n	800c53e <put_utf+0x5a>
 800c53a:	2300      	movs	r3, #0
 800c53c:	e006      	b.n	800c54c <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	1c5a      	adds	r2, r3, #1
 800c542:	60ba      	str	r2, [r7, #8]
 800c544:	8afa      	ldrh	r2, [r7, #22]
 800c546:	b2d2      	uxtb	r2, r2
 800c548:	701a      	strb	r2, [r3, #0]
	return 1;
 800c54a:	2301      	movs	r3, #1
#endif
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3718      	adds	r7, #24
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}

0800c554 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b084      	sub	sp, #16
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 800c55c:	2300      	movs	r3, #0
 800c55e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	78db      	ldrb	r3, [r3, #3]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d02c      	beq.n	800c5c2 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	7858      	ldrb	r0, [r3, #1]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c576:	2301      	movs	r3, #1
 800c578:	f7ff fcff 	bl	800bf7a <disk_write>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d11d      	bne.n	800c5be <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2200      	movs	r2, #0
 800c586:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c590:	1ad2      	subs	r2, r2, r3
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6a1b      	ldr	r3, [r3, #32]
 800c596:	429a      	cmp	r2, r3
 800c598:	d213      	bcs.n	800c5c2 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	789b      	ldrb	r3, [r3, #2]
 800c59e:	2b02      	cmp	r3, #2
 800c5a0:	d10f      	bne.n	800c5c2 <sync_window+0x6e>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	7858      	ldrb	r0, [r3, #1]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6a1b      	ldr	r3, [r3, #32]
 800c5b4:	441a      	add	r2, r3
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	f7ff fcdf 	bl	800bf7a <disk_write>
 800c5bc:	e001      	b.n	800c5c2 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 800c5be:	2301      	movs	r3, #1
 800c5c0:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 800c5c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3710      	adds	r7, #16
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}

0800c5cc <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b084      	sub	sp, #16
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
 800c5d4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5de:	683a      	ldr	r2, [r7, #0]
 800c5e0:	429a      	cmp	r2, r3
 800c5e2:	d01b      	beq.n	800c61c <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f7ff ffb5 	bl	800c554 <sync_window>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c5ee:	7bfb      	ldrb	r3, [r7, #15]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d113      	bne.n	800c61c <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	7858      	ldrb	r0, [r3, #1]
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c5fe:	2301      	movs	r3, #1
 800c600:	683a      	ldr	r2, [r7, #0]
 800c602:	f7ff fc93 	bl	800bf2c <disk_read>
 800c606:	4603      	mov	r3, r0
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d004      	beq.n	800c616 <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 800c60c:	f04f 33ff 	mov.w	r3, #4294967295
 800c610:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c612:	2301      	movs	r3, #1
 800c614:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	683a      	ldr	r2, [r7, #0]
 800c61a:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800c61c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3710      	adds	r7, #16
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
	...

0800c628 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b084      	sub	sp, #16
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f7ff ff8f 	bl	800c554 <sync_window>
 800c636:	4603      	mov	r3, r0
 800c638:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c63a:	7bfb      	ldrb	r3, [r7, #15]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d158      	bne.n	800c6f2 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	2b03      	cmp	r3, #3
 800c646:	d148      	bne.n	800c6da <sync_fs+0xb2>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	791b      	ldrb	r3, [r3, #4]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d144      	bne.n	800c6da <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	333c      	adds	r3, #60	; 0x3c
 800c654:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c658:	2100      	movs	r1, #0
 800c65a:	4618      	mov	r0, r3
 800c65c:	f00a fe7a 	bl	8017354 <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	333c      	adds	r3, #60	; 0x3c
 800c664:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c668:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7ff fddb 	bl	800c228 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	333c      	adds	r3, #60	; 0x3c
 800c676:	4921      	ldr	r1, [pc, #132]	; (800c6fc <sync_fs+0xd4>)
 800c678:	4618      	mov	r0, r3
 800c67a:	f7ff fdf0 	bl	800c25e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	333c      	adds	r3, #60	; 0x3c
 800c682:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c686:	491e      	ldr	r1, [pc, #120]	; (800c700 <sync_fs+0xd8>)
 800c688:	4618      	mov	r0, r3
 800c68a:	f7ff fde8 	bl	800c25e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	333c      	adds	r3, #60	; 0x3c
 800c692:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	699b      	ldr	r3, [r3, #24]
 800c69a:	4619      	mov	r1, r3
 800c69c:	4610      	mov	r0, r2
 800c69e:	f7ff fdde 	bl	800c25e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	333c      	adds	r3, #60	; 0x3c
 800c6a6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	695b      	ldr	r3, [r3, #20]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	4610      	mov	r0, r2
 800c6b2:	f7ff fdd4 	bl	800c25e <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ba:	1c5a      	adds	r2, r3, #1
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	7858      	ldrb	r0, [r3, #1]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	f7ff fc53 	bl	800bf7a <disk_write>
			fs->fsi_flag = 0;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	785b      	ldrb	r3, [r3, #1]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	2100      	movs	r1, #0
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7ff fc70 	bl	800bfc8 <disk_ioctl>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d001      	beq.n	800c6f2 <sync_fs+0xca>
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c6f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3710      	adds	r7, #16
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	41615252 	.word	0x41615252
 800c700:	61417272 	.word	0x61417272

0800c704 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c704:	b480      	push	{r7}
 800c706:	b083      	sub	sp, #12
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
 800c70c:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	3b02      	subs	r3, #2
 800c712:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	69db      	ldr	r3, [r3, #28]
 800c718:	3b02      	subs	r3, #2
 800c71a:	683a      	ldr	r2, [r7, #0]
 800c71c:	429a      	cmp	r2, r3
 800c71e:	d301      	bcc.n	800c724 <clst2sect+0x20>
 800c720:	2300      	movs	r3, #0
 800c722:	e008      	b.n	800c736 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	895b      	ldrh	r3, [r3, #10]
 800c72c:	4619      	mov	r1, r3
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	fb01 f303 	mul.w	r3, r1, r3
 800c734:	4413      	add	r3, r2
}
 800c736:	4618      	mov	r0, r3
 800c738:	370c      	adds	r7, #12
 800c73a:	46bd      	mov	sp, r7
 800c73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c740:	4770      	bx	lr
	...

0800c744 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b088      	sub	sp, #32
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c74e:	6879      	ldr	r1, [r7, #4]
 800c750:	6809      	ldr	r1, [r1, #0]
 800c752:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c754:	6839      	ldr	r1, [r7, #0]
 800c756:	2901      	cmp	r1, #1
 800c758:	d904      	bls.n	800c764 <get_fat+0x20>
 800c75a:	69b9      	ldr	r1, [r7, #24]
 800c75c:	69c9      	ldr	r1, [r1, #28]
 800c75e:	6838      	ldr	r0, [r7, #0]
 800c760:	4288      	cmp	r0, r1
 800c762:	d302      	bcc.n	800c76a <get_fat+0x26>
		val = 1;	/* Internal error */
 800c764:	2301      	movs	r3, #1
 800c766:	61fb      	str	r3, [r7, #28]
 800c768:	e10d      	b.n	800c986 <get_fat+0x242>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c76a:	f04f 31ff 	mov.w	r1, #4294967295
 800c76e:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800c770:	69b9      	ldr	r1, [r7, #24]
 800c772:	7809      	ldrb	r1, [r1, #0]
 800c774:	3901      	subs	r1, #1
 800c776:	2903      	cmp	r1, #3
 800c778:	f200 80f9 	bhi.w	800c96e <get_fat+0x22a>
 800c77c:	a001      	add	r0, pc, #4	; (adr r0, 800c784 <get_fat+0x40>)
 800c77e:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c782:	bf00      	nop
 800c784:	0800c795 	.word	0x0800c795
 800c788:	0800c81d 	.word	0x0800c81d
 800c78c:	0800c853 	.word	0x0800c853
 800c790:	0800c88d 	.word	0x0800c88d
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	60fb      	str	r3, [r7, #12]
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	085b      	lsrs	r3, r3, #1
 800c79c:	68fa      	ldr	r2, [r7, #12]
 800c79e:	4413      	add	r3, r2
 800c7a0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	0a5b      	lsrs	r3, r3, #9
 800c7aa:	4413      	add	r3, r2
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	69b8      	ldr	r0, [r7, #24]
 800c7b0:	f7ff ff0c 	bl	800c5cc <move_window>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f040 80dc 	bne.w	800c974 <get_fat+0x230>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	1c5a      	adds	r2, r3, #1
 800c7c0:	60fa      	str	r2, [r7, #12]
 800c7c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7c6:	69ba      	ldr	r2, [r7, #24]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7ce:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c7d0:	69bb      	ldr	r3, [r7, #24]
 800c7d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	0a5b      	lsrs	r3, r3, #9
 800c7d8:	4413      	add	r3, r2
 800c7da:	4619      	mov	r1, r3
 800c7dc:	69b8      	ldr	r0, [r7, #24]
 800c7de:	f7ff fef5 	bl	800c5cc <move_window>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	f040 80c7 	bne.w	800c978 <get_fat+0x234>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7f0:	69ba      	ldr	r2, [r7, #24]
 800c7f2:	4413      	add	r3, r2
 800c7f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7f8:	021b      	lsls	r3, r3, #8
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	4313      	orrs	r3, r2
 800c800:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	f003 0301 	and.w	r3, r3, #1
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d002      	beq.n	800c812 <get_fat+0xce>
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	091b      	lsrs	r3, r3, #4
 800c810:	e002      	b.n	800c818 <get_fat+0xd4>
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c818:	61fb      	str	r3, [r7, #28]
			break;
 800c81a:	e0b4      	b.n	800c986 <get_fat+0x242>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c81c:	69bb      	ldr	r3, [r7, #24]
 800c81e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	0a1b      	lsrs	r3, r3, #8
 800c824:	4413      	add	r3, r2
 800c826:	4619      	mov	r1, r3
 800c828:	69b8      	ldr	r0, [r7, #24]
 800c82a:	f7ff fecf 	bl	800c5cc <move_window>
 800c82e:	4603      	mov	r3, r0
 800c830:	2b00      	cmp	r3, #0
 800c832:	f040 80a3 	bne.w	800c97c <get_fat+0x238>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800c836:	69bb      	ldr	r3, [r7, #24]
 800c838:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	005b      	lsls	r3, r3, #1
 800c840:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c844:	4413      	add	r3, r2
 800c846:	4618      	mov	r0, r3
 800c848:	f7ff fbd8 	bl	800bffc <ld_word>
 800c84c:	4603      	mov	r3, r0
 800c84e:	61fb      	str	r3, [r7, #28]
			break;
 800c850:	e099      	b.n	800c986 <get_fat+0x242>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c852:	69bb      	ldr	r3, [r7, #24]
 800c854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	09db      	lsrs	r3, r3, #7
 800c85a:	4413      	add	r3, r2
 800c85c:	4619      	mov	r1, r3
 800c85e:	69b8      	ldr	r0, [r7, #24]
 800c860:	f7ff feb4 	bl	800c5cc <move_window>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	f040 808a 	bne.w	800c980 <get_fat+0x23c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 800c86c:	69bb      	ldr	r3, [r7, #24]
 800c86e:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	009b      	lsls	r3, r3, #2
 800c876:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c87a:	4413      	add	r3, r2
 800c87c:	4618      	mov	r0, r3
 800c87e:	f7ff fbd5 	bl	800c02c <ld_dword>
 800c882:	4603      	mov	r3, r0
 800c884:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c888:	61fb      	str	r3, [r7, #28]
			break;
 800c88a:	e07c      	b.n	800c986 <get_fat+0x242>
#if FF_FS_EXFAT
		case FS_EXFAT :
			if ((obj->objsize != 0 && obj->sclust != 0) || obj->stat == 0) {	/* Object except root dir must have valid data length */
 800c88c:	6879      	ldr	r1, [r7, #4]
 800c88e:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800c892:	4301      	orrs	r1, r0
 800c894:	d003      	beq.n	800c89e <get_fat+0x15a>
 800c896:	6879      	ldr	r1, [r7, #4]
 800c898:	6889      	ldr	r1, [r1, #8]
 800c89a:	2900      	cmp	r1, #0
 800c89c:	d103      	bne.n	800c8a6 <get_fat+0x162>
 800c89e:	6879      	ldr	r1, [r7, #4]
 800c8a0:	79c9      	ldrb	r1, [r1, #7]
 800c8a2:	2900      	cmp	r1, #0
 800c8a4:	d160      	bne.n	800c968 <get_fat+0x224>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800c8a6:	6879      	ldr	r1, [r7, #4]
 800c8a8:	6889      	ldr	r1, [r1, #8]
 800c8aa:	6838      	ldr	r0, [r7, #0]
 800c8ac:	1a41      	subs	r1, r0, r1
 800c8ae:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((LBA_t)((obj->objsize - 1) / SS(fs)) / fs->csize);	/* Number of clusters - 1 */
 800c8b0:	6879      	ldr	r1, [r7, #4]
 800c8b2:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800c8b6:	1e42      	subs	r2, r0, #1
 800c8b8:	f141 33ff 	adc.w	r3, r1, #4294967295
 800c8bc:	f04f 0000 	mov.w	r0, #0
 800c8c0:	f04f 0100 	mov.w	r1, #0
 800c8c4:	0a50      	lsrs	r0, r2, #9
 800c8c6:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800c8ca:	0a59      	lsrs	r1, r3, #9
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	69bb      	ldr	r3, [r7, #24]
 800c8d0:	895b      	ldrh	r3, [r3, #10]
 800c8d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8d6:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2 && cofs <= clen) {	/* Is it a contiguous chain? */
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	79db      	ldrb	r3, [r3, #7]
 800c8dc:	2b02      	cmp	r3, #2
 800c8de:	d10e      	bne.n	800c8fe <get_fat+0x1ba>
 800c8e0:	697a      	ldr	r2, [r7, #20]
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	429a      	cmp	r2, r3
 800c8e6:	d80a      	bhi.n	800c8fe <get_fat+0x1ba>
					val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* No data on the FAT, generate the value */
 800c8e8:	697a      	ldr	r2, [r7, #20]
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d002      	beq.n	800c8f6 <get_fat+0x1b2>
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	3301      	adds	r3, #1
 800c8f4:	e001      	b.n	800c8fa <get_fat+0x1b6>
 800c8f6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c8fa:	61fb      	str	r3, [r7, #28]
					break;
 800c8fc:	e043      	b.n	800c986 <get_fat+0x242>
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	79db      	ldrb	r3, [r3, #7]
 800c902:	2b03      	cmp	r3, #3
 800c904:	d108      	bne.n	800c918 <get_fat+0x1d4>
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	699b      	ldr	r3, [r3, #24]
 800c90a:	697a      	ldr	r2, [r7, #20]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d203      	bcs.n	800c918 <get_fat+0x1d4>
					val = clst + 1; 	/* Generate the value */
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	3301      	adds	r3, #1
 800c914:	61fb      	str	r3, [r7, #28]
					break;
 800c916:	e036      	b.n	800c986 <get_fat+0x242>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	79db      	ldrb	r3, [r3, #7]
 800c91c:	2b02      	cmp	r3, #2
 800c91e:	d023      	beq.n	800c968 <get_fat+0x224>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	69db      	ldr	r3, [r3, #28]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d003      	beq.n	800c930 <get_fat+0x1ec>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800c928:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c92c:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800c92e:	e02a      	b.n	800c986 <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	09db      	lsrs	r3, r3, #7
 800c938:	4413      	add	r3, r2
 800c93a:	4619      	mov	r1, r3
 800c93c:	69b8      	ldr	r0, [r7, #24]
 800c93e:	f7ff fe45 	bl	800c5cc <move_window>
 800c942:	4603      	mov	r3, r0
 800c944:	2b00      	cmp	r3, #0
 800c946:	d11d      	bne.n	800c984 <get_fat+0x240>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800c948:	69bb      	ldr	r3, [r7, #24]
 800c94a:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c956:	4413      	add	r3, r2
 800c958:	4618      	mov	r0, r3
 800c95a:	f7ff fb67 	bl	800c02c <ld_dword>
 800c95e:	4603      	mov	r3, r0
 800c960:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c964:	61fb      	str	r3, [r7, #28]
					break;
 800c966:	e00e      	b.n	800c986 <get_fat+0x242>
				}
			}
			val = 1;	/* Internal error */
 800c968:	2301      	movs	r3, #1
 800c96a:	61fb      	str	r3, [r7, #28]
			break;
 800c96c:	e00b      	b.n	800c986 <get_fat+0x242>
#endif
		default:
			val = 1;	/* Internal error */
 800c96e:	2301      	movs	r3, #1
 800c970:	61fb      	str	r3, [r7, #28]
 800c972:	e008      	b.n	800c986 <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c974:	bf00      	nop
 800c976:	e006      	b.n	800c986 <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c978:	bf00      	nop
 800c97a:	e004      	b.n	800c986 <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c97c:	bf00      	nop
 800c97e:	e002      	b.n	800c986 <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c980:	bf00      	nop
 800c982:	e000      	b.n	800c986 <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c984:	bf00      	nop
		}
	}

	return val;
 800c986:	69fb      	ldr	r3, [r7, #28]
}
 800c988:	4618      	mov	r0, r3
 800c98a:	3720      	adds	r7, #32
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}

0800c990 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c990:	b590      	push	{r4, r7, lr}
 800c992:	b089      	sub	sp, #36	; 0x24
 800c994:	af00      	add	r7, sp, #0
 800c996:	60f8      	str	r0, [r7, #12]
 800c998:	60b9      	str	r1, [r7, #8]
 800c99a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c99c:	2302      	movs	r3, #2
 800c99e:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	f240 80d6 	bls.w	800cb54 <put_fat+0x1c4>
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	69db      	ldr	r3, [r3, #28]
 800c9ac:	68ba      	ldr	r2, [r7, #8]
 800c9ae:	429a      	cmp	r2, r3
 800c9b0:	f080 80d0 	bcs.w	800cb54 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	2b04      	cmp	r3, #4
 800c9ba:	f300 80d4 	bgt.w	800cb66 <put_fat+0x1d6>
 800c9be:	2b03      	cmp	r3, #3
 800c9c0:	f280 8093 	bge.w	800caea <put_fat+0x15a>
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d002      	beq.n	800c9ce <put_fat+0x3e>
 800c9c8:	2b02      	cmp	r3, #2
 800c9ca:	d06e      	beq.n	800caaa <put_fat+0x11a>
 800c9cc:	e0cb      	b.n	800cb66 <put_fat+0x1d6>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800c9ce:	68bb      	ldr	r3, [r7, #8]
 800c9d0:	61bb      	str	r3, [r7, #24]
 800c9d2:	69bb      	ldr	r3, [r7, #24]
 800c9d4:	085b      	lsrs	r3, r3, #1
 800c9d6:	69ba      	ldr	r2, [r7, #24]
 800c9d8:	4413      	add	r3, r2
 800c9da:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c9e0:	69bb      	ldr	r3, [r7, #24]
 800c9e2:	0a5b      	lsrs	r3, r3, #9
 800c9e4:	4413      	add	r3, r2
 800c9e6:	4619      	mov	r1, r3
 800c9e8:	68f8      	ldr	r0, [r7, #12]
 800c9ea:	f7ff fdef 	bl	800c5cc <move_window>
 800c9ee:	4603      	mov	r3, r0
 800c9f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c9f2:	7ffb      	ldrb	r3, [r7, #31]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	f040 80af 	bne.w	800cb58 <put_fat+0x1c8>
			p = fs->win + bc++ % SS(fs);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ca00:	69bb      	ldr	r3, [r7, #24]
 800ca02:	1c59      	adds	r1, r3, #1
 800ca04:	61b9      	str	r1, [r7, #24]
 800ca06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca0a:	4413      	add	r3, r2
 800ca0c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	f003 0301 	and.w	r3, r3, #1
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d00d      	beq.n	800ca34 <put_fat+0xa4>
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	b25b      	sxtb	r3, r3
 800ca1e:	f003 030f 	and.w	r3, r3, #15
 800ca22:	b25a      	sxtb	r2, r3
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	011b      	lsls	r3, r3, #4
 800ca2a:	b25b      	sxtb	r3, r3
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	b25b      	sxtb	r3, r3
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	e001      	b.n	800ca38 <put_fat+0xa8>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	697a      	ldr	r2, [r7, #20]
 800ca3a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	2201      	movs	r2, #1
 800ca40:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	0a5b      	lsrs	r3, r3, #9
 800ca4a:	4413      	add	r3, r2
 800ca4c:	4619      	mov	r1, r3
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	f7ff fdbc 	bl	800c5cc <move_window>
 800ca54:	4603      	mov	r3, r0
 800ca56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ca58:	7ffb      	ldrb	r3, [r7, #31]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d17e      	bne.n	800cb5c <put_fat+0x1cc>
			p = fs->win + bc % SS(fs);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca6a:	4413      	add	r3, r2
 800ca6c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	f003 0301 	and.w	r3, r3, #1
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d003      	beq.n	800ca80 <put_fat+0xf0>
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	091b      	lsrs	r3, r3, #4
 800ca7c:	b2db      	uxtb	r3, r3
 800ca7e:	e00e      	b.n	800ca9e <put_fat+0x10e>
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	781b      	ldrb	r3, [r3, #0]
 800ca84:	b25b      	sxtb	r3, r3
 800ca86:	f023 030f 	bic.w	r3, r3, #15
 800ca8a:	b25a      	sxtb	r2, r3
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	0a1b      	lsrs	r3, r3, #8
 800ca90:	b25b      	sxtb	r3, r3
 800ca92:	f003 030f 	and.w	r3, r3, #15
 800ca96:	b25b      	sxtb	r3, r3
 800ca98:	4313      	orrs	r3, r2
 800ca9a:	b25b      	sxtb	r3, r3
 800ca9c:	b2db      	uxtb	r3, r3
 800ca9e:	697a      	ldr	r2, [r7, #20]
 800caa0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2201      	movs	r2, #1
 800caa6:	70da      	strb	r2, [r3, #3]
			break;
 800caa8:	e05d      	b.n	800cb66 <put_fat+0x1d6>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	0a1b      	lsrs	r3, r3, #8
 800cab2:	4413      	add	r3, r2
 800cab4:	4619      	mov	r1, r3
 800cab6:	68f8      	ldr	r0, [r7, #12]
 800cab8:	f7ff fd88 	bl	800c5cc <move_window>
 800cabc:	4603      	mov	r3, r0
 800cabe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cac0:	7ffb      	ldrb	r3, [r7, #31]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d14c      	bne.n	800cb60 <put_fat+0x1d0>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	005b      	lsls	r3, r3, #1
 800cad0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cad4:	4413      	add	r3, r2
 800cad6:	687a      	ldr	r2, [r7, #4]
 800cad8:	b292      	uxth	r2, r2
 800cada:	4611      	mov	r1, r2
 800cadc:	4618      	mov	r0, r3
 800cade:	f7ff fba3 	bl	800c228 <st_word>
			fs->wflag = 1;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2201      	movs	r2, #1
 800cae6:	70da      	strb	r2, [r3, #3]
			break;
 800cae8:	e03d      	b.n	800cb66 <put_fat+0x1d6>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	09db      	lsrs	r3, r3, #7
 800caf2:	4413      	add	r3, r2
 800caf4:	4619      	mov	r1, r3
 800caf6:	68f8      	ldr	r0, [r7, #12]
 800caf8:	f7ff fd68 	bl	800c5cc <move_window>
 800cafc:	4603      	mov	r3, r0
 800cafe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cb00:	7ffb      	ldrb	r3, [r7, #31]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d12e      	bne.n	800cb64 <put_fat+0x1d4>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	781b      	ldrb	r3, [r3, #0]
 800cb0a:	2b04      	cmp	r3, #4
 800cb0c:	d012      	beq.n	800cb34 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	009b      	lsls	r3, r3, #2
 800cb1e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cb22:	4413      	add	r3, r2
 800cb24:	4618      	mov	r0, r3
 800cb26:	f7ff fa81 	bl	800c02c <ld_dword>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800cb30:	4323      	orrs	r3, r4
 800cb32:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cb42:	4413      	add	r3, r2
 800cb44:	6879      	ldr	r1, [r7, #4]
 800cb46:	4618      	mov	r0, r3
 800cb48:	f7ff fb89 	bl	800c25e <st_dword>
			fs->wflag = 1;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2201      	movs	r2, #1
 800cb50:	70da      	strb	r2, [r3, #3]
			break;
 800cb52:	e008      	b.n	800cb66 <put_fat+0x1d6>
		}
	}
 800cb54:	bf00      	nop
 800cb56:	e006      	b.n	800cb66 <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cb58:	bf00      	nop
 800cb5a:	e004      	b.n	800cb66 <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cb5c:	bf00      	nop
 800cb5e:	e002      	b.n	800cb66 <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cb60:	bf00      	nop
 800cb62:	e000      	b.n	800cb66 <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cb64:	bf00      	nop
	return res;
 800cb66:	7ffb      	ldrb	r3, [r7, #31]
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3724      	adds	r7, #36	; 0x24
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd90      	pop	{r4, r7, pc}

0800cb70 <find_bitmap>:
static DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b08a      	sub	sp, #40	; 0x28
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	60f8      	str	r0, [r7, #12]
 800cb78:	60b9      	str	r1, [r7, #8]
 800cb7a:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	3b02      	subs	r3, #2
 800cb80:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	69db      	ldr	r3, [r3, #28]
 800cb86:	3b02      	subs	r3, #2
 800cb88:	68ba      	ldr	r2, [r7, #8]
 800cb8a:	429a      	cmp	r2, r3
 800cb8c:	d301      	bcc.n	800cb92 <find_bitmap+0x22>
 800cb8e:	2300      	movs	r3, #0
 800cb90:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	61fb      	str	r3, [r7, #28]
 800cb96:	69fb      	ldr	r3, [r7, #28]
 800cb98:	61bb      	str	r3, [r7, #24]
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cba2:	69fb      	ldr	r3, [r7, #28]
 800cba4:	0b1b      	lsrs	r3, r3, #12
 800cba6:	4413      	add	r3, r2
 800cba8:	4619      	mov	r1, r3
 800cbaa:	68f8      	ldr	r0, [r7, #12]
 800cbac:	f7ff fd0e 	bl	800c5cc <move_window>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d002      	beq.n	800cbbc <find_bitmap+0x4c>
 800cbb6:	f04f 33ff 	mov.w	r3, #4294967295
 800cbba:	e051      	b.n	800cc60 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	08db      	lsrs	r3, r3, #3
 800cbc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbc4:	623b      	str	r3, [r7, #32]
 800cbc6:	69fb      	ldr	r3, [r7, #28]
 800cbc8:	f003 0307 	and.w	r3, r3, #7
 800cbcc:	2201      	movs	r2, #1
 800cbce:	fa02 f303 	lsl.w	r3, r2, r3
 800cbd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800cbd6:	68fa      	ldr	r2, [r7, #12]
 800cbd8:	6a3b      	ldr	r3, [r7, #32]
 800cbda:	4413      	add	r3, r2
 800cbdc:	333c      	adds	r3, #60	; 0x3c
 800cbde:	781a      	ldrb	r2, [r3, #0]
 800cbe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbe4:	4013      	ands	r3, r2
 800cbe6:	74fb      	strb	r3, [r7, #19]
 800cbe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cbec:	005b      	lsls	r3, r3, #1
 800cbee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	3301      	adds	r3, #1
 800cbf6:	61fb      	str	r3, [r7, #28]
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	69db      	ldr	r3, [r3, #28]
 800cbfc:	3b02      	subs	r3, #2
 800cbfe:	69fa      	ldr	r2, [r7, #28]
 800cc00:	429a      	cmp	r2, r3
 800cc02:	d307      	bcc.n	800cc14 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800cc04:	2300      	movs	r3, #0
 800cc06:	61fb      	str	r3, [r7, #28]
 800cc08:	2300      	movs	r3, #0
 800cc0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cc0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cc12:	623b      	str	r3, [r7, #32]
				}
				if (bv == 0) {	/* Is it a free cluster? */
 800cc14:	7cfb      	ldrb	r3, [r7, #19]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d109      	bne.n	800cc2e <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800cc1a:	697b      	ldr	r3, [r7, #20]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	617b      	str	r3, [r7, #20]
 800cc20:	697a      	ldr	r2, [r7, #20]
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d106      	bne.n	800cc36 <find_bitmap+0xc6>
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	3302      	adds	r3, #2
 800cc2c:	e018      	b.n	800cc60 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800cc2e:	69fb      	ldr	r3, [r7, #28]
 800cc30:	61bb      	str	r3, [r7, #24]
 800cc32:	2300      	movs	r3, #0
 800cc34:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800cc36:	69fa      	ldr	r2, [r7, #28]
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d101      	bne.n	800cc42 <find_bitmap+0xd2>
 800cc3e:	2300      	movs	r3, #0
 800cc40:	e00e      	b.n	800cc60 <find_bitmap+0xf0>
			} while (bm != 0);
 800cc42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d1c5      	bne.n	800cbd6 <find_bitmap+0x66>
			bm = 1;
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		} while (++i < SS(fs));
 800cc50:	6a3b      	ldr	r3, [r7, #32]
 800cc52:	3301      	adds	r3, #1
 800cc54:	623b      	str	r3, [r7, #32]
 800cc56:	6a3b      	ldr	r3, [r7, #32]
 800cc58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc5c:	d3bb      	bcc.n	800cbd6 <find_bitmap+0x66>
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800cc5e:	e79e      	b.n	800cb9e <find_bitmap+0x2e>
	}
}
 800cc60:	4618      	mov	r0, r3
 800cc62:	3728      	adds	r7, #40	; 0x28
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}

0800cc68 <change_bitmap>:
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b088      	sub	sp, #32
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	60f8      	str	r0, [r7, #12]
 800cc70:	60b9      	str	r1, [r7, #8]
 800cc72:	607a      	str	r2, [r7, #4]
 800cc74:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	LBA_t sect;


	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	3b02      	subs	r3, #2
 800cc7a:	60bb      	str	r3, [r7, #8]
	sect = fs->bitbase + clst / 8 / SS(fs);	/* Sector address */
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	0b1b      	lsrs	r3, r3, #12
 800cc84:	4413      	add	r3, r2
 800cc86:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);					/* Byte offset in the sector */
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	08db      	lsrs	r3, r3, #3
 800cc8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc90:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);					/* Bit mask in the byte */
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	f003 0307 	and.w	r3, r3, #7
 800cc98:	2201      	movs	r2, #1
 800cc9a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc9e:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	1c5a      	adds	r2, r3, #1
 800cca4:	617a      	str	r2, [r7, #20]
 800cca6:	4619      	mov	r1, r3
 800cca8:	68f8      	ldr	r0, [r7, #12]
 800ccaa:	f7ff fc8f 	bl	800c5cc <move_window>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d001      	beq.n	800ccb8 <change_bitmap+0x50>
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e03d      	b.n	800cd34 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800ccb8:	68fa      	ldr	r2, [r7, #12]
 800ccba:	69bb      	ldr	r3, [r7, #24]
 800ccbc:	4413      	add	r3, r2
 800ccbe:	333c      	adds	r3, #60	; 0x3c
 800ccc0:	781a      	ldrb	r2, [r3, #0]
 800ccc2:	7ffb      	ldrb	r3, [r7, #31]
 800ccc4:	4013      	ands	r3, r2
 800ccc6:	b2db      	uxtb	r3, r3
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	bf14      	ite	ne
 800cccc:	2301      	movne	r3, #1
 800ccce:	2300      	moveq	r3, #0
 800ccd0:	b2db      	uxtb	r3, r3
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d101      	bne.n	800ccde <change_bitmap+0x76>
 800ccda:	2302      	movs	r3, #2
 800ccdc:	e02a      	b.n	800cd34 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800ccde:	68fa      	ldr	r2, [r7, #12]
 800cce0:	69bb      	ldr	r3, [r7, #24]
 800cce2:	4413      	add	r3, r2
 800cce4:	333c      	adds	r3, #60	; 0x3c
 800cce6:	781a      	ldrb	r2, [r3, #0]
 800cce8:	7ffb      	ldrb	r3, [r7, #31]
 800ccea:	4053      	eors	r3, r2
 800ccec:	b2d9      	uxtb	r1, r3
 800ccee:	68fa      	ldr	r2, [r7, #12]
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	333c      	adds	r3, #60	; 0x3c
 800ccf6:	460a      	mov	r2, r1
 800ccf8:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	3b01      	subs	r3, #1
 800cd04:	607b      	str	r3, [r7, #4]
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d101      	bne.n	800cd10 <change_bitmap+0xa8>
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	e011      	b.n	800cd34 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800cd10:	7ffb      	ldrb	r3, [r7, #31]
 800cd12:	005b      	lsls	r3, r3, #1
 800cd14:	77fb      	strb	r3, [r7, #31]
 800cd16:	7ffb      	ldrb	r3, [r7, #31]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d1cd      	bne.n	800ccb8 <change_bitmap+0x50>
			bm = 1;
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800cd20:	69bb      	ldr	r3, [r7, #24]
 800cd22:	3301      	adds	r3, #1
 800cd24:	61bb      	str	r3, [r7, #24]
 800cd26:	69bb      	ldr	r3, [r7, #24]
 800cd28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd2c:	d3c4      	bcc.n	800ccb8 <change_bitmap+0x50>
		i = 0;
 800cd2e:	2300      	movs	r3, #0
 800cd30:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800cd32:	e7b5      	b.n	800cca0 <change_bitmap+0x38>
	}
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3720      	adds	r7, #32
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <fill_first_frag>:
/*---------------------------------------------*/

static FRESULT fill_first_frag (
	FFOBJID* obj	/* Pointer to the corresponding object */
)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b086      	sub	sp, #24
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;


	if (obj->stat == 3) {	/* Has the object been changed 'fragmented' in this session? */
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	79db      	ldrb	r3, [r3, #7]
 800cd48:	2b03      	cmp	r3, #3
 800cd4a:	d121      	bne.n	800cd90 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	689b      	ldr	r3, [r3, #8]
 800cd50:	617b      	str	r3, [r7, #20]
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	699b      	ldr	r3, [r3, #24]
 800cd56:	613b      	str	r3, [r7, #16]
 800cd58:	e014      	b.n	800cd84 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6818      	ldr	r0, [r3, #0]
 800cd5e:	697b      	ldr	r3, [r7, #20]
 800cd60:	3301      	adds	r3, #1
 800cd62:	461a      	mov	r2, r3
 800cd64:	6979      	ldr	r1, [r7, #20]
 800cd66:	f7ff fe13 	bl	800c990 <put_fat>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800cd6e:	7bfb      	ldrb	r3, [r7, #15]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d001      	beq.n	800cd78 <fill_first_frag+0x3c>
 800cd74:	7bfb      	ldrb	r3, [r7, #15]
 800cd76:	e00c      	b.n	800cd92 <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	617b      	str	r3, [r7, #20]
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	3b01      	subs	r3, #1
 800cd82:	613b      	str	r3, [r7, #16]
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d1e7      	bne.n	800cd5a <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800cd90:	2300      	movs	r3, #0
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3718      	adds	r7, #24
 800cd96:	46bd      	mov	sp, r7
 800cd98:	bd80      	pop	{r7, pc}

0800cd9a <fill_last_frag>:
static FRESULT fill_last_frag (
	FFOBJID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,		/* Last cluster of the fragment */
	DWORD term		/* Value to set the last FAT entry */
)
{
 800cd9a:	b580      	push	{r7, lr}
 800cd9c:	b086      	sub	sp, #24
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	60f8      	str	r0, [r7, #12]
 800cda2:	60b9      	str	r1, [r7, #8]
 800cda4:	607a      	str	r2, [r7, #4]
	FRESULT res;


	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800cda6:	e020      	b.n	800cdea <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	6818      	ldr	r0, [r3, #0]
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	69db      	ldr	r3, [r3, #28]
 800cdb0:	68ba      	ldr	r2, [r7, #8]
 800cdb2:	1ad3      	subs	r3, r2, r3
 800cdb4:	1c59      	adds	r1, r3, #1
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	69db      	ldr	r3, [r3, #28]
 800cdba:	2b01      	cmp	r3, #1
 800cdbc:	d905      	bls.n	800cdca <fill_last_frag+0x30>
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	69db      	ldr	r3, [r3, #28]
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	1ad3      	subs	r3, r2, r3
 800cdc6:	3302      	adds	r3, #2
 800cdc8:	e000      	b.n	800cdcc <fill_last_frag+0x32>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	461a      	mov	r2, r3
 800cdce:	f7ff fddf 	bl	800c990 <put_fat>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800cdd6:	7dfb      	ldrb	r3, [r7, #23]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d001      	beq.n	800cde0 <fill_last_frag+0x46>
 800cddc:	7dfb      	ldrb	r3, [r7, #23]
 800cdde:	e009      	b.n	800cdf4 <fill_last_frag+0x5a>
		obj->n_frag--;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	69db      	ldr	r3, [r3, #28]
 800cde4:	1e5a      	subs	r2, r3, #1
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	69db      	ldr	r3, [r3, #28]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d1da      	bne.n	800cda8 <fill_last_frag+0xe>
	}
	return FR_OK;
 800cdf2:	2300      	movs	r3, #0
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3718      	adds	r7, #24
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b08a      	sub	sp, #40	; 0x28
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	60f8      	str	r0, [r7, #12]
 800ce04:	60b9      	str	r1, [r7, #8]
 800ce06:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	61bb      	str	r3, [r7, #24]
#if FF_FS_EXFAT || FF_USE_TRIM
	DWORD scl = clst, ecl = clst;
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	627b      	str	r3, [r7, #36]	; 0x24
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	623b      	str	r3, [r7, #32]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	2b01      	cmp	r3, #1
 800ce1e:	d904      	bls.n	800ce2a <remove_chain+0x2e>
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	69db      	ldr	r3, [r3, #28]
 800ce24:	68ba      	ldr	r2, [r7, #8]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d301      	bcc.n	800ce2e <remove_chain+0x32>
 800ce2a:	2302      	movs	r3, #2
 800ce2c:	e0c4      	b.n	800cfb8 <remove_chain+0x1bc>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d014      	beq.n	800ce5e <remove_chain+0x62>
 800ce34:	69bb      	ldr	r3, [r7, #24]
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	2b04      	cmp	r3, #4
 800ce3a:	d103      	bne.n	800ce44 <remove_chain+0x48>
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	79db      	ldrb	r3, [r3, #7]
 800ce40:	2b02      	cmp	r3, #2
 800ce42:	d00c      	beq.n	800ce5e <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ce44:	f04f 32ff 	mov.w	r2, #4294967295
 800ce48:	6879      	ldr	r1, [r7, #4]
 800ce4a:	69b8      	ldr	r0, [r7, #24]
 800ce4c:	f7ff fda0 	bl	800c990 <put_fat>
 800ce50:	4603      	mov	r3, r0
 800ce52:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ce54:	7ffb      	ldrb	r3, [r7, #31]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d001      	beq.n	800ce5e <remove_chain+0x62>
 800ce5a:	7ffb      	ldrb	r3, [r7, #31]
 800ce5c:	e0ac      	b.n	800cfb8 <remove_chain+0x1bc>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ce5e:	68b9      	ldr	r1, [r7, #8]
 800ce60:	68f8      	ldr	r0, [r7, #12]
 800ce62:	f7ff fc6f 	bl	800c744 <get_fat>
 800ce66:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d055      	beq.n	800cf1a <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	2b01      	cmp	r3, #1
 800ce72:	d101      	bne.n	800ce78 <remove_chain+0x7c>
 800ce74:	2302      	movs	r3, #2
 800ce76:	e09f      	b.n	800cfb8 <remove_chain+0x1bc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce7e:	d101      	bne.n	800ce84 <remove_chain+0x88>
 800ce80:	2301      	movs	r3, #1
 800ce82:	e099      	b.n	800cfb8 <remove_chain+0x1bc>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800ce84:	69bb      	ldr	r3, [r7, #24]
 800ce86:	781b      	ldrb	r3, [r3, #0]
 800ce88:	2b04      	cmp	r3, #4
 800ce8a:	d00b      	beq.n	800cea4 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	68b9      	ldr	r1, [r7, #8]
 800ce90:	69b8      	ldr	r0, [r7, #24]
 800ce92:	f7ff fd7d 	bl	800c990 <put_fat>
 800ce96:	4603      	mov	r3, r0
 800ce98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ce9a:	7ffb      	ldrb	r3, [r7, #31]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d001      	beq.n	800cea4 <remove_chain+0xa8>
 800cea0:	7ffb      	ldrb	r3, [r7, #31]
 800cea2:	e089      	b.n	800cfb8 <remove_chain+0x1bc>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cea4:	69bb      	ldr	r3, [r7, #24]
 800cea6:	699a      	ldr	r2, [r3, #24]
 800cea8:	69bb      	ldr	r3, [r7, #24]
 800ceaa:	69db      	ldr	r3, [r3, #28]
 800ceac:	3b02      	subs	r3, #2
 800ceae:	429a      	cmp	r2, r3
 800ceb0:	d20b      	bcs.n	800ceca <remove_chain+0xce>
			fs->free_clst++;
 800ceb2:	69bb      	ldr	r3, [r7, #24]
 800ceb4:	699b      	ldr	r3, [r3, #24]
 800ceb6:	1c5a      	adds	r2, r3, #1
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800cebc:	69bb      	ldr	r3, [r7, #24]
 800cebe:	791b      	ldrb	r3, [r3, #4]
 800cec0:	f043 0301 	orr.w	r3, r3, #1
 800cec4:	b2da      	uxtb	r2, r3
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	711a      	strb	r2, [r3, #4]
		}
#if FF_FS_EXFAT || FF_USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800ceca:	6a3b      	ldr	r3, [r7, #32]
 800cecc:	3301      	adds	r3, #1
 800cece:	697a      	ldr	r2, [r7, #20]
 800ced0:	429a      	cmp	r2, r3
 800ced2:	d102      	bne.n	800ceda <remove_chain+0xde>
			ecl = nxt;
 800ced4:	697b      	ldr	r3, [r7, #20]
 800ced6:	623b      	str	r3, [r7, #32]
 800ced8:	e017      	b.n	800cf0a <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800ceda:	69bb      	ldr	r3, [r7, #24]
 800cedc:	781b      	ldrb	r3, [r3, #0]
 800cede:	2b04      	cmp	r3, #4
 800cee0:	d10f      	bne.n	800cf02 <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800cee2:	6a3a      	ldr	r2, [r7, #32]
 800cee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cee6:	1ad3      	subs	r3, r2, r3
 800cee8:	1c5a      	adds	r2, r3, #1
 800ceea:	2300      	movs	r3, #0
 800ceec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ceee:	69b8      	ldr	r0, [r7, #24]
 800cef0:	f7ff feba 	bl	800cc68 <change_bitmap>
 800cef4:	4603      	mov	r3, r0
 800cef6:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800cef8:	7ffb      	ldrb	r3, [r7, #31]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d001      	beq.n	800cf02 <remove_chain+0x106>
 800cefe:	7ffb      	ldrb	r3, [r7, #31]
 800cf00:	e05a      	b.n	800cfb8 <remove_chain+0x1bc>
#if FF_USE_TRIM
			rt[0] = clst2sect(fs, scl);					/* Start of data area to be freed */
			rt[1] = clst2sect(fs, ecl) + fs->csize - 1;	/* End of data area to be freed */
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
 800cf02:	697b      	ldr	r3, [r7, #20]
 800cf04:	623b      	str	r3, [r7, #32]
 800cf06:	6a3b      	ldr	r3, [r7, #32]
 800cf08:	627b      	str	r3, [r7, #36]	; 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800cf0a:	697b      	ldr	r3, [r7, #20]
 800cf0c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	69db      	ldr	r3, [r3, #28]
 800cf12:	68ba      	ldr	r2, [r7, #8]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d3a2      	bcc.n	800ce5e <remove_chain+0x62>
 800cf18:	e000      	b.n	800cf1c <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800cf1a:	bf00      	nop

#if FF_FS_EXFAT
	/* Some post processes for chain status */
	if (fs->fs_type == FS_EXFAT) {
 800cf1c:	69bb      	ldr	r3, [r7, #24]
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	2b04      	cmp	r3, #4
 800cf22:	d148      	bne.n	800cfb6 <remove_chain+0x1ba>
		if (pclst == 0) {	/* Has the entire chain been removed? */
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d103      	bne.n	800cf32 <remove_chain+0x136>
			obj->stat = 0;		/* Change the chain status 'initial' */
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	71da      	strb	r2, [r3, #7]
 800cf30:	e041      	b.n	800cfb6 <remove_chain+0x1ba>
		} else {
			if (obj->stat == 0) {	/* Is it a fragmented chain from the beginning of this session? */
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	79db      	ldrb	r3, [r3, #7]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d129      	bne.n	800cf8e <remove_chain+0x192>
				clst = obj->sclust;		/* Follow the chain to check if it gets contiguous */
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	689b      	ldr	r3, [r3, #8]
 800cf3e:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800cf40:	e017      	b.n	800cf72 <remove_chain+0x176>
					nxt = get_fat(obj, clst);
 800cf42:	68b9      	ldr	r1, [r7, #8]
 800cf44:	68f8      	ldr	r0, [r7, #12]
 800cf46:	f7ff fbfd 	bl	800c744 <get_fat>
 800cf4a:	6178      	str	r0, [r7, #20]
					if (nxt < 2) return FR_INT_ERR;
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	2b01      	cmp	r3, #1
 800cf50:	d801      	bhi.n	800cf56 <remove_chain+0x15a>
 800cf52:	2302      	movs	r3, #2
 800cf54:	e030      	b.n	800cfb8 <remove_chain+0x1bc>
					if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf5c:	d101      	bne.n	800cf62 <remove_chain+0x166>
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e02a      	b.n	800cfb8 <remove_chain+0x1bc>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800cf62:	68bb      	ldr	r3, [r7, #8]
 800cf64:	3301      	adds	r3, #1
 800cf66:	697a      	ldr	r2, [r7, #20]
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d107      	bne.n	800cf7c <remove_chain+0x180>
					clst++;
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	3301      	adds	r3, #1
 800cf70:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800cf72:	68ba      	ldr	r2, [r7, #8]
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d1e3      	bne.n	800cf42 <remove_chain+0x146>
 800cf7a:	e000      	b.n	800cf7e <remove_chain+0x182>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800cf7c:	bf00      	nop
				}
				if (clst == pclst) {	/* Has the chain got contiguous again? */
 800cf7e:	68ba      	ldr	r2, [r7, #8]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d117      	bne.n	800cfb6 <remove_chain+0x1ba>
					obj->stat = 2;		/* Change the chain status 'contiguous' */
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	2202      	movs	r2, #2
 800cf8a:	71da      	strb	r2, [r3, #7]
 800cf8c:	e013      	b.n	800cfb6 <remove_chain+0x1ba>
				}
			} else {
				if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Was the chain fragmented in this session and got contiguous again? */
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	79db      	ldrb	r3, [r3, #7]
 800cf92:	2b03      	cmp	r3, #3
 800cf94:	d10f      	bne.n	800cfb6 <remove_chain+0x1ba>
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	689b      	ldr	r3, [r3, #8]
 800cf9a:	687a      	ldr	r2, [r7, #4]
 800cf9c:	429a      	cmp	r2, r3
 800cf9e:	d30a      	bcc.n	800cfb6 <remove_chain+0x1ba>
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	689a      	ldr	r2, [r3, #8]
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	699b      	ldr	r3, [r3, #24]
 800cfa8:	4413      	add	r3, r2
 800cfaa:	687a      	ldr	r2, [r7, #4]
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d802      	bhi.n	800cfb6 <remove_chain+0x1ba>
					obj->stat = 2;	/* Change the chain status 'contiguous' */
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2202      	movs	r2, #2
 800cfb4:	71da      	strb	r2, [r3, #7]
				}
			}
		}
	}
#endif
	return FR_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	3728      	adds	r7, #40	; 0x28
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}

0800cfc0 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b088      	sub	sp, #32
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d10d      	bne.n	800cff2 <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800cfd6:	693b      	ldr	r3, [r7, #16]
 800cfd8:	695b      	ldr	r3, [r3, #20]
 800cfda:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cfdc:	69bb      	ldr	r3, [r7, #24]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d004      	beq.n	800cfec <create_chain+0x2c>
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	69db      	ldr	r3, [r3, #28]
 800cfe6:	69ba      	ldr	r2, [r7, #24]
 800cfe8:	429a      	cmp	r2, r3
 800cfea:	d31b      	bcc.n	800d024 <create_chain+0x64>
 800cfec:	2301      	movs	r3, #1
 800cfee:	61bb      	str	r3, [r7, #24]
 800cff0:	e018      	b.n	800d024 <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cff2:	6839      	ldr	r1, [r7, #0]
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f7ff fba5 	bl	800c744 <get_fat>
 800cffa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2b01      	cmp	r3, #1
 800d000:	d801      	bhi.n	800d006 <create_chain+0x46>
 800d002:	2301      	movs	r3, #1
 800d004:	e113      	b.n	800d22e <create_chain+0x26e>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d00c:	d101      	bne.n	800d012 <create_chain+0x52>
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	e10d      	b.n	800d22e <create_chain+0x26e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d012:	693b      	ldr	r3, [r7, #16]
 800d014:	69db      	ldr	r3, [r3, #28]
 800d016:	68fa      	ldr	r2, [r7, #12]
 800d018:	429a      	cmp	r2, r3
 800d01a:	d201      	bcs.n	800d020 <create_chain+0x60>
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	e106      	b.n	800d22e <create_chain+0x26e>
		scl = clst;							/* Cluster to start to find */
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800d024:	693b      	ldr	r3, [r7, #16]
 800d026:	699b      	ldr	r3, [r3, #24]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d101      	bne.n	800d030 <create_chain+0x70>
 800d02c:	2300      	movs	r3, #0
 800d02e:	e0fe      	b.n	800d22e <create_chain+0x26e>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	781b      	ldrb	r3, [r3, #0]
 800d034:	2b04      	cmp	r3, #4
 800d036:	d165      	bne.n	800d104 <create_chain+0x144>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800d038:	2201      	movs	r2, #1
 800d03a:	69b9      	ldr	r1, [r7, #24]
 800d03c:	6938      	ldr	r0, [r7, #16]
 800d03e:	f7ff fd97 	bl	800cb70 <find_bitmap>
 800d042:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d003      	beq.n	800d052 <create_chain+0x92>
 800d04a:	69fb      	ldr	r3, [r7, #28]
 800d04c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d050:	d101      	bne.n	800d056 <create_chain+0x96>
 800d052:	69fb      	ldr	r3, [r7, #28]
 800d054:	e0eb      	b.n	800d22e <create_chain+0x26e>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800d056:	2301      	movs	r3, #1
 800d058:	2201      	movs	r2, #1
 800d05a:	69f9      	ldr	r1, [r7, #28]
 800d05c:	6938      	ldr	r0, [r7, #16]
 800d05e:	f7ff fe03 	bl	800cc68 <change_bitmap>
 800d062:	4603      	mov	r3, r0
 800d064:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800d066:	7dfb      	ldrb	r3, [r7, #23]
 800d068:	2b02      	cmp	r3, #2
 800d06a:	d101      	bne.n	800d070 <create_chain+0xb0>
 800d06c:	2301      	movs	r3, #1
 800d06e:	e0de      	b.n	800d22e <create_chain+0x26e>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800d070:	7dfb      	ldrb	r3, [r7, #23]
 800d072:	2b01      	cmp	r3, #1
 800d074:	d102      	bne.n	800d07c <create_chain+0xbc>
 800d076:	f04f 33ff 	mov.w	r3, #4294967295
 800d07a:	e0d8      	b.n	800d22e <create_chain+0x26e>
		if (clst == 0) {							/* Is it a new chain? */
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d103      	bne.n	800d08a <create_chain+0xca>
			obj->stat = 2;							/* Set status 'contiguous' */
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2202      	movs	r2, #2
 800d086:	71da      	strb	r2, [r3, #7]
 800d088:	e011      	b.n	800d0ae <create_chain+0xee>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	79db      	ldrb	r3, [r3, #7]
 800d08e:	2b02      	cmp	r3, #2
 800d090:	d10d      	bne.n	800d0ae <create_chain+0xee>
 800d092:	69bb      	ldr	r3, [r7, #24]
 800d094:	3301      	adds	r3, #1
 800d096:	69fa      	ldr	r2, [r7, #28]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d008      	beq.n	800d0ae <create_chain+0xee>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	689b      	ldr	r3, [r3, #8]
 800d0a0:	69ba      	ldr	r2, [r7, #24]
 800d0a2:	1ad2      	subs	r2, r2, r3
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2203      	movs	r2, #3
 800d0ac:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	79db      	ldrb	r3, [r3, #7]
 800d0b2:	2b02      	cmp	r3, #2
 800d0b4:	f000 8098 	beq.w	800d1e8 <create_chain+0x228>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	69fa      	ldr	r2, [r7, #28]
 800d0be:	429a      	cmp	r2, r3
 800d0c0:	d10b      	bne.n	800d0da <create_chain+0x11a>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	69db      	ldr	r3, [r3, #28]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d003      	beq.n	800d0d2 <create_chain+0x112>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	69db      	ldr	r3, [r3, #28]
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	e000      	b.n	800d0d4 <create_chain+0x114>
 800d0d2:	2302      	movs	r3, #2
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	61d3      	str	r3, [r2, #28]
 800d0d8:	e086      	b.n	800d1e8 <create_chain+0x228>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	69db      	ldr	r3, [r3, #28]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d102      	bne.n	800d0e8 <create_chain+0x128>
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2201      	movs	r2, #1
 800d0e6:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800d0e8:	69fa      	ldr	r2, [r7, #28]
 800d0ea:	6839      	ldr	r1, [r7, #0]
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f7ff fe54 	bl	800cd9a <fill_last_frag>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800d0f6:	7dfb      	ldrb	r3, [r7, #23]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d175      	bne.n	800d1e8 <create_chain+0x228>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2201      	movs	r2, #1
 800d100:	61da      	str	r2, [r3, #28]
 800d102:	e071      	b.n	800d1e8 <create_chain+0x228>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 800d104:	2300      	movs	r3, #0
 800d106:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800d108:	69ba      	ldr	r2, [r7, #24]
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	429a      	cmp	r2, r3
 800d10e:	d129      	bne.n	800d164 <create_chain+0x1a4>
			ncl = scl + 1;						/* Test if next cluster is free */
 800d110:	69bb      	ldr	r3, [r7, #24]
 800d112:	3301      	adds	r3, #1
 800d114:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800d116:	693b      	ldr	r3, [r7, #16]
 800d118:	69db      	ldr	r3, [r3, #28]
 800d11a:	69fa      	ldr	r2, [r7, #28]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d301      	bcc.n	800d124 <create_chain+0x164>
 800d120:	2302      	movs	r3, #2
 800d122:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800d124:	69f9      	ldr	r1, [r7, #28]
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f7ff fb0c 	bl	800c744 <get_fat>
 800d12c:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	2b01      	cmp	r3, #1
 800d132:	d003      	beq.n	800d13c <create_chain+0x17c>
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d13a:	d101      	bne.n	800d140 <create_chain+0x180>
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	e076      	b.n	800d22e <create_chain+0x26e>
			if (cs != 0) {						/* Not free? */
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d00e      	beq.n	800d164 <create_chain+0x1a4>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	695b      	ldr	r3, [r3, #20]
 800d14a:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	2b01      	cmp	r3, #1
 800d150:	d906      	bls.n	800d160 <create_chain+0x1a0>
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	69db      	ldr	r3, [r3, #28]
 800d156:	68fa      	ldr	r2, [r7, #12]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d201      	bcs.n	800d160 <create_chain+0x1a0>
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 800d160:	2300      	movs	r3, #0
 800d162:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800d164:	69fb      	ldr	r3, [r7, #28]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d129      	bne.n	800d1be <create_chain+0x1fe>
			ncl = scl;	/* Start cluster */
 800d16a:	69bb      	ldr	r3, [r7, #24]
 800d16c:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	3301      	adds	r3, #1
 800d172:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	69db      	ldr	r3, [r3, #28]
 800d178:	69fa      	ldr	r2, [r7, #28]
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d307      	bcc.n	800d18e <create_chain+0x1ce>
					ncl = 2;
 800d17e:	2302      	movs	r3, #2
 800d180:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 800d182:	69fa      	ldr	r2, [r7, #28]
 800d184:	69bb      	ldr	r3, [r7, #24]
 800d186:	429a      	cmp	r2, r3
 800d188:	d901      	bls.n	800d18e <create_chain+0x1ce>
 800d18a:	2300      	movs	r3, #0
 800d18c:	e04f      	b.n	800d22e <create_chain+0x26e>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d18e:	69f9      	ldr	r1, [r7, #28]
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f7ff fad7 	bl	800c744 <get_fat>
 800d196:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d00e      	beq.n	800d1bc <create_chain+0x1fc>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d003      	beq.n	800d1ac <create_chain+0x1ec>
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1aa:	d101      	bne.n	800d1b0 <create_chain+0x1f0>
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	e03e      	b.n	800d22e <create_chain+0x26e>
				if (ncl == scl) return 0;		/* No free cluster found? */
 800d1b0:	69fa      	ldr	r2, [r7, #28]
 800d1b2:	69bb      	ldr	r3, [r7, #24]
 800d1b4:	429a      	cmp	r2, r3
 800d1b6:	d1da      	bne.n	800d16e <create_chain+0x1ae>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	e038      	b.n	800d22e <create_chain+0x26e>
				if (cs == 0) break;				/* Found a free cluster? */
 800d1bc:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 800d1be:	f04f 32ff 	mov.w	r2, #4294967295
 800d1c2:	69f9      	ldr	r1, [r7, #28]
 800d1c4:	6938      	ldr	r0, [r7, #16]
 800d1c6:	f7ff fbe3 	bl	800c990 <put_fat>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d1ce:	7dfb      	ldrb	r3, [r7, #23]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d109      	bne.n	800d1e8 <create_chain+0x228>
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d006      	beq.n	800d1e8 <create_chain+0x228>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 800d1da:	69fa      	ldr	r2, [r7, #28]
 800d1dc:	6839      	ldr	r1, [r7, #0]
 800d1de:	6938      	ldr	r0, [r7, #16]
 800d1e0:	f7ff fbd6 	bl	800c990 <put_fat>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d1e8:	7dfb      	ldrb	r3, [r7, #23]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d116      	bne.n	800d21c <create_chain+0x25c>
		fs->last_clst = ncl;
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	69fa      	ldr	r2, [r7, #28]
 800d1f2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	699a      	ldr	r2, [r3, #24]
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	69db      	ldr	r3, [r3, #28]
 800d1fc:	3b02      	subs	r3, #2
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d804      	bhi.n	800d20c <create_chain+0x24c>
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	699b      	ldr	r3, [r3, #24]
 800d206:	1e5a      	subs	r2, r3, #1
 800d208:	693b      	ldr	r3, [r7, #16]
 800d20a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	791b      	ldrb	r3, [r3, #4]
 800d210:	f043 0301 	orr.w	r3, r3, #1
 800d214:	b2da      	uxtb	r2, r3
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	711a      	strb	r2, [r3, #4]
 800d21a:	e007      	b.n	800d22c <create_chain+0x26c>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d21c:	7dfb      	ldrb	r3, [r7, #23]
 800d21e:	2b01      	cmp	r3, #1
 800d220:	d102      	bne.n	800d228 <create_chain+0x268>
 800d222:	f04f 33ff 	mov.w	r3, #4294967295
 800d226:	e000      	b.n	800d22a <create_chain+0x26a>
 800d228:	2301      	movs	r3, #1
 800d22a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d22c:	69fb      	ldr	r3, [r7, #28]
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3720      	adds	r7, #32
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}

0800d236 <clmt_clust>:

static DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d236:	b5b0      	push	{r4, r5, r7, lr}
 800d238:	b088      	sub	sp, #32
 800d23a:	af00      	add	r7, sp, #0
 800d23c:	60f8      	str	r0, [r7, #12]
 800d23e:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d24c:	3304      	adds	r3, #4
 800d24e:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d250:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d254:	f04f 0000 	mov.w	r0, #0
 800d258:	f04f 0100 	mov.w	r1, #0
 800d25c:	0a50      	lsrs	r0, r2, #9
 800d25e:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800d262:	0a59      	lsrs	r1, r3, #9
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	895b      	ldrh	r3, [r3, #10]
 800d268:	b29b      	uxth	r3, r3
 800d26a:	2200      	movs	r2, #0
 800d26c:	461c      	mov	r4, r3
 800d26e:	4615      	mov	r5, r2
 800d270:	4622      	mov	r2, r4
 800d272:	462b      	mov	r3, r5
 800d274:	f7f3 fd08 	bl	8000c88 <__aeabi_uldivmod>
 800d278:	4602      	mov	r2, r0
 800d27a:	460b      	mov	r3, r1
 800d27c:	4613      	mov	r3, r2
 800d27e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d280:	69bb      	ldr	r3, [r7, #24]
 800d282:	1d1a      	adds	r2, r3, #4
 800d284:	61ba      	str	r2, [r7, #24]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d101      	bne.n	800d294 <clmt_clust+0x5e>
 800d290:	2300      	movs	r3, #0
 800d292:	e010      	b.n	800d2b6 <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 800d294:	69fa      	ldr	r2, [r7, #28]
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	429a      	cmp	r2, r3
 800d29a:	d307      	bcc.n	800d2ac <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 800d29c:	69fa      	ldr	r2, [r7, #28]
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	1ad3      	subs	r3, r2, r3
 800d2a2:	61fb      	str	r3, [r7, #28]
 800d2a4:	69bb      	ldr	r3, [r7, #24]
 800d2a6:	3304      	adds	r3, #4
 800d2a8:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d2aa:	e7e9      	b.n	800d280 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 800d2ac:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	681a      	ldr	r2, [r3, #0]
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	4413      	add	r3, r2
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3720      	adds	r7, #32
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bdb0      	pop	{r4, r5, r7, pc}

0800d2be <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 800d2be:	b580      	push	{r7, lr}
 800d2c0:	b086      	sub	sp, #24
 800d2c2:	af00      	add	r7, sp, #0
 800d2c4:	6078      	str	r0, [r7, #4]
 800d2c6:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d2c8:	6878      	ldr	r0, [r7, #4]
 800d2ca:	f7ff f943 	bl	800c554 <sync_window>
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d001      	beq.n	800d2d8 <dir_clear+0x1a>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	e07d      	b.n	800d3d4 <dir_clear+0x116>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 800d2d8:	6839      	ldr	r1, [r7, #0]
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f7ff fa12 	bl	800c704 <clst2sect>
 800d2e0:	60b8      	str	r0, [r7, #8]
	fs->winsect = sect;				/* Set window to top of the cluster */
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	68ba      	ldr	r2, [r7, #8]
 800d2e6:	639a      	str	r2, [r3, #56]	; 0x38
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	333c      	adds	r3, #60	; 0x3c
 800d2ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f00a f82e 	bl	8017354 <memset>
#if FF_USE_LFN == 3		/* Quick table clear by using multi-secter write */
	/* Allocate a temporary buffer */
	for (szb = ((DWORD)fs->csize * SS(fs) >= MAX_MALLOC) ? MAX_MALLOC : fs->csize * SS(fs), ibuf = 0; szb > SS(fs) && (ibuf = ff_memalloc(szb)) == 0; szb /= 2) ;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	895b      	ldrh	r3, [r3, #10]
 800d2fc:	025b      	lsls	r3, r3, #9
 800d2fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d302:	d203      	bcs.n	800d30c <dir_clear+0x4e>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	895b      	ldrh	r3, [r3, #10]
 800d308:	025b      	lsls	r3, r3, #9
 800d30a:	e001      	b.n	800d310 <dir_clear+0x52>
 800d30c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d310:	613b      	str	r3, [r7, #16]
 800d312:	2300      	movs	r3, #0
 800d314:	60fb      	str	r3, [r7, #12]
 800d316:	e002      	b.n	800d31e <dir_clear+0x60>
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	085b      	lsrs	r3, r3, #1
 800d31c:	613b      	str	r3, [r7, #16]
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d324:	d906      	bls.n	800d334 <dir_clear+0x76>
 800d326:	6938      	ldr	r0, [r7, #16]
 800d328:	f003 fb73 	bl	8010a12 <ff_memalloc>
 800d32c:	60f8      	str	r0, [r7, #12]
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d0f1      	beq.n	800d318 <dir_clear+0x5a>
	if (szb > SS(fs)) {		/* Buffer allocated? */
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d33a:	d924      	bls.n	800d386 <dir_clear+0xc8>
		memset(ibuf, 0, szb);
 800d33c:	693a      	ldr	r2, [r7, #16]
 800d33e:	2100      	movs	r1, #0
 800d340:	68f8      	ldr	r0, [r7, #12]
 800d342:	f00a f807 	bl	8017354 <memset>
		szb /= SS(fs);		/* Bytes -> Sectors */
 800d346:	693b      	ldr	r3, [r7, #16]
 800d348:	0a5b      	lsrs	r3, r3, #9
 800d34a:	613b      	str	r3, [r7, #16]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800d34c:	2300      	movs	r3, #0
 800d34e:	617b      	str	r3, [r7, #20]
 800d350:	e003      	b.n	800d35a <dir_clear+0x9c>
 800d352:	697a      	ldr	r2, [r7, #20]
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	4413      	add	r3, r2
 800d358:	617b      	str	r3, [r7, #20]
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	895b      	ldrh	r3, [r3, #10]
 800d35e:	461a      	mov	r2, r3
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	4293      	cmp	r3, r2
 800d364:	d20b      	bcs.n	800d37e <dir_clear+0xc0>
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	7858      	ldrb	r0, [r3, #1]
 800d36a:	68ba      	ldr	r2, [r7, #8]
 800d36c:	697b      	ldr	r3, [r7, #20]
 800d36e:	441a      	add	r2, r3
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	68f9      	ldr	r1, [r7, #12]
 800d374:	f7fe fe01 	bl	800bf7a <disk_write>
 800d378:	4603      	mov	r3, r0
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d0e9      	beq.n	800d352 <dir_clear+0x94>
		ff_memfree(ibuf);
 800d37e:	68f8      	ldr	r0, [r7, #12]
 800d380:	f003 fb53 	bl	8010a2a <ff_memfree>
 800d384:	e01d      	b.n	800d3c2 <dir_clear+0x104>
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	333c      	adds	r3, #60	; 0x3c
 800d38a:	60fb      	str	r3, [r7, #12]
 800d38c:	2301      	movs	r3, #1
 800d38e:	613b      	str	r3, [r7, #16]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800d390:	2300      	movs	r3, #0
 800d392:	617b      	str	r3, [r7, #20]
 800d394:	e003      	b.n	800d39e <dir_clear+0xe0>
 800d396:	697a      	ldr	r2, [r7, #20]
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	4413      	add	r3, r2
 800d39c:	617b      	str	r3, [r7, #20]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	895b      	ldrh	r3, [r3, #10]
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d20b      	bcs.n	800d3c2 <dir_clear+0x104>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	7858      	ldrb	r0, [r3, #1]
 800d3ae:	68ba      	ldr	r2, [r7, #8]
 800d3b0:	697b      	ldr	r3, [r7, #20]
 800d3b2:	441a      	add	r2, r3
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	68f9      	ldr	r1, [r7, #12]
 800d3b8:	f7fe fddf 	bl	800bf7a <disk_write>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d0e9      	beq.n	800d396 <dir_clear+0xd8>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	895b      	ldrh	r3, [r3, #10]
 800d3c6:	461a      	mov	r2, r3
 800d3c8:	697b      	ldr	r3, [r7, #20]
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	bf14      	ite	ne
 800d3ce:	2301      	movne	r3, #1
 800d3d0:	2300      	moveq	r3, #0
 800d3d2:	b2db      	uxtb	r3, r3
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3718      	adds	r7, #24
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}

0800d3dc <dir_sdi>:
//static,static,.cdir_sdi 
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b086      	sub	sp, #24
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	781b      	ldrb	r3, [r3, #0]
 800d3f0:	2b04      	cmp	r3, #4
 800d3f2:	d102      	bne.n	800d3fa <dir_sdi+0x1e>
 800d3f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3f8:	e001      	b.n	800d3fe <dir_sdi+0x22>
 800d3fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	429a      	cmp	r2, r3
 800d402:	d904      	bls.n	800d40e <dir_sdi+0x32>
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	f003 031f 	and.w	r3, r3, #31
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d001      	beq.n	800d412 <dir_sdi+0x36>
		return FR_INT_ERR;
 800d40e:	2302      	movs	r3, #2
 800d410:	e066      	b.n	800d4e0 <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	683a      	ldr	r2, [r7, #0]
 800d416:	631a      	str	r2, [r3, #48]	; 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	689b      	ldr	r3, [r3, #8]
 800d41c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d109      	bne.n	800d438 <dir_sdi+0x5c>
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	781b      	ldrb	r3, [r3, #0]
 800d428:	2b02      	cmp	r3, #2
 800d42a:	d905      	bls.n	800d438 <dir_sdi+0x5c>
		clst = (DWORD)fs->dirbase;
 800d42c:	693b      	ldr	r3, [r7, #16]
 800d42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d430:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	2200      	movs	r2, #0
 800d436:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d10c      	bne.n	800d458 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	095b      	lsrs	r3, r3, #5
 800d442:	693a      	ldr	r2, [r7, #16]
 800d444:	8912      	ldrh	r2, [r2, #8]
 800d446:	4293      	cmp	r3, r2
 800d448:	d301      	bcc.n	800d44e <dir_sdi+0x72>
 800d44a:	2302      	movs	r3, #2
 800d44c:	e048      	b.n	800d4e0 <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 800d44e:	693b      	ldr	r3, [r7, #16]
 800d450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	639a      	str	r2, [r3, #56]	; 0x38
 800d456:	e029      	b.n	800d4ac <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d458:	693b      	ldr	r3, [r7, #16]
 800d45a:	895b      	ldrh	r3, [r3, #10]
 800d45c:	025b      	lsls	r3, r3, #9
 800d45e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d460:	e019      	b.n	800d496 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6979      	ldr	r1, [r7, #20]
 800d466:	4618      	mov	r0, r3
 800d468:	f7ff f96c 	bl	800c744 <get_fat>
 800d46c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d46e:	697b      	ldr	r3, [r7, #20]
 800d470:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d474:	d101      	bne.n	800d47a <dir_sdi+0x9e>
 800d476:	2301      	movs	r3, #1
 800d478:	e032      	b.n	800d4e0 <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	2b01      	cmp	r3, #1
 800d47e:	d904      	bls.n	800d48a <dir_sdi+0xae>
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	69db      	ldr	r3, [r3, #28]
 800d484:	697a      	ldr	r2, [r7, #20]
 800d486:	429a      	cmp	r2, r3
 800d488:	d301      	bcc.n	800d48e <dir_sdi+0xb2>
 800d48a:	2302      	movs	r3, #2
 800d48c:	e028      	b.n	800d4e0 <dir_sdi+0x104>
			ofs -= csz;
 800d48e:	683a      	ldr	r2, [r7, #0]
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	1ad3      	subs	r3, r2, r3
 800d494:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d496:	683a      	ldr	r2, [r7, #0]
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d2e1      	bcs.n	800d462 <dir_sdi+0x86>
		}
		dp->sect = clst2sect(fs, clst);
 800d49e:	6979      	ldr	r1, [r7, #20]
 800d4a0:	6938      	ldr	r0, [r7, #16]
 800d4a2:	f7ff f92f 	bl	800c704 <clst2sect>
 800d4a6:	4602      	mov	r2, r0
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	639a      	str	r2, [r3, #56]	; 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	697a      	ldr	r2, [r7, #20]
 800d4b0:	635a      	str	r2, [r3, #52]	; 0x34
	if (dp->sect == 0) return FR_INT_ERR;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d101      	bne.n	800d4be <dir_sdi+0xe2>
 800d4ba:	2302      	movs	r3, #2
 800d4bc:	e010      	b.n	800d4e0 <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	0a5b      	lsrs	r3, r3, #9
 800d4c6:	441a      	add	r2, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	639a      	str	r2, [r3, #56]	; 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4d8:	441a      	add	r2, r3
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800d4de:	2300      	movs	r3, #0
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3718      	adds	r7, #24
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bd80      	pop	{r7, pc}

0800d4e8 <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b086      	sub	sp, #24
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
 800d4f0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4fc:	3320      	adds	r3, #32
 800d4fe:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	781b      	ldrb	r3, [r3, #0]
 800d504:	2b04      	cmp	r3, #4
 800d506:	d102      	bne.n	800d50e <dir_next+0x26>
 800d508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d50c:	e001      	b.n	800d512 <dir_next+0x2a>
 800d50e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	429a      	cmp	r2, r3
 800d516:	d802      	bhi.n	800d51e <dir_next+0x36>
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	2200      	movs	r2, #0
 800d51c:	639a      	str	r2, [r3, #56]	; 0x38
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d522:	2b00      	cmp	r3, #0
 800d524:	d101      	bne.n	800d52a <dir_next+0x42>
 800d526:	2304      	movs	r3, #4
 800d528:	e07f      	b.n	800d62a <dir_next+0x142>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d530:	2b00      	cmp	r3, #0
 800d532:	d16d      	bne.n	800d610 <dir_next+0x128>
		dp->sect++;				/* Next sector */
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d538:	1c5a      	adds	r2, r3, #1
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	639a      	str	r2, [r3, #56]	; 0x38

		if (dp->clust == 0) {	/* Static table */
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d542:	2b00      	cmp	r3, #0
 800d544:	d10a      	bne.n	800d55c <dir_next+0x74>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	095b      	lsrs	r3, r3, #5
 800d54a:	693a      	ldr	r2, [r7, #16]
 800d54c:	8912      	ldrh	r2, [r2, #8]
 800d54e:	4293      	cmp	r3, r2
 800d550:	d35e      	bcc.n	800d610 <dir_next+0x128>
				dp->sect = 0; return FR_NO_FILE;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	2200      	movs	r2, #0
 800d556:	639a      	str	r2, [r3, #56]	; 0x38
 800d558:	2304      	movs	r3, #4
 800d55a:	e066      	b.n	800d62a <dir_next+0x142>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	0a5b      	lsrs	r3, r3, #9
 800d560:	693a      	ldr	r2, [r7, #16]
 800d562:	8952      	ldrh	r2, [r2, #10]
 800d564:	3a01      	subs	r2, #1
 800d566:	4013      	ands	r3, r2
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d151      	bne.n	800d610 <dir_next+0x128>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d572:	4619      	mov	r1, r3
 800d574:	4610      	mov	r0, r2
 800d576:	f7ff f8e5 	bl	800c744 <get_fat>
 800d57a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 800d57c:	697b      	ldr	r3, [r7, #20]
 800d57e:	2b01      	cmp	r3, #1
 800d580:	d801      	bhi.n	800d586 <dir_next+0x9e>
 800d582:	2302      	movs	r3, #2
 800d584:	e051      	b.n	800d62a <dir_next+0x142>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d58c:	d101      	bne.n	800d592 <dir_next+0xaa>
 800d58e:	2301      	movs	r3, #1
 800d590:	e04b      	b.n	800d62a <dir_next+0x142>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 800d592:	693b      	ldr	r3, [r7, #16]
 800d594:	69db      	ldr	r3, [r3, #28]
 800d596:	697a      	ldr	r2, [r7, #20]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d32f      	bcc.n	800d5fc <dir_next+0x114>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d104      	bne.n	800d5ac <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	639a      	str	r2, [r3, #56]	; 0x38
 800d5a8:	2304      	movs	r3, #4
 800d5aa:	e03e      	b.n	800d62a <dir_next+0x142>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5b2:	4619      	mov	r1, r3
 800d5b4:	4610      	mov	r0, r2
 800d5b6:	f7ff fd03 	bl	800cfc0 <create_chain>
 800d5ba:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d5bc:	697b      	ldr	r3, [r7, #20]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d101      	bne.n	800d5c6 <dir_next+0xde>
 800d5c2:	2307      	movs	r3, #7
 800d5c4:	e031      	b.n	800d62a <dir_next+0x142>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d101      	bne.n	800d5d0 <dir_next+0xe8>
 800d5cc:	2302      	movs	r3, #2
 800d5ce:	e02c      	b.n	800d62a <dir_next+0x142>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5d6:	d101      	bne.n	800d5dc <dir_next+0xf4>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e026      	b.n	800d62a <dir_next+0x142>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 800d5dc:	6979      	ldr	r1, [r7, #20]
 800d5de:	6938      	ldr	r0, [r7, #16]
 800d5e0:	f7ff fe6d 	bl	800d2be <dir_clear>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d001      	beq.n	800d5ee <dir_next+0x106>
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	e01d      	b.n	800d62a <dir_next+0x142>
					if (FF_FS_EXFAT) dp->obj.stat |= 4;			/* exFAT: The directory has been stretched */
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	79db      	ldrb	r3, [r3, #7]
 800d5f2:	f043 0304 	orr.w	r3, r3, #4
 800d5f6:	b2da      	uxtb	r2, r3
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	71da      	strb	r2, [r3, #7]
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	697a      	ldr	r2, [r7, #20]
 800d600:	635a      	str	r2, [r3, #52]	; 0x34
				dp->sect = clst2sect(fs, clst);
 800d602:	6979      	ldr	r1, [r7, #20]
 800d604:	6938      	ldr	r0, [r7, #16]
 800d606:	f7ff f87d 	bl	800c704 <clst2sect>
 800d60a:	4602      	mov	r2, r0
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	68fa      	ldr	r2, [r7, #12]
 800d614:	631a      	str	r2, [r3, #48]	; 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d622:	441a      	add	r2, r3
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800d628:	2300      	movs	r3, #0
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3718      	adds	r7, #24
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b086      	sub	sp, #24
 800d636:	af00      	add	r7, sp, #0
 800d638:	6078      	str	r0, [r7, #4]
 800d63a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d642:	2100      	movs	r1, #0
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f7ff fec9 	bl	800d3dc <dir_sdi>
 800d64a:	4603      	mov	r3, r0
 800d64c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d64e:	7dfb      	ldrb	r3, [r7, #23]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d140      	bne.n	800d6d6 <dir_alloc+0xa4>
		n = 0;
 800d654:	2300      	movs	r3, #0
 800d656:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d65c:	4619      	mov	r1, r3
 800d65e:	68f8      	ldr	r0, [r7, #12]
 800d660:	f7fe ffb4 	bl	800c5cc <move_window>
 800d664:	4603      	mov	r3, r0
 800d666:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d668:	7dfb      	ldrb	r3, [r7, #23]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d132      	bne.n	800d6d4 <dir_alloc+0xa2>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b04      	cmp	r3, #4
 800d674:	d108      	bne.n	800d688 <dir_alloc+0x56>
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d67a:	781b      	ldrb	r3, [r3, #0]
 800d67c:	b25b      	sxtb	r3, r3
 800d67e:	43db      	mvns	r3, r3
 800d680:	b2db      	uxtb	r3, r3
 800d682:	09db      	lsrs	r3, r3, #7
 800d684:	b2db      	uxtb	r3, r3
 800d686:	e00f      	b.n	800d6a8 <dir_alloc+0x76>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d68c:	781b      	ldrb	r3, [r3, #0]
 800d68e:	2be5      	cmp	r3, #229	; 0xe5
 800d690:	d004      	beq.n	800d69c <dir_alloc+0x6a>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d101      	bne.n	800d6a0 <dir_alloc+0x6e>
 800d69c:	2301      	movs	r3, #1
 800d69e:	e000      	b.n	800d6a2 <dir_alloc+0x70>
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	f003 0301 	and.w	r3, r3, #1
 800d6a6:	b2db      	uxtb	r3, r3
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d007      	beq.n	800d6bc <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	613b      	str	r3, [r7, #16]
 800d6b2:	693a      	ldr	r2, [r7, #16]
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	d102      	bne.n	800d6c0 <dir_alloc+0x8e>
 800d6ba:	e00c      	b.n	800d6d6 <dir_alloc+0xa4>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 800d6bc:	2300      	movs	r3, #0
 800d6be:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 800d6c0:	2101      	movs	r1, #1
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f7ff ff10 	bl	800d4e8 <dir_next>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800d6cc:	7dfb      	ldrb	r3, [r7, #23]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d0c2      	beq.n	800d658 <dir_alloc+0x26>
 800d6d2:	e000      	b.n	800d6d6 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800d6d4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d6d6:	7dfb      	ldrb	r3, [r7, #23]
 800d6d8:	2b04      	cmp	r3, #4
 800d6da:	d101      	bne.n	800d6e0 <dir_alloc+0xae>
 800d6dc:	2307      	movs	r3, #7
 800d6de:	75fb      	strb	r3, [r7, #23]
	return res;
 800d6e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3718      	adds	r7, #24
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b084      	sub	sp, #16
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
 800d6f2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	331a      	adds	r3, #26
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f7fe fc7f 	bl	800bffc <ld_word>
 800d6fe:	4603      	mov	r3, r0
 800d700:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	781b      	ldrb	r3, [r3, #0]
 800d706:	2b03      	cmp	r3, #3
 800d708:	d109      	bne.n	800d71e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	3314      	adds	r3, #20
 800d70e:	4618      	mov	r0, r3
 800d710:	f7fe fc74 	bl	800bffc <ld_word>
 800d714:	4603      	mov	r3, r0
 800d716:	041b      	lsls	r3, r3, #16
 800d718:	68fa      	ldr	r2, [r7, #12]
 800d71a:	4313      	orrs	r3, r2
 800d71c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d71e:	68fb      	ldr	r3, [r7, #12]
}
 800d720:	4618      	mov	r0, r3
 800d722:	3710      	adds	r7, #16
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}

0800d728 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b084      	sub	sp, #16
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	60f8      	str	r0, [r7, #12]
 800d730:	60b9      	str	r1, [r7, #8]
 800d732:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d734:	68bb      	ldr	r3, [r7, #8]
 800d736:	331a      	adds	r3, #26
 800d738:	687a      	ldr	r2, [r7, #4]
 800d73a:	b292      	uxth	r2, r2
 800d73c:	4611      	mov	r1, r2
 800d73e:	4618      	mov	r0, r3
 800d740:	f7fe fd72 	bl	800c228 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	2b03      	cmp	r3, #3
 800d74a:	d109      	bne.n	800d760 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d74c:	68bb      	ldr	r3, [r7, #8]
 800d74e:	f103 0214 	add.w	r2, r3, #20
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	0c1b      	lsrs	r3, r3, #16
 800d756:	b29b      	uxth	r3, r3
 800d758:	4619      	mov	r1, r3
 800d75a:	4610      	mov	r0, r2
 800d75c:	f7fe fd64 	bl	800c228 <st_word>
	}
}
 800d760:	bf00      	nop
 800d762:	3710      	adds	r7, #16
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}

0800d768 <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800d768:	b590      	push	{r4, r7, lr}
 800d76a:	b087      	sub	sp, #28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	331a      	adds	r3, #26
 800d776:	4618      	mov	r0, r3
 800d778:	f7fe fc40 	bl	800bffc <ld_word>
 800d77c:	4603      	mov	r3, r0
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d001      	beq.n	800d786 <cmp_lfn+0x1e>
 800d782:	2300      	movs	r3, #0
 800d784:	e058      	b.n	800d838 <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d78e:	1e5a      	subs	r2, r3, #1
 800d790:	4613      	mov	r3, r2
 800d792:	005b      	lsls	r3, r3, #1
 800d794:	4413      	add	r3, r2
 800d796:	009b      	lsls	r3, r3, #2
 800d798:	4413      	add	r3, r2
 800d79a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d79c:	2301      	movs	r3, #1
 800d79e:	81fb      	strh	r3, [r7, #14]
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	613b      	str	r3, [r7, #16]
 800d7a4:	e032      	b.n	800d80c <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d7a6:	4a26      	ldr	r2, [pc, #152]	; (800d840 <cmp_lfn+0xd8>)
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	4413      	add	r3, r2
 800d7ac:	781b      	ldrb	r3, [r3, #0]
 800d7ae:	461a      	mov	r2, r3
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	4413      	add	r3, r2
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f7fe fc21 	bl	800bffc <ld_word>
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800d7be:	89fb      	ldrh	r3, [r7, #14]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d019      	beq.n	800d7f8 <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	2bff      	cmp	r3, #255	; 0xff
 800d7c8:	d811      	bhi.n	800d7ee <cmp_lfn+0x86>
 800d7ca:	89bb      	ldrh	r3, [r7, #12]
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f003 f9eb 	bl	8010ba8 <ff_wtoupper>
 800d7d2:	4604      	mov	r4, r0
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	1c5a      	adds	r2, r3, #1
 800d7d8:	617a      	str	r2, [r7, #20]
 800d7da:	005b      	lsls	r3, r3, #1
 800d7dc:	687a      	ldr	r2, [r7, #4]
 800d7de:	4413      	add	r3, r2
 800d7e0:	881b      	ldrh	r3, [r3, #0]
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f003 f9e0 	bl	8010ba8 <ff_wtoupper>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	429c      	cmp	r4, r3
 800d7ec:	d001      	beq.n	800d7f2 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	e022      	b.n	800d838 <cmp_lfn+0xd0>
			}
			wc = uc;
 800d7f2:	89bb      	ldrh	r3, [r7, #12]
 800d7f4:	81fb      	strh	r3, [r7, #14]
 800d7f6:	e006      	b.n	800d806 <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d7f8:	89bb      	ldrh	r3, [r7, #12]
 800d7fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d001      	beq.n	800d806 <cmp_lfn+0x9e>
 800d802:	2300      	movs	r3, #0
 800d804:	e018      	b.n	800d838 <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d806:	693b      	ldr	r3, [r7, #16]
 800d808:	3301      	adds	r3, #1
 800d80a:	613b      	str	r3, [r7, #16]
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	2b0c      	cmp	r3, #12
 800d810:	d9c9      	bls.n	800d7a6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d00b      	beq.n	800d836 <cmp_lfn+0xce>
 800d81e:	89fb      	ldrh	r3, [r7, #14]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d008      	beq.n	800d836 <cmp_lfn+0xce>
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	005b      	lsls	r3, r3, #1
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	4413      	add	r3, r2
 800d82c:	881b      	ldrh	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d001      	beq.n	800d836 <cmp_lfn+0xce>
 800d832:	2300      	movs	r3, #0
 800d834:	e000      	b.n	800d838 <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 800d836:	2301      	movs	r3, #1
}
 800d838:	4618      	mov	r0, r3
 800d83a:	371c      	adds	r7, #28
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bd90      	pop	{r4, r7, pc}
 800d840:	0801cfac 	.word	0x0801cfac

0800d844 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b086      	sub	sp, #24
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
 800d84c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	331a      	adds	r3, #26
 800d852:	4618      	mov	r0, r3
 800d854:	f7fe fbd2 	bl	800bffc <ld_word>
 800d858:	4603      	mov	r3, r0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d001      	beq.n	800d862 <pick_lfn+0x1e>
 800d85e:	2300      	movs	r3, #0
 800d860:	e050      	b.n	800d904 <pick_lfn+0xc0>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	781b      	ldrb	r3, [r3, #0]
 800d866:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d86a:	1e5a      	subs	r2, r3, #1
 800d86c:	4613      	mov	r3, r2
 800d86e:	005b      	lsls	r3, r3, #1
 800d870:	4413      	add	r3, r2
 800d872:	009b      	lsls	r3, r3, #2
 800d874:	4413      	add	r3, r2
 800d876:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d878:	2301      	movs	r3, #1
 800d87a:	81fb      	strh	r3, [r7, #14]
 800d87c:	2300      	movs	r3, #0
 800d87e:	613b      	str	r3, [r7, #16]
 800d880:	e028      	b.n	800d8d4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d882:	4a22      	ldr	r2, [pc, #136]	; (800d90c <pick_lfn+0xc8>)
 800d884:	693b      	ldr	r3, [r7, #16]
 800d886:	4413      	add	r3, r2
 800d888:	781b      	ldrb	r3, [r3, #0]
 800d88a:	461a      	mov	r2, r3
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	4413      	add	r3, r2
 800d890:	4618      	mov	r0, r3
 800d892:	f7fe fbb3 	bl	800bffc <ld_word>
 800d896:	4603      	mov	r3, r0
 800d898:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800d89a:	89fb      	ldrh	r3, [r7, #14]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00f      	beq.n	800d8c0 <pick_lfn+0x7c>
			if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	2bff      	cmp	r3, #255	; 0xff
 800d8a4:	d901      	bls.n	800d8aa <pick_lfn+0x66>
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	e02c      	b.n	800d904 <pick_lfn+0xc0>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800d8aa:	89bb      	ldrh	r3, [r7, #12]
 800d8ac:	81fb      	strh	r3, [r7, #14]
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	1c5a      	adds	r2, r3, #1
 800d8b2:	617a      	str	r2, [r7, #20]
 800d8b4:	005b      	lsls	r3, r3, #1
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	89fa      	ldrh	r2, [r7, #14]
 800d8bc:	801a      	strh	r2, [r3, #0]
 800d8be:	e006      	b.n	800d8ce <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d8c0:	89bb      	ldrh	r3, [r7, #12]
 800d8c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d8c6:	4293      	cmp	r3, r2
 800d8c8:	d001      	beq.n	800d8ce <pick_lfn+0x8a>
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	e01a      	b.n	800d904 <pick_lfn+0xc0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d8ce:	693b      	ldr	r3, [r7, #16]
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	613b      	str	r3, [r7, #16]
 800d8d4:	693b      	ldr	r3, [r7, #16]
 800d8d6:	2b0c      	cmp	r3, #12
 800d8d8:	d9d3      	bls.n	800d882 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF && wc != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d00d      	beq.n	800d902 <pick_lfn+0xbe>
 800d8e6:	89fb      	ldrh	r3, [r7, #14]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d00a      	beq.n	800d902 <pick_lfn+0xbe>
		if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	2bff      	cmp	r3, #255	; 0xff
 800d8f0:	d901      	bls.n	800d8f6 <pick_lfn+0xb2>
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	e006      	b.n	800d904 <pick_lfn+0xc0>
		lfnbuf[i] = 0;
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	005b      	lsls	r3, r3, #1
 800d8fa:	687a      	ldr	r2, [r7, #4]
 800d8fc:	4413      	add	r3, r2
 800d8fe:	2200      	movs	r2, #0
 800d900:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800d902:	2301      	movs	r3, #1
}
 800d904:	4618      	mov	r0, r3
 800d906:	3718      	adds	r7, #24
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}
 800d90c:	0801cfac 	.word	0x0801cfac

0800d910 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b088      	sub	sp, #32
 800d914:	af00      	add	r7, sp, #0
 800d916:	60f8      	str	r0, [r7, #12]
 800d918:	60b9      	str	r1, [r7, #8]
 800d91a:	4611      	mov	r1, r2
 800d91c:	461a      	mov	r2, r3
 800d91e:	460b      	mov	r3, r1
 800d920:	71fb      	strb	r3, [r7, #7]
 800d922:	4613      	mov	r3, r2
 800d924:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	330d      	adds	r3, #13
 800d92a:	79ba      	ldrb	r2, [r7, #6]
 800d92c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	330b      	adds	r3, #11
 800d932:	220f      	movs	r2, #15
 800d934:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	330c      	adds	r3, #12
 800d93a:	2200      	movs	r2, #0
 800d93c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	331a      	adds	r3, #26
 800d942:	2100      	movs	r1, #0
 800d944:	4618      	mov	r0, r3
 800d946:	f7fe fc6f 	bl	800c228 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d94a:	79fb      	ldrb	r3, [r7, #7]
 800d94c:	1e5a      	subs	r2, r3, #1
 800d94e:	4613      	mov	r3, r2
 800d950:	005b      	lsls	r3, r3, #1
 800d952:	4413      	add	r3, r2
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	4413      	add	r3, r2
 800d958:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d95a:	2300      	movs	r3, #0
 800d95c:	82fb      	strh	r3, [r7, #22]
 800d95e:	2300      	movs	r3, #0
 800d960:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d962:	8afb      	ldrh	r3, [r7, #22]
 800d964:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d968:	4293      	cmp	r3, r2
 800d96a:	d007      	beq.n	800d97c <put_lfn+0x6c>
 800d96c:	69fb      	ldr	r3, [r7, #28]
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	61fa      	str	r2, [r7, #28]
 800d972:	005b      	lsls	r3, r3, #1
 800d974:	68fa      	ldr	r2, [r7, #12]
 800d976:	4413      	add	r3, r2
 800d978:	881b      	ldrh	r3, [r3, #0]
 800d97a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d97c:	4a17      	ldr	r2, [pc, #92]	; (800d9dc <put_lfn+0xcc>)
 800d97e:	69bb      	ldr	r3, [r7, #24]
 800d980:	4413      	add	r3, r2
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	461a      	mov	r2, r3
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	4413      	add	r3, r2
 800d98a:	8afa      	ldrh	r2, [r7, #22]
 800d98c:	4611      	mov	r1, r2
 800d98e:	4618      	mov	r0, r3
 800d990:	f7fe fc4a 	bl	800c228 <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 800d994:	8afb      	ldrh	r3, [r7, #22]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d102      	bne.n	800d9a0 <put_lfn+0x90>
 800d99a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d99e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d9a0:	69bb      	ldr	r3, [r7, #24]
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	61bb      	str	r3, [r7, #24]
 800d9a6:	69bb      	ldr	r3, [r7, #24]
 800d9a8:	2b0c      	cmp	r3, #12
 800d9aa:	d9da      	bls.n	800d962 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d9ac:	8afb      	ldrh	r3, [r7, #22]
 800d9ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d006      	beq.n	800d9c4 <put_lfn+0xb4>
 800d9b6:	69fb      	ldr	r3, [r7, #28]
 800d9b8:	005b      	lsls	r3, r3, #1
 800d9ba:	68fa      	ldr	r2, [r7, #12]
 800d9bc:	4413      	add	r3, r2
 800d9be:	881b      	ldrh	r3, [r3, #0]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d103      	bne.n	800d9cc <put_lfn+0xbc>
 800d9c4:	79fb      	ldrb	r3, [r7, #7]
 800d9c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9ca:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d9cc:	68bb      	ldr	r3, [r7, #8]
 800d9ce:	79fa      	ldrb	r2, [r7, #7]
 800d9d0:	701a      	strb	r2, [r3, #0]
}
 800d9d2:	bf00      	nop
 800d9d4:	3720      	adds	r7, #32
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	0801cfac 	.word	0x0801cfac

0800d9e0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b08c      	sub	sp, #48	; 0x30
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	60f8      	str	r0, [r7, #12]
 800d9e8:	60b9      	str	r1, [r7, #8]
 800d9ea:	607a      	str	r2, [r7, #4]
 800d9ec:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 800d9ee:	220b      	movs	r2, #11
 800d9f0:	68b9      	ldr	r1, [r7, #8]
 800d9f2:	68f8      	ldr	r0, [r7, #12]
 800d9f4:	f009 fca0 	bl	8017338 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	2b05      	cmp	r3, #5
 800d9fc:	d92b      	bls.n	800da56 <gen_numname+0x76>
		sreg = seq;
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 800da02:	e022      	b.n	800da4a <gen_numname+0x6a>
			wc = *lfn++;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	1c9a      	adds	r2, r3, #2
 800da08:	607a      	str	r2, [r7, #4]
 800da0a:	881b      	ldrh	r3, [r3, #0]
 800da0c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800da0e:	2300      	movs	r3, #0
 800da10:	62bb      	str	r3, [r7, #40]	; 0x28
 800da12:	e017      	b.n	800da44 <gen_numname+0x64>
				sreg = (sreg << 1) + (wc & 1);
 800da14:	69fb      	ldr	r3, [r7, #28]
 800da16:	005a      	lsls	r2, r3, #1
 800da18:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da1a:	f003 0301 	and.w	r3, r3, #1
 800da1e:	4413      	add	r3, r2
 800da20:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800da22:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800da24:	085b      	lsrs	r3, r3, #1
 800da26:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d005      	beq.n	800da3e <gen_numname+0x5e>
 800da32:	69fb      	ldr	r3, [r7, #28]
 800da34:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800da38:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800da3c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800da3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da40:	3301      	adds	r3, #1
 800da42:	62bb      	str	r3, [r7, #40]	; 0x28
 800da44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da46:	2b0f      	cmp	r3, #15
 800da48:	d9e4      	bls.n	800da14 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	881b      	ldrh	r3, [r3, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d1d8      	bne.n	800da04 <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 800da52:	69fb      	ldr	r3, [r7, #28]
 800da54:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexdecimal) */
	i = 7;
 800da56:	2307      	movs	r3, #7
 800da58:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	b2db      	uxtb	r3, r3
 800da5e:	f003 030f 	and.w	r3, r3, #15
 800da62:	b2db      	uxtb	r3, r3
 800da64:	3330      	adds	r3, #48	; 0x30
 800da66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	091b      	lsrs	r3, r3, #4
 800da6e:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 800da70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da74:	2b39      	cmp	r3, #57	; 0x39
 800da76:	d904      	bls.n	800da82 <gen_numname+0xa2>
 800da78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da7c:	3307      	adds	r3, #7
 800da7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800da82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da84:	1e5a      	subs	r2, r3, #1
 800da86:	62ba      	str	r2, [r7, #40]	; 0x28
 800da88:	3330      	adds	r3, #48	; 0x30
 800da8a:	443b      	add	r3, r7
 800da8c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800da90:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 800da94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da96:	2b00      	cmp	r3, #0
 800da98:	d002      	beq.n	800daa0 <gen_numname+0xc0>
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d1dc      	bne.n	800da5a <gen_numname+0x7a>
	ns[i] = '~';
 800daa0:	f107 0214 	add.w	r2, r7, #20
 800daa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daa6:	4413      	add	r3, r2
 800daa8:	227e      	movs	r2, #126	; 0x7e
 800daaa:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800daac:	2300      	movs	r3, #0
 800daae:	627b      	str	r3, [r7, #36]	; 0x24
 800dab0:	e014      	b.n	800dadc <gen_numname+0xfc>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 800dab2:	68fa      	ldr	r2, [r7, #12]
 800dab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dab6:	4413      	add	r3, r2
 800dab8:	781b      	ldrb	r3, [r3, #0]
 800daba:	4618      	mov	r0, r3
 800dabc:	f7fe fc83 	bl	800c3c6 <dbc_1st>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d007      	beq.n	800dad6 <gen_numname+0xf6>
			if (j == i - 1) break;
 800dac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac8:	3b01      	subs	r3, #1
 800daca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dacc:	429a      	cmp	r2, r3
 800dace:	d010      	beq.n	800daf2 <gen_numname+0x112>
			j++;
 800dad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad2:	3301      	adds	r3, #1
 800dad4:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800dad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad8:	3301      	adds	r3, #1
 800dada:	627b      	str	r3, [r7, #36]	; 0x24
 800dadc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dae0:	429a      	cmp	r2, r3
 800dae2:	d207      	bcs.n	800daf4 <gen_numname+0x114>
 800dae4:	68fa      	ldr	r2, [r7, #12]
 800dae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae8:	4413      	add	r3, r2
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	2b20      	cmp	r3, #32
 800daee:	d1e0      	bne.n	800dab2 <gen_numname+0xd2>
 800daf0:	e000      	b.n	800daf4 <gen_numname+0x114>
			if (j == i - 1) break;
 800daf2:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800daf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daf6:	2b07      	cmp	r3, #7
 800daf8:	d807      	bhi.n	800db0a <gen_numname+0x12a>
 800dafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafc:	1c5a      	adds	r2, r3, #1
 800dafe:	62ba      	str	r2, [r7, #40]	; 0x28
 800db00:	3330      	adds	r3, #48	; 0x30
 800db02:	443b      	add	r3, r7
 800db04:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800db08:	e000      	b.n	800db0c <gen_numname+0x12c>
 800db0a:	2120      	movs	r1, #32
 800db0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db0e:	1c5a      	adds	r2, r3, #1
 800db10:	627a      	str	r2, [r7, #36]	; 0x24
 800db12:	68fa      	ldr	r2, [r7, #12]
 800db14:	4413      	add	r3, r2
 800db16:	460a      	mov	r2, r1
 800db18:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800db1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1c:	2b07      	cmp	r3, #7
 800db1e:	d9e9      	bls.n	800daf4 <gen_numname+0x114>
}
 800db20:	bf00      	nop
 800db22:	bf00      	nop
 800db24:	3730      	adds	r7, #48	; 0x30
 800db26:	46bd      	mov	sp, r7
 800db28:	bd80      	pop	{r7, pc}

0800db2a <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800db2a:	b480      	push	{r7}
 800db2c:	b085      	sub	sp, #20
 800db2e:	af00      	add	r7, sp, #0
 800db30:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800db32:	2300      	movs	r3, #0
 800db34:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800db36:	230b      	movs	r3, #11
 800db38:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800db3a:	7bfb      	ldrb	r3, [r7, #15]
 800db3c:	b2da      	uxtb	r2, r3
 800db3e:	0852      	lsrs	r2, r2, #1
 800db40:	01db      	lsls	r3, r3, #7
 800db42:	4313      	orrs	r3, r2
 800db44:	b2da      	uxtb	r2, r3
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	1c59      	adds	r1, r3, #1
 800db4a:	6079      	str	r1, [r7, #4]
 800db4c:	781b      	ldrb	r3, [r3, #0]
 800db4e:	4413      	add	r3, r2
 800db50:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	3b01      	subs	r3, #1
 800db56:	60bb      	str	r3, [r7, #8]
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d1ed      	bne.n	800db3a <sum_sfn+0x10>
	return sum;
 800db5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db60:	4618      	mov	r0, r3
 800db62:	3714      	adds	r7, #20
 800db64:	46bd      	mov	sp, r7
 800db66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6a:	4770      	bx	lr

0800db6c <xdir_sum>:
/*-----------------------------------------------------------------------*/

static WORD xdir_sum (	/* Get checksum of the directoly entry block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b087      	sub	sp, #28
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;	/* Number of bytes of the entry block */
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	3301      	adds	r3, #1
 800db78:	781b      	ldrb	r3, [r3, #0]
 800db7a:	3301      	adds	r3, #1
 800db7c:	015b      	lsls	r3, r3, #5
 800db7e:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800db80:	2300      	movs	r3, #0
 800db82:	827b      	strh	r3, [r7, #18]
 800db84:	2300      	movs	r3, #0
 800db86:	617b      	str	r3, [r7, #20]
 800db88:	e018      	b.n	800dbbc <xdir_sum+0x50>
		if (i == XDIR_SetSum) {	/* Skip 2-byte sum field */
 800db8a:	697b      	ldr	r3, [r7, #20]
 800db8c:	2b02      	cmp	r3, #2
 800db8e:	d103      	bne.n	800db98 <xdir_sum+0x2c>
			i++;
 800db90:	697b      	ldr	r3, [r7, #20]
 800db92:	3301      	adds	r3, #1
 800db94:	617b      	str	r3, [r7, #20]
 800db96:	e00e      	b.n	800dbb6 <xdir_sum+0x4a>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800db98:	8a7b      	ldrh	r3, [r7, #18]
 800db9a:	03db      	lsls	r3, r3, #15
 800db9c:	b29a      	uxth	r2, r3
 800db9e:	8a7b      	ldrh	r3, [r7, #18]
 800dba0:	085b      	lsrs	r3, r3, #1
 800dba2:	b29b      	uxth	r3, r3
 800dba4:	4413      	add	r3, r2
 800dba6:	b29a      	uxth	r2, r3
 800dba8:	6879      	ldr	r1, [r7, #4]
 800dbaa:	697b      	ldr	r3, [r7, #20]
 800dbac:	440b      	add	r3, r1
 800dbae:	781b      	ldrb	r3, [r3, #0]
 800dbb0:	b29b      	uxth	r3, r3
 800dbb2:	4413      	add	r3, r2
 800dbb4:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800dbb6:	697b      	ldr	r3, [r7, #20]
 800dbb8:	3301      	adds	r3, #1
 800dbba:	617b      	str	r3, [r7, #20]
 800dbbc:	697a      	ldr	r2, [r7, #20]
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	429a      	cmp	r2, r3
 800dbc2:	d3e2      	bcc.n	800db8a <xdir_sum+0x1e>
		}
	}
	return sum;
 800dbc4:	8a7b      	ldrh	r3, [r7, #18]
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	371c      	adds	r7, #28
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd0:	4770      	bx	lr

0800dbd2 <xname_sum>:


static WORD xname_sum (	/* Get check sum (to be used as hash) of the file name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b084      	sub	sp, #16
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800dbde:	e01f      	b.n	800dc20 <xname_sum+0x4e>
		chr = (WCHAR)ff_wtoupper(chr);		/* File name needs to be up-case converted */
 800dbe0:	89bb      	ldrh	r3, [r7, #12]
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f002 ffe0 	bl	8010ba8 <ff_wtoupper>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800dbec:	89fb      	ldrh	r3, [r7, #14]
 800dbee:	03db      	lsls	r3, r3, #15
 800dbf0:	b29a      	uxth	r2, r3
 800dbf2:	89fb      	ldrh	r3, [r7, #14]
 800dbf4:	085b      	lsrs	r3, r3, #1
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	4413      	add	r3, r2
 800dbfa:	b29a      	uxth	r2, r3
 800dbfc:	89bb      	ldrh	r3, [r7, #12]
 800dbfe:	b2db      	uxtb	r3, r3
 800dc00:	b29b      	uxth	r3, r3
 800dc02:	4413      	add	r3, r2
 800dc04:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800dc06:	89fb      	ldrh	r3, [r7, #14]
 800dc08:	03db      	lsls	r3, r3, #15
 800dc0a:	b29a      	uxth	r2, r3
 800dc0c:	89fb      	ldrh	r3, [r7, #14]
 800dc0e:	085b      	lsrs	r3, r3, #1
 800dc10:	b29b      	uxth	r3, r3
 800dc12:	4413      	add	r3, r2
 800dc14:	b29a      	uxth	r2, r3
 800dc16:	89bb      	ldrh	r3, [r7, #12]
 800dc18:	0a1b      	lsrs	r3, r3, #8
 800dc1a:	b29b      	uxth	r3, r3
 800dc1c:	4413      	add	r3, r2
 800dc1e:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	1c9a      	adds	r2, r3, #2
 800dc24:	607a      	str	r2, [r7, #4]
 800dc26:	881b      	ldrh	r3, [r3, #0]
 800dc28:	81bb      	strh	r3, [r7, #12]
 800dc2a:	89bb      	ldrh	r3, [r7, #12]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d1d7      	bne.n	800dbe0 <xname_sum+0xe>
	}
	return sum;
 800dc30:	89fb      	ldrh	r3, [r7, #14]
}
 800dc32:	4618      	mov	r0, r3
 800dc34:	3710      	adds	r7, #16
 800dc36:	46bd      	mov	sp, r7
 800dc38:	bd80      	pop	{r7, pc}
	...

0800dc3c <load_xdir>:
/*-----------------------------------*/

static FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp					/* Reading direcotry object pointing top of the entry block to load */
)
{
 800dc3c:	b590      	push	{r4, r7, lr}
 800dc3e:	b087      	sub	sp, #28
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	691b      	ldr	r3, [r3, #16]
 800dc4a:	60fb      	str	r3, [r7, #12]


	/* Load file directory entry */
	res = move_window(dp->obj.fs, dp->sect);
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681a      	ldr	r2, [r3, #0]
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc54:	4619      	mov	r1, r3
 800dc56:	4610      	mov	r0, r2
 800dc58:	f7fe fcb8 	bl	800c5cc <move_window>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dc60:	7dfb      	ldrb	r3, [r7, #23]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d001      	beq.n	800dc6a <load_xdir+0x2e>
 800dc66:	7dfb      	ldrb	r3, [r7, #23]
 800dc68:	e0a9      	b.n	800ddbe <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_FILEDIR) return FR_INT_ERR;	/* Invalid order */
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	2b85      	cmp	r3, #133	; 0x85
 800dc72:	d001      	beq.n	800dc78 <load_xdir+0x3c>
 800dc74:	2302      	movs	r3, #2
 800dc76:	e0a2      	b.n	800ddbe <load_xdir+0x182>
	memcpy(dirb + 0 * SZDIRE, dp->dir, SZDIRE);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc7c:	2220      	movs	r2, #32
 800dc7e:	4619      	mov	r1, r3
 800dc80:	68f8      	ldr	r0, [r7, #12]
 800dc82:	f009 fb59 	bl	8017338 <memcpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	3301      	adds	r3, #1
 800dc8a:	781b      	ldrb	r3, [r3, #0]
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	015b      	lsls	r3, r3, #5
 800dc90:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800dc92:	68bb      	ldr	r3, [r7, #8]
 800dc94:	2b5f      	cmp	r3, #95	; 0x5f
 800dc96:	d903      	bls.n	800dca0 <load_xdir+0x64>
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800dc9e:	d901      	bls.n	800dca4 <load_xdir+0x68>
 800dca0:	2302      	movs	r3, #2
 800dca2:	e08c      	b.n	800ddbe <load_xdir+0x182>

	/* Load stream extension entry */
	res = dir_next(dp, 0);
 800dca4:	2100      	movs	r1, #0
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f7ff fc1e 	bl	800d4e8 <dir_next>
 800dcac:	4603      	mov	r3, r0
 800dcae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800dcb0:	7dfb      	ldrb	r3, [r7, #23]
 800dcb2:	2b04      	cmp	r3, #4
 800dcb4:	d101      	bne.n	800dcba <load_xdir+0x7e>
 800dcb6:	2302      	movs	r3, #2
 800dcb8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dcba:	7dfb      	ldrb	r3, [r7, #23]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d001      	beq.n	800dcc4 <load_xdir+0x88>
 800dcc0:	7dfb      	ldrb	r3, [r7, #23]
 800dcc2:	e07c      	b.n	800ddbe <load_xdir+0x182>
	res = move_window(dp->obj.fs, dp->sect);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681a      	ldr	r2, [r3, #0]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dccc:	4619      	mov	r1, r3
 800dcce:	4610      	mov	r0, r2
 800dcd0:	f7fe fc7c 	bl	800c5cc <move_window>
 800dcd4:	4603      	mov	r3, r0
 800dcd6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dcd8:	7dfb      	ldrb	r3, [r7, #23]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d001      	beq.n	800dce2 <load_xdir+0xa6>
 800dcde:	7dfb      	ldrb	r3, [r7, #23]
 800dce0:	e06d      	b.n	800ddbe <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_STREAM) return FR_INT_ERR;	/* Invalid order */
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dce6:	781b      	ldrb	r3, [r3, #0]
 800dce8:	2bc0      	cmp	r3, #192	; 0xc0
 800dcea:	d001      	beq.n	800dcf0 <load_xdir+0xb4>
 800dcec:	2302      	movs	r3, #2
 800dcee:	e066      	b.n	800ddbe <load_xdir+0x182>
	memcpy(dirb + 1 * SZDIRE, dp->dir, SZDIRE);
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	f103 0020 	add.w	r0, r3, #32
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcfa:	2220      	movs	r2, #32
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	f009 fb1b 	bl	8017338 <memcpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	3323      	adds	r3, #35	; 0x23
 800dd06:	781b      	ldrb	r3, [r3, #0]
 800dd08:	332c      	adds	r3, #44	; 0x2c
 800dd0a:	4a2f      	ldr	r2, [pc, #188]	; (800ddc8 <load_xdir+0x18c>)
 800dd0c:	fba2 2303 	umull	r2, r3, r2, r3
 800dd10:	08db      	lsrs	r3, r3, #3
 800dd12:	015b      	lsls	r3, r3, #5
 800dd14:	68ba      	ldr	r2, [r7, #8]
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d201      	bcs.n	800dd1e <load_xdir+0xe2>
 800dd1a:	2302      	movs	r3, #2
 800dd1c:	e04f      	b.n	800ddbe <load_xdir+0x182>

	/* Load file name entries */
	i = 2 * SZDIRE;	/* Name offset to load */
 800dd1e:	2340      	movs	r3, #64	; 0x40
 800dd20:	613b      	str	r3, [r7, #16]
	do {
		res = dir_next(dp, 0);
 800dd22:	2100      	movs	r1, #0
 800dd24:	6878      	ldr	r0, [r7, #4]
 800dd26:	f7ff fbdf 	bl	800d4e8 <dir_next>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800dd2e:	7dfb      	ldrb	r3, [r7, #23]
 800dd30:	2b04      	cmp	r3, #4
 800dd32:	d101      	bne.n	800dd38 <load_xdir+0xfc>
 800dd34:	2302      	movs	r3, #2
 800dd36:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800dd38:	7dfb      	ldrb	r3, [r7, #23]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d001      	beq.n	800dd42 <load_xdir+0x106>
 800dd3e:	7dfb      	ldrb	r3, [r7, #23]
 800dd40:	e03d      	b.n	800ddbe <load_xdir+0x182>
		res = move_window(dp->obj.fs, dp->sect);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681a      	ldr	r2, [r3, #0]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd4a:	4619      	mov	r1, r3
 800dd4c:	4610      	mov	r0, r2
 800dd4e:	f7fe fc3d 	bl	800c5cc <move_window>
 800dd52:	4603      	mov	r3, r0
 800dd54:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800dd56:	7dfb      	ldrb	r3, [r7, #23]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d001      	beq.n	800dd60 <load_xdir+0x124>
 800dd5c:	7dfb      	ldrb	r3, [r7, #23]
 800dd5e:	e02e      	b.n	800ddbe <load_xdir+0x182>
		if (dp->dir[XDIR_Type] != ET_FILENAME) return FR_INT_ERR;	/* Invalid order */
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd64:	781b      	ldrb	r3, [r3, #0]
 800dd66:	2bc1      	cmp	r3, #193	; 0xc1
 800dd68:	d001      	beq.n	800dd6e <load_xdir+0x132>
 800dd6a:	2302      	movs	r3, #2
 800dd6c:	e027      	b.n	800ddbe <load_xdir+0x182>
		if (i < MAXDIRB(FF_MAX_LFN)) memcpy(dirb + i, dp->dir, SZDIRE);
 800dd6e:	693b      	ldr	r3, [r7, #16]
 800dd70:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800dd74:	d208      	bcs.n	800dd88 <load_xdir+0x14c>
 800dd76:	68fa      	ldr	r2, [r7, #12]
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	18d0      	adds	r0, r2, r3
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd80:	2220      	movs	r2, #32
 800dd82:	4619      	mov	r1, r3
 800dd84:	f009 fad8 	bl	8017338 <memcpy>
	} while ((i += SZDIRE) < sz_ent);
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	3320      	adds	r3, #32
 800dd8c:	613b      	str	r3, [r7, #16]
 800dd8e:	693a      	ldr	r2, [r7, #16]
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d3c5      	bcc.n	800dd22 <load_xdir+0xe6>

	/* Sanity check (do it for only accessible object) */
	if (i <= MAXDIRB(FF_MAX_LFN)) {
 800dd96:	693b      	ldr	r3, [r7, #16]
 800dd98:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800dd9c:	d80e      	bhi.n	800ddbc <load_xdir+0x180>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800dd9e:	68f8      	ldr	r0, [r7, #12]
 800dda0:	f7ff fee4 	bl	800db6c <xdir_sum>
 800dda4:	4603      	mov	r3, r0
 800dda6:	461c      	mov	r4, r3
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	3302      	adds	r3, #2
 800ddac:	4618      	mov	r0, r3
 800ddae:	f7fe f925 	bl	800bffc <ld_word>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	429c      	cmp	r4, r3
 800ddb6:	d001      	beq.n	800ddbc <load_xdir+0x180>
 800ddb8:	2302      	movs	r3, #2
 800ddba:	e000      	b.n	800ddbe <load_xdir+0x182>
	}
	return FR_OK;
 800ddbc:	2300      	movs	r3, #0
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	371c      	adds	r7, #28
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd90      	pop	{r4, r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	88888889 	.word	0x88888889

0800ddcc <init_alloc_info>:

static void init_alloc_info (
	FATFS* fs,		/* Filesystem object */
	FFOBJID* obj	/* Object allocation information to be initialized */
)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b082      	sub	sp, #8
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	6039      	str	r1, [r7, #0]
	obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);		/* Start cluster */
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	691b      	ldr	r3, [r3, #16]
 800ddda:	3334      	adds	r3, #52	; 0x34
 800dddc:	4618      	mov	r0, r3
 800ddde:	f7fe f925 	bl	800c02c <ld_dword>
 800dde2:	4602      	mov	r2, r0
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	609a      	str	r2, [r3, #8]
	obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	691b      	ldr	r3, [r3, #16]
 800ddec:	3338      	adds	r3, #56	; 0x38
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f7fe f93f 	bl	800c072 <ld_qword>
 800ddf4:	4602      	mov	r2, r0
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	6839      	ldr	r1, [r7, #0]
 800ddfa:	e9c1 2304 	strd	r2, r3, [r1, #16]
	obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;				/* Allocation status */
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	691b      	ldr	r3, [r3, #16]
 800de02:	3321      	adds	r3, #33	; 0x21
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	f003 0302 	and.w	r3, r3, #2
 800de0a:	b2da      	uxtb	r2, r3
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	71da      	strb	r2, [r3, #7]
	obj->n_frag = 0;										/* No last fragment info */
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	2200      	movs	r2, #0
 800de14:	61da      	str	r2, [r3, #28]
}
 800de16:	bf00      	nop
 800de18:	3708      	adds	r7, #8
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <load_obj_xdir>:

static FRESULT load_obj_xdir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const FFOBJID* obj	/* Object with its containing directory information */
)
{
 800de1e:	b5b0      	push	{r4, r5, r7, lr}
 800de20:	b084      	sub	sp, #16
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
 800de26:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6808      	ldr	r0, [r1, #0]
 800de2c:	6879      	ldr	r1, [r7, #4]
 800de2e:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800de30:	6839      	ldr	r1, [r7, #0]
 800de32:	6a08      	ldr	r0, [r1, #32]
 800de34:	6879      	ldr	r1, [r7, #4]
 800de36:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800de38:	6839      	ldr	r1, [r7, #0]
 800de3a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800de3c:	b2c8      	uxtb	r0, r1
 800de3e:	6879      	ldr	r1, [r7, #4]
 800de40:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800de42:	6839      	ldr	r1, [r7, #0]
 800de44:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800de46:	2000      	movs	r0, #0
 800de48:	460c      	mov	r4, r1
 800de4a:	4605      	mov	r5, r0
 800de4c:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800de50:	2300      	movs	r3, #0
 800de52:	6879      	ldr	r1, [r7, #4]
 800de54:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->obj.n_frag = 0;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	2200      	movs	r2, #0
 800de5c:	61da      	str	r2, [r3, #28]
	dp->blk_ofs = obj->c_ofs;
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	64da      	str	r2, [r3, #76]	; 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800de6a:	4619      	mov	r1, r3
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f7ff fab5 	bl	800d3dc <dir_sdi>
 800de72:	4603      	mov	r3, r0
 800de74:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800de76:	7bfb      	ldrb	r3, [r7, #15]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d104      	bne.n	800de86 <load_obj_xdir+0x68>
		res = load_xdir(dp);		/* Load the object's entry block */
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f7ff fedd 	bl	800dc3c <load_xdir>
 800de82:	4603      	mov	r3, r0
 800de84:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800de86:	7bfb      	ldrb	r3, [r7, #15]
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3710      	adds	r7, #16
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bdb0      	pop	{r4, r5, r7, pc}

0800de90 <store_xdir>:
/*----------------------------------------*/

static FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800de90:	b590      	push	{r4, r7, lr}
 800de92:	b087      	sub	sp, #28
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	691b      	ldr	r3, [r3, #16]
 800de9e:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	1c9c      	adds	r4, r3, #2
 800dea4:	68f8      	ldr	r0, [r7, #12]
 800dea6:	f7ff fe61 	bl	800db6c <xdir_sum>
 800deaa:	4603      	mov	r3, r0
 800deac:	4619      	mov	r1, r3
 800deae:	4620      	mov	r0, r4
 800deb0:	f7fe f9ba 	bl	800c228 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	3301      	adds	r3, #1
 800deb8:	781b      	ldrb	r3, [r3, #0]
 800deba:	3301      	adds	r3, #1
 800debc:	613b      	str	r3, [r7, #16]

	/* Store the direcotry entry block to the directory */
	res = dir_sdi(dp, dp->blk_ofs);
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dec2:	4619      	mov	r1, r3
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f7ff fa89 	bl	800d3dc <dir_sdi>
 800deca:	4603      	mov	r3, r0
 800decc:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800dece:	e026      	b.n	800df1e <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ded8:	4619      	mov	r1, r3
 800deda:	4610      	mov	r0, r2
 800dedc:	f7fe fb76 	bl	800c5cc <move_window>
 800dee0:	4603      	mov	r3, r0
 800dee2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dee4:	7dfb      	ldrb	r3, [r7, #23]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d11d      	bne.n	800df26 <store_xdir+0x96>
		memcpy(dp->dir, dirb, SZDIRE);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800deee:	2220      	movs	r2, #32
 800def0:	68f9      	ldr	r1, [r7, #12]
 800def2:	4618      	mov	r0, r3
 800def4:	f009 fa20 	bl	8017338 <memcpy>
		dp->obj.fs->wflag = 1;
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	2201      	movs	r2, #1
 800defe:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800df00:	693b      	ldr	r3, [r7, #16]
 800df02:	3b01      	subs	r3, #1
 800df04:	613b      	str	r3, [r7, #16]
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d00e      	beq.n	800df2a <store_xdir+0x9a>
		dirb += SZDIRE;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	3320      	adds	r3, #32
 800df10:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800df12:	2100      	movs	r1, #0
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f7ff fae7 	bl	800d4e8 <dir_next>
 800df1a:	4603      	mov	r3, r0
 800df1c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800df1e:	7dfb      	ldrb	r3, [r7, #23]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d0d5      	beq.n	800ded0 <store_xdir+0x40>
 800df24:	e002      	b.n	800df2c <store_xdir+0x9c>
		if (res != FR_OK) break;
 800df26:	bf00      	nop
 800df28:	e000      	b.n	800df2c <store_xdir+0x9c>
		if (--nent == 0) break;
 800df2a:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800df2c:	7dfb      	ldrb	r3, [r7, #23]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d002      	beq.n	800df38 <store_xdir+0xa8>
 800df32:	7dfb      	ldrb	r3, [r7, #23]
 800df34:	2b01      	cmp	r3, #1
 800df36:	d101      	bne.n	800df3c <store_xdir+0xac>
 800df38:	7dfb      	ldrb	r3, [r7, #23]
 800df3a:	e000      	b.n	800df3e <store_xdir+0xae>
 800df3c:	2302      	movs	r3, #2
}
 800df3e:	4618      	mov	r0, r3
 800df40:	371c      	adds	r7, #28
 800df42:	46bd      	mov	sp, r7
 800df44:	bd90      	pop	{r4, r7, pc}

0800df46 <create_xdir>:

static void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the object name */
)
{
 800df46:	b590      	push	{r4, r7, lr}
 800df48:	b085      	sub	sp, #20
 800df4a:	af00      	add	r7, sp, #0
 800df4c:	6078      	str	r0, [r7, #4]
 800df4e:	6039      	str	r1, [r7, #0]
	BYTE nc1, nlen;
	WCHAR wc;


	/* Create file-directory and stream-extension entry */
	memset(dirb, 0, 2 * SZDIRE);
 800df50:	2240      	movs	r2, #64	; 0x40
 800df52:	2100      	movs	r1, #0
 800df54:	6878      	ldr	r0, [r7, #4]
 800df56:	f009 f9fd 	bl	8017354 <memset>
	dirb[0 * SZDIRE + XDIR_Type] = ET_FILEDIR;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2285      	movs	r2, #133	; 0x85
 800df5e:	701a      	strb	r2, [r3, #0]
	dirb[1 * SZDIRE + XDIR_Type] = ET_STREAM;
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	3320      	adds	r3, #32
 800df64:	22c0      	movs	r2, #192	; 0xc0
 800df66:	701a      	strb	r2, [r3, #0]

	/* Create file-name entries */
	i = SZDIRE * 2;	/* Top of file_name entries */
 800df68:	2340      	movs	r3, #64	; 0x40
 800df6a:	60fb      	str	r3, [r7, #12]
	nlen = nc1 = 0; wc = 1;
 800df6c:	2300      	movs	r3, #0
 800df6e:	72fb      	strb	r3, [r7, #11]
 800df70:	7afb      	ldrb	r3, [r7, #11]
 800df72:	72bb      	strb	r3, [r7, #10]
 800df74:	2301      	movs	r3, #1
 800df76:	813b      	strh	r3, [r7, #8]
	do {
		dirb[i++] = ET_FILENAME; dirb[i++] = 0;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	1c5a      	adds	r2, r3, #1
 800df7c:	60fa      	str	r2, [r7, #12]
 800df7e:	687a      	ldr	r2, [r7, #4]
 800df80:	4413      	add	r3, r2
 800df82:	22c1      	movs	r2, #193	; 0xc1
 800df84:	701a      	strb	r2, [r3, #0]
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	1c5a      	adds	r2, r3, #1
 800df8a:	60fa      	str	r2, [r7, #12]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	4413      	add	r3, r2
 800df90:	2200      	movs	r2, #0
 800df92:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (wc != 0 && (wc = lfn[nlen]) != 0) nlen++;	/* Get a character if exist */
 800df94:	893b      	ldrh	r3, [r7, #8]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d00b      	beq.n	800dfb2 <create_xdir+0x6c>
 800df9a:	7abb      	ldrb	r3, [r7, #10]
 800df9c:	005b      	lsls	r3, r3, #1
 800df9e:	683a      	ldr	r2, [r7, #0]
 800dfa0:	4413      	add	r3, r2
 800dfa2:	881b      	ldrh	r3, [r3, #0]
 800dfa4:	813b      	strh	r3, [r7, #8]
 800dfa6:	893b      	ldrh	r3, [r7, #8]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d002      	beq.n	800dfb2 <create_xdir+0x6c>
 800dfac:	7abb      	ldrb	r3, [r7, #10]
 800dfae:	3301      	adds	r3, #1
 800dfb0:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, wc); 	/* Store it */
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	4413      	add	r3, r2
 800dfb8:	893a      	ldrh	r2, [r7, #8]
 800dfba:	4611      	mov	r1, r2
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f7fe f933 	bl	800c228 <st_word>
			i += 2;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	3302      	adds	r3, #2
 800dfc6:	60fb      	str	r3, [r7, #12]
		} while (i % SZDIRE != 0);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	f003 031f 	and.w	r3, r3, #31
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1e0      	bne.n	800df94 <create_xdir+0x4e>
		nc1++;
 800dfd2:	7afb      	ldrb	r3, [r7, #11]
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nlen]);	/* Fill next entry if any char follows */
 800dfd8:	7abb      	ldrb	r3, [r7, #10]
 800dfda:	005b      	lsls	r3, r3, #1
 800dfdc:	683a      	ldr	r2, [r7, #0]
 800dfde:	4413      	add	r3, r2
 800dfe0:	881b      	ldrh	r3, [r3, #0]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d1c8      	bne.n	800df78 <create_xdir+0x32>

	dirb[XDIR_NumName] = nlen;		/* Set name length */
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	3323      	adds	r3, #35	; 0x23
 800dfea:	7aba      	ldrb	r2, [r7, #10]
 800dfec:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = 1 + nc1;	/* Set secondary count (C0 + C1s) */
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	3301      	adds	r3, #1
 800dff2:	7afa      	ldrb	r2, [r7, #11]
 800dff4:	3201      	adds	r2, #1
 800dff6:	b2d2      	uxtb	r2, r2
 800dff8:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800e000:	6838      	ldr	r0, [r7, #0]
 800e002:	f7ff fde6 	bl	800dbd2 <xname_sum>
 800e006:	4603      	mov	r3, r0
 800e008:	4619      	mov	r1, r3
 800e00a:	4620      	mov	r0, r4
 800e00c:	f7fe f90c 	bl	800c228 <st_word>
}
 800e010:	bf00      	nop
 800e012:	3714      	adds	r7, #20
 800e014:	46bd      	mov	sp, r7
 800e016:	bd90      	pop	{r4, r7, pc}

0800e018 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b086      	sub	sp, #24
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e022:	2304      	movs	r3, #4
 800e024:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 800e02c:	23ff      	movs	r3, #255	; 0xff
 800e02e:	757b      	strb	r3, [r7, #21]
 800e030:	23ff      	movs	r3, #255	; 0xff
 800e032:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e034:	e0a6      	b.n	800e184 <dir_read+0x16c>
		res = move_window(fs, dp->sect);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e03a:	4619      	mov	r1, r3
 800e03c:	6938      	ldr	r0, [r7, #16]
 800e03e:	f7fe fac5 	bl	800c5cc <move_window>
 800e042:	4603      	mov	r3, r0
 800e044:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e046:	7dfb      	ldrb	r3, [r7, #23]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	f040 80a1 	bne.w	800e190 <dir_read+0x178>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e052:	781b      	ldrb	r3, [r3, #0]
 800e054:	75bb      	strb	r3, [r7, #22]
		if (b == 0) {
 800e056:	7dbb      	ldrb	r3, [r7, #22]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d102      	bne.n	800e062 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e05c:	2304      	movs	r3, #4
 800e05e:	75fb      	strb	r3, [r7, #23]
 800e060:	e09d      	b.n	800e19e <dir_read+0x186>
		}
#if FF_FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e062:	693b      	ldr	r3, [r7, #16]
 800e064:	781b      	ldrb	r3, [r3, #0]
 800e066:	2b04      	cmp	r3, #4
 800e068:	d11f      	bne.n	800e0aa <dir_read+0x92>
			if (FF_USE_LABEL && vol) {
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d003      	beq.n	800e078 <dir_read+0x60>
				if (b == ET_VLABEL) break;	/* Volume label entry? */
 800e070:	7dbb      	ldrb	r3, [r7, #22]
 800e072:	2b83      	cmp	r3, #131	; 0x83
 800e074:	d17d      	bne.n	800e172 <dir_read+0x15a>
 800e076:	e092      	b.n	800e19e <dir_read+0x186>
			} else {
				if (b == ET_FILEDIR) {		/* Start of the file entry block? */
 800e078:	7dbb      	ldrb	r3, [r7, #22]
 800e07a:	2b85      	cmp	r3, #133	; 0x85
 800e07c:	d179      	bne.n	800e172 <dir_read+0x15a>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	64da      	str	r2, [r3, #76]	; 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f7ff fdd8 	bl	800dc3c <load_xdir>
 800e08c:	4603      	mov	r3, r0
 800e08e:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800e090:	7dfb      	ldrb	r3, [r7, #23]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d17e      	bne.n	800e194 <dir_read+0x17c>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	691b      	ldr	r3, [r3, #16]
 800e09a:	3304      	adds	r3, #4
 800e09c:	781b      	ldrb	r3, [r3, #0]
 800e09e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e0a2:	b2da      	uxtb	r2, r3
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	719a      	strb	r2, [r3, #6]
					}
					break;
 800e0a8:	e074      	b.n	800e194 <dir_read+0x17c>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0ae:	330b      	adds	r3, #11
 800e0b0:	781b      	ldrb	r3, [r3, #0]
 800e0b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e0b6:	73fb      	strb	r3, [r7, #15]
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	7bfa      	ldrb	r2, [r7, #15]
 800e0bc:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (b == DDEM || b == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e0be:	7dbb      	ldrb	r3, [r7, #22]
 800e0c0:	2be5      	cmp	r3, #229	; 0xe5
 800e0c2:	d00e      	beq.n	800e0e2 <dir_read+0xca>
 800e0c4:	7dbb      	ldrb	r3, [r7, #22]
 800e0c6:	2b2e      	cmp	r3, #46	; 0x2e
 800e0c8:	d00b      	beq.n	800e0e2 <dir_read+0xca>
 800e0ca:	7bfb      	ldrb	r3, [r7, #15]
 800e0cc:	f023 0320 	bic.w	r3, r3, #32
 800e0d0:	2b08      	cmp	r3, #8
 800e0d2:	bf0c      	ite	eq
 800e0d4:	2301      	moveq	r3, #1
 800e0d6:	2300      	movne	r3, #0
 800e0d8:	b2db      	uxtb	r3, r3
 800e0da:	461a      	mov	r2, r3
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	4293      	cmp	r3, r2
 800e0e0:	d002      	beq.n	800e0e8 <dir_read+0xd0>
				ord = 0xFF;
 800e0e2:	23ff      	movs	r3, #255	; 0xff
 800e0e4:	757b      	strb	r3, [r7, #21]
 800e0e6:	e044      	b.n	800e172 <dir_read+0x15a>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 800e0e8:	7bfb      	ldrb	r3, [r7, #15]
 800e0ea:	2b0f      	cmp	r3, #15
 800e0ec:	d12f      	bne.n	800e14e <dir_read+0x136>
					if (b & LLEF) {		/* Is it start of an LFN sequence? */
 800e0ee:	7dbb      	ldrb	r3, [r7, #22]
 800e0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d00d      	beq.n	800e114 <dir_read+0xfc>
						sum = dp->dir[LDIR_Chksum];
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0fc:	7b5b      	ldrb	r3, [r3, #13]
 800e0fe:	753b      	strb	r3, [r7, #20]
						b &= (BYTE)~LLEF; ord = b;
 800e100:	7dbb      	ldrb	r3, [r7, #22]
 800e102:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e106:	75bb      	strb	r3, [r7, #22]
 800e108:	7dbb      	ldrb	r3, [r7, #22]
 800e10a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (b == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e114:	7dba      	ldrb	r2, [r7, #22]
 800e116:	7d7b      	ldrb	r3, [r7, #21]
 800e118:	429a      	cmp	r2, r3
 800e11a:	d115      	bne.n	800e148 <dir_read+0x130>
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e120:	330d      	adds	r3, #13
 800e122:	781b      	ldrb	r3, [r3, #0]
 800e124:	7d3a      	ldrb	r2, [r7, #20]
 800e126:	429a      	cmp	r2, r3
 800e128:	d10e      	bne.n	800e148 <dir_read+0x130>
 800e12a:	693b      	ldr	r3, [r7, #16]
 800e12c:	68da      	ldr	r2, [r3, #12]
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e132:	4619      	mov	r1, r3
 800e134:	4610      	mov	r0, r2
 800e136:	f7ff fb85 	bl	800d844 <pick_lfn>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d003      	beq.n	800e148 <dir_read+0x130>
 800e140:	7d7b      	ldrb	r3, [r7, #21]
 800e142:	3b01      	subs	r3, #1
 800e144:	b2db      	uxtb	r3, r3
 800e146:	e000      	b.n	800e14a <dir_read+0x132>
 800e148:	23ff      	movs	r3, #255	; 0xff
 800e14a:	757b      	strb	r3, [r7, #21]
 800e14c:	e011      	b.n	800e172 <dir_read+0x15a>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e14e:	7d7b      	ldrb	r3, [r7, #21]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d109      	bne.n	800e168 <dir_read+0x150>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e158:	4618      	mov	r0, r3
 800e15a:	f7ff fce6 	bl	800db2a <sum_sfn>
 800e15e:	4603      	mov	r3, r0
 800e160:	461a      	mov	r2, r3
 800e162:	7d3b      	ldrb	r3, [r7, #20]
 800e164:	4293      	cmp	r3, r2
 800e166:	d017      	beq.n	800e198 <dir_read+0x180>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f04f 32ff 	mov.w	r2, #4294967295
 800e16e:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					break;
 800e170:	e012      	b.n	800e198 <dir_read+0x180>
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e172:	2100      	movs	r1, #0
 800e174:	6878      	ldr	r0, [r7, #4]
 800e176:	f7ff f9b7 	bl	800d4e8 <dir_next>
 800e17a:	4603      	mov	r3, r0
 800e17c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e17e:	7dfb      	ldrb	r3, [r7, #23]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d10b      	bne.n	800e19c <dir_read+0x184>
	while (dp->sect) {
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f47f af54 	bne.w	800e036 <dir_read+0x1e>
 800e18e:	e006      	b.n	800e19e <dir_read+0x186>
		if (res != FR_OK) break;
 800e190:	bf00      	nop
 800e192:	e004      	b.n	800e19e <dir_read+0x186>
					break;
 800e194:	bf00      	nop
 800e196:	e002      	b.n	800e19e <dir_read+0x186>
					break;
 800e198:	bf00      	nop
 800e19a:	e000      	b.n	800e19e <dir_read+0x186>
		if (res != FR_OK) break;
 800e19c:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e19e:	7dfb      	ldrb	r3, [r7, #23]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d002      	beq.n	800e1aa <dir_read+0x192>
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	639a      	str	r2, [r3, #56]	; 0x38
	return res;
 800e1aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3718      	adds	r7, #24
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 800e1b4:	b590      	push	{r4, r7, lr}
 800e1b6:	b089      	sub	sp, #36	; 0x24
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e1c2:	2100      	movs	r1, #0
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f7ff f909 	bl	800d3dc <dir_sdi>
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800e1ce:	7ffb      	ldrb	r3, [r7, #31]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d001      	beq.n	800e1d8 <dir_find+0x24>
 800e1d4:	7ffb      	ldrb	r3, [r7, #31]
 800e1d6:	e111      	b.n	800e3fc <dir_find+0x248>
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	781b      	ldrb	r3, [r3, #0]
 800e1dc:	2b04      	cmp	r3, #4
 800e1de:	d163      	bne.n	800e2a8 <dir_find+0xf4>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	68db      	ldr	r3, [r3, #12]
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f7ff fcf4 	bl	800dbd2 <xname_sum>
 800e1ea:	4603      	mov	r3, r0
 800e1ec:	813b      	strh	r3, [r7, #8]

		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800e1ee:	e04e      	b.n	800e28e <dir_find+0xda>
#if FF_MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > FF_MAX_LFN) continue;		/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	691b      	ldr	r3, [r3, #16]
 800e1f4:	3324      	adds	r3, #36	; 0x24
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	f7fd ff00 	bl	800bffc <ld_word>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	461a      	mov	r2, r3
 800e200:	893b      	ldrh	r3, [r7, #8]
 800e202:	4293      	cmp	r3, r2
 800e204:	d000      	beq.n	800e208 <dir_find+0x54>
 800e206:	e042      	b.n	800e28e <dir_find+0xda>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	691b      	ldr	r3, [r3, #16]
 800e20c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800e210:	76fb      	strb	r3, [r7, #27]
 800e212:	2340      	movs	r3, #64	; 0x40
 800e214:	617b      	str	r3, [r7, #20]
 800e216:	2300      	movs	r3, #0
 800e218:	613b      	str	r3, [r7, #16]
 800e21a:	e028      	b.n	800e26e <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	f003 031f 	and.w	r3, r3, #31
 800e222:	2b00      	cmp	r3, #0
 800e224:	d102      	bne.n	800e22c <dir_find+0x78>
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	3302      	adds	r3, #2
 800e22a:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	691a      	ldr	r2, [r3, #16]
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	4413      	add	r3, r2
 800e234:	4618      	mov	r0, r3
 800e236:	f7fd fee1 	bl	800bffc <ld_word>
 800e23a:	4603      	mov	r3, r0
 800e23c:	4618      	mov	r0, r3
 800e23e:	f002 fcb3 	bl	8010ba8 <ff_wtoupper>
 800e242:	4604      	mov	r4, r0
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	68da      	ldr	r2, [r3, #12]
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	005b      	lsls	r3, r3, #1
 800e24c:	4413      	add	r3, r2
 800e24e:	881b      	ldrh	r3, [r3, #0]
 800e250:	4618      	mov	r0, r3
 800e252:	f002 fca9 	bl	8010ba8 <ff_wtoupper>
 800e256:	4603      	mov	r3, r0
 800e258:	429c      	cmp	r4, r3
 800e25a:	d10c      	bne.n	800e276 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800e25c:	7efb      	ldrb	r3, [r7, #27]
 800e25e:	3b01      	subs	r3, #1
 800e260:	76fb      	strb	r3, [r7, #27]
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	3302      	adds	r3, #2
 800e266:	617b      	str	r3, [r7, #20]
 800e268:	693b      	ldr	r3, [r7, #16]
 800e26a:	3301      	adds	r3, #1
 800e26c:	613b      	str	r3, [r7, #16]
 800e26e:	7efb      	ldrb	r3, [r7, #27]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d1d3      	bne.n	800e21c <dir_find+0x68>
 800e274:	e000      	b.n	800e278 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800e276:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800e278:	7efb      	ldrb	r3, [r7, #27]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d107      	bne.n	800e28e <dir_find+0xda>
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	68da      	ldr	r2, [r3, #12]
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	005b      	lsls	r3, r3, #1
 800e286:	4413      	add	r3, r2
 800e288:	881b      	ldrh	r3, [r3, #0]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d009      	beq.n	800e2a2 <dir_find+0xee>
		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800e28e:	2100      	movs	r1, #0
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f7ff fec1 	bl	800e018 <dir_read>
 800e296:	4603      	mov	r3, r0
 800e298:	77fb      	strb	r3, [r7, #31]
 800e29a:	7ffb      	ldrb	r3, [r7, #31]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d0a7      	beq.n	800e1f0 <dir_find+0x3c>
 800e2a0:	e000      	b.n	800e2a4 <dir_find+0xf0>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800e2a2:	bf00      	nop
		}
		return res;
 800e2a4:	7ffb      	ldrb	r3, [r7, #31]
 800e2a6:	e0a9      	b.n	800e3fc <dir_find+0x248>
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e2a8:	23ff      	movs	r3, #255	; 0xff
 800e2aa:	773b      	strb	r3, [r7, #28]
 800e2ac:	7f3b      	ldrb	r3, [r7, #28]
 800e2ae:	777b      	strb	r3, [r7, #29]
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	f04f 32ff 	mov.w	r2, #4294967295
 800e2b6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2bc:	4619      	mov	r1, r3
 800e2be:	68f8      	ldr	r0, [r7, #12]
 800e2c0:	f7fe f984 	bl	800c5cc <move_window>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800e2c8:	7ffb      	ldrb	r3, [r7, #31]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	f040 8090 	bne.w	800e3f0 <dir_find+0x23c>
		c = dp->dir[DIR_Name];
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2d4:	781b      	ldrb	r3, [r3, #0]
 800e2d6:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e2d8:	7fbb      	ldrb	r3, [r7, #30]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d102      	bne.n	800e2e4 <dir_find+0x130>
 800e2de:	2304      	movs	r3, #4
 800e2e0:	77fb      	strb	r3, [r7, #31]
 800e2e2:	e08a      	b.n	800e3fa <dir_find+0x246>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2e8:	330b      	adds	r3, #11
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e2f0:	72fb      	strb	r3, [r7, #11]
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	7afa      	ldrb	r2, [r7, #11]
 800e2f6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e2f8:	7fbb      	ldrb	r3, [r7, #30]
 800e2fa:	2be5      	cmp	r3, #229	; 0xe5
 800e2fc:	d007      	beq.n	800e30e <dir_find+0x15a>
 800e2fe:	7afb      	ldrb	r3, [r7, #11]
 800e300:	f003 0308 	and.w	r3, r3, #8
 800e304:	2b00      	cmp	r3, #0
 800e306:	d009      	beq.n	800e31c <dir_find+0x168>
 800e308:	7afb      	ldrb	r3, [r7, #11]
 800e30a:	2b0f      	cmp	r3, #15
 800e30c:	d006      	beq.n	800e31c <dir_find+0x168>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e30e:	23ff      	movs	r3, #255	; 0xff
 800e310:	777b      	strb	r3, [r7, #29]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f04f 32ff 	mov.w	r2, #4294967295
 800e318:	64da      	str	r2, [r3, #76]	; 0x4c
 800e31a:	e05e      	b.n	800e3da <dir_find+0x226>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e31c:	7afb      	ldrb	r3, [r7, #11]
 800e31e:	2b0f      	cmp	r3, #15
 800e320:	d136      	bne.n	800e390 <dir_find+0x1dc>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d154      	bne.n	800e3da <dir_find+0x226>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e330:	7fbb      	ldrb	r3, [r7, #30]
 800e332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e336:	2b00      	cmp	r3, #0
 800e338:	d00d      	beq.n	800e356 <dir_find+0x1a2>
						sum = dp->dir[LDIR_Chksum];
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e33e:	7b5b      	ldrb	r3, [r3, #13]
 800e340:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e342:	7fbb      	ldrb	r3, [r7, #30]
 800e344:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e348:	77bb      	strb	r3, [r7, #30]
 800e34a:	7fbb      	ldrb	r3, [r7, #30]
 800e34c:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e356:	7fba      	ldrb	r2, [r7, #30]
 800e358:	7f7b      	ldrb	r3, [r7, #29]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d115      	bne.n	800e38a <dir_find+0x1d6>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e362:	330d      	adds	r3, #13
 800e364:	781b      	ldrb	r3, [r3, #0]
 800e366:	7f3a      	ldrb	r2, [r7, #28]
 800e368:	429a      	cmp	r2, r3
 800e36a:	d10e      	bne.n	800e38a <dir_find+0x1d6>
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	68da      	ldr	r2, [r3, #12]
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e374:	4619      	mov	r1, r3
 800e376:	4610      	mov	r0, r2
 800e378:	f7ff f9f6 	bl	800d768 <cmp_lfn>
 800e37c:	4603      	mov	r3, r0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d003      	beq.n	800e38a <dir_find+0x1d6>
 800e382:	7f7b      	ldrb	r3, [r7, #29]
 800e384:	3b01      	subs	r3, #1
 800e386:	b2db      	uxtb	r3, r3
 800e388:	e000      	b.n	800e38c <dir_find+0x1d8>
 800e38a:	23ff      	movs	r3, #255	; 0xff
 800e38c:	777b      	strb	r3, [r7, #29]
 800e38e:	e024      	b.n	800e3da <dir_find+0x226>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e390:	7f7b      	ldrb	r3, [r7, #29]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d109      	bne.n	800e3aa <dir_find+0x1f6>
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e39a:	4618      	mov	r0, r3
 800e39c:	f7ff fbc5 	bl	800db2a <sum_sfn>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	7f3b      	ldrb	r3, [r7, #28]
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d024      	beq.n	800e3f4 <dir_find+0x240>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e3b0:	f003 0301 	and.w	r3, r3, #1
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d10a      	bne.n	800e3ce <dir_find+0x21a>
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	3340      	adds	r3, #64	; 0x40
 800e3c0:	220b      	movs	r2, #11
 800e3c2:	4619      	mov	r1, r3
 800e3c4:	f008 ffa8 	bl	8017318 <memcmp>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d014      	beq.n	800e3f8 <dir_find+0x244>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e3ce:	23ff      	movs	r3, #255	; 0xff
 800e3d0:	777b      	strb	r3, [r7, #29]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3d8:	64da      	str	r2, [r3, #76]	; 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e3da:	2100      	movs	r1, #0
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f7ff f883 	bl	800d4e8 <dir_next>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800e3e6:	7ffb      	ldrb	r3, [r7, #31]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	f43f af65 	beq.w	800e2b8 <dir_find+0x104>
 800e3ee:	e004      	b.n	800e3fa <dir_find+0x246>
		if (res != FR_OK) break;
 800e3f0:	bf00      	nop
 800e3f2:	e002      	b.n	800e3fa <dir_find+0x246>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e3f4:	bf00      	nop
 800e3f6:	e000      	b.n	800e3fa <dir_find+0x246>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e3f8:	bf00      	nop

	return res;
 800e3fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	3724      	adds	r7, #36	; 0x24
 800e400:	46bd      	mov	sp, r7
 800e402:	bd90      	pop	{r4, r7, pc}

0800e404 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 800e404:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e408:	b0a0      	sub	sp, #128	; 0x80
 800e40a:	af00      	add	r7, sp, #0
 800e40c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	66fb      	str	r3, [r7, #108]	; 0x6c
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e41a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d001      	beq.n	800e426 <dir_register+0x22>
 800e422:	2306      	movs	r3, #6
 800e424:	e194      	b.n	800e750 <dir_register+0x34c>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 800e426:	2300      	movs	r3, #0
 800e428:	677b      	str	r3, [r7, #116]	; 0x74
 800e42a:	e002      	b.n	800e432 <dir_register+0x2e>
 800e42c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e42e:	3301      	adds	r3, #1
 800e430:	677b      	str	r3, [r7, #116]	; 0x74
 800e432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e434:	68da      	ldr	r2, [r3, #12]
 800e436:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e438:	005b      	lsls	r3, r3, #1
 800e43a:	4413      	add	r3, r2
 800e43c:	881b      	ldrh	r3, [r3, #0]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d1f4      	bne.n	800e42c <dir_register+0x28>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e444:	781b      	ldrb	r3, [r3, #0]
 800e446:	2b04      	cmp	r3, #4
 800e448:	f040 80a6 	bne.w	800e598 <dir_register+0x194>
		n_ent = (len + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800e44c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e44e:	330e      	adds	r3, #14
 800e450:	4aa5      	ldr	r2, [pc, #660]	; (800e6e8 <dir_register+0x2e4>)
 800e452:	fba2 2303 	umull	r2, r3, r2, r3
 800e456:	08db      	lsrs	r3, r3, #3
 800e458:	3302      	adds	r3, #2
 800e45a:	673b      	str	r3, [r7, #112]	; 0x70
		res = dir_alloc(dp, n_ent);		/* Allocate directory entries */
 800e45c:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f7ff f8e7 	bl	800d632 <dir_alloc>
 800e464:	4603      	mov	r3, r0
 800e466:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res != FR_OK) return res;
 800e46a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d002      	beq.n	800e478 <dir_register+0x74>
 800e472:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e476:	e16b      	b.n	800e750 <dir_register+0x34c>
		dp->blk_ofs = dp->dptr - SZDIRE * (n_ent - 1);	/* Set the allocated entry block offset */
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e47c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e47e:	3b01      	subs	r3, #1
 800e480:	015b      	lsls	r3, r3, #5
 800e482:	1ad2      	subs	r2, r2, r3
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	64da      	str	r2, [r3, #76]	; 0x4c

		if (dp->obj.stat & 4) {			/* Has the directory been stretched by new allocation? */
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	79db      	ldrb	r3, [r3, #7]
 800e48c:	f003 0304 	and.w	r3, r3, #4
 800e490:	2b00      	cmp	r3, #0
 800e492:	d077      	beq.n	800e584 <dir_register+0x180>
			dp->obj.stat &= ~4;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	79db      	ldrb	r3, [r3, #7]
 800e498:	f023 0304 	bic.w	r3, r3, #4
 800e49c:	b2da      	uxtb	r2, r3
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	71da      	strb	r2, [r3, #7]
			res = fill_first_frag(&dp->obj);	/* Fill the first fragment on the FAT if needed */
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	f7fe fc49 	bl	800cd3c <fill_first_frag>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800e4b0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d002      	beq.n	800e4be <dir_register+0xba>
 800e4b8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e4bc:	e148      	b.n	800e750 <dir_register+0x34c>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill the last fragment on the FAT if needed */
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4c4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4c8:	4619      	mov	r1, r3
 800e4ca:	f7fe fc66 	bl	800cd9a <fill_last_frag>
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800e4d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d002      	beq.n	800e4e2 <dir_register+0xde>
 800e4dc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e4e0:	e136      	b.n	800e750 <dir_register+0x34c>
			if (dp->obj.sclust != 0) {		/* Is it a sub-directory? */
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	689b      	ldr	r3, [r3, #8]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d04c      	beq.n	800e584 <dir_register+0x180>
				DIR dj;

				res = load_obj_xdir(&dj, &dp->obj);	/* Load the object status */
 800e4ea:	687a      	ldr	r2, [r7, #4]
 800e4ec:	f107 0308 	add.w	r3, r7, #8
 800e4f0:	4611      	mov	r1, r2
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7ff fc93 	bl	800de1e <load_obj_xdir>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 800e4fe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e502:	2b00      	cmp	r3, #0
 800e504:	d002      	beq.n	800e50c <dir_register+0x108>
 800e506:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e50a:	e121      	b.n	800e750 <dir_register+0x34c>
				dp->obj.objsize += (DWORD)fs->csize * SS(fs);		/* Increase the directory size by cluster size */
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e512:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e514:	8949      	ldrh	r1, [r1, #10]
 800e516:	0249      	lsls	r1, r1, #9
 800e518:	2000      	movs	r0, #0
 800e51a:	460c      	mov	r4, r1
 800e51c:	4605      	mov	r5, r0
 800e51e:	eb12 0804 	adds.w	r8, r2, r4
 800e522:	eb43 0905 	adc.w	r9, r3, r5
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	e9c3 8904 	strd	r8, r9, [r3, #16]
				st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);
 800e52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e52e:	691b      	ldr	r3, [r3, #16]
 800e530:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e53a:	4608      	mov	r0, r1
 800e53c:	f7fd febb 	bl	800c2b6 <st_qword>
				st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800e540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e542:	691b      	ldr	r3, [r3, #16]
 800e544:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e54e:	4608      	mov	r0, r1
 800e550:	f7fd feb1 	bl	800c2b6 <st_qword>
				fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;		/* Update the allocation status */
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	79da      	ldrb	r2, [r3, #7]
 800e558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e55a:	691b      	ldr	r3, [r3, #16]
 800e55c:	3321      	adds	r3, #33	; 0x21
 800e55e:	f042 0201 	orr.w	r2, r2, #1
 800e562:	b2d2      	uxtb	r2, r2
 800e564:	701a      	strb	r2, [r3, #0]
				res = store_xdir(&dj);				/* Store the object status */
 800e566:	f107 0308 	add.w	r3, r7, #8
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7ff fc90 	bl	800de90 <store_xdir>
 800e570:	4603      	mov	r3, r0
 800e572:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 800e576:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d002      	beq.n	800e584 <dir_register+0x180>
 800e57e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e582:	e0e5      	b.n	800e750 <dir_register+0x34c>
			}
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800e584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e586:	691a      	ldr	r2, [r3, #16]
 800e588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e58a:	68db      	ldr	r3, [r3, #12]
 800e58c:	4619      	mov	r1, r3
 800e58e:	4610      	mov	r0, r2
 800e590:	f7ff fcd9 	bl	800df46 <create_xdir>
		return FR_OK;
 800e594:	2300      	movs	r3, #0
 800e596:	e0db      	b.n	800e750 <dir_register+0x34c>
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e59e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800e5a2:	6810      	ldr	r0, [r2, #0]
 800e5a4:	6851      	ldr	r1, [r2, #4]
 800e5a6:	6892      	ldr	r2, [r2, #8]
 800e5a8:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e5aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e5ae:	f003 0301 	and.w	r3, r3, #1
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d033      	beq.n	800e61e <dir_register+0x21a>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2240      	movs	r2, #64	; 0x40
 800e5ba:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		for (n = 1; n < 100; n++) {
 800e5be:	2301      	movs	r3, #1
 800e5c0:	67bb      	str	r3, [r7, #120]	; 0x78
 800e5c2:	e016      	b.n	800e5f2 <dir_register+0x1ee>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800e5ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e5cc:	68da      	ldr	r2, [r3, #12]
 800e5ce:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800e5d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5d4:	f7ff fa04 	bl	800d9e0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e5d8:	6878      	ldr	r0, [r7, #4]
 800e5da:	f7ff fdeb 	bl	800e1b4 <dir_find>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) break;
 800e5e4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d106      	bne.n	800e5fa <dir_register+0x1f6>
		for (n = 1; n < 100; n++) {
 800e5ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5ee:	3301      	adds	r3, #1
 800e5f0:	67bb      	str	r3, [r7, #120]	; 0x78
 800e5f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5f4:	2b63      	cmp	r3, #99	; 0x63
 800e5f6:	d9e5      	bls.n	800e5c4 <dir_register+0x1c0>
 800e5f8:	e000      	b.n	800e5fc <dir_register+0x1f8>
			if (res != FR_OK) break;
 800e5fa:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800e5fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5fe:	2b64      	cmp	r3, #100	; 0x64
 800e600:	d101      	bne.n	800e606 <dir_register+0x202>
 800e602:	2307      	movs	r3, #7
 800e604:	e0a4      	b.n	800e750 <dir_register+0x34c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800e606:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e60a:	2b04      	cmp	r3, #4
 800e60c:	d002      	beq.n	800e614 <dir_register+0x210>
 800e60e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e612:	e09d      	b.n	800e750 <dir_register+0x34c>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800e614:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800e61e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e622:	f003 0302 	and.w	r3, r3, #2
 800e626:	2b00      	cmp	r3, #0
 800e628:	d007      	beq.n	800e63a <dir_register+0x236>
 800e62a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e62c:	330c      	adds	r3, #12
 800e62e:	4a2f      	ldr	r2, [pc, #188]	; (800e6ec <dir_register+0x2e8>)
 800e630:	fba2 2303 	umull	r2, r3, r2, r3
 800e634:	089b      	lsrs	r3, r3, #2
 800e636:	3301      	adds	r3, #1
 800e638:	e000      	b.n	800e63c <dir_register+0x238>
 800e63a:	2301      	movs	r3, #1
 800e63c:	673b      	str	r3, [r7, #112]	; 0x70
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 800e63e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f7fe fff6 	bl	800d632 <dir_alloc>
 800e646:	4603      	mov	r3, r0
 800e648:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 800e64c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e650:	2b00      	cmp	r3, #0
 800e652:	d14e      	bne.n	800e6f2 <dir_register+0x2ee>
 800e654:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e656:	3b01      	subs	r3, #1
 800e658:	673b      	str	r3, [r7, #112]	; 0x70
 800e65a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d048      	beq.n	800e6f2 <dir_register+0x2ee>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e664:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e666:	015b      	lsls	r3, r3, #5
 800e668:	1ad3      	subs	r3, r2, r3
 800e66a:	4619      	mov	r1, r3
 800e66c:	6878      	ldr	r0, [r7, #4]
 800e66e:	f7fe feb5 	bl	800d3dc <dir_sdi>
 800e672:	4603      	mov	r3, r0
 800e674:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800e678:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d138      	bne.n	800e6f2 <dir_register+0x2ee>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	3340      	adds	r3, #64	; 0x40
 800e684:	4618      	mov	r0, r3
 800e686:	f7ff fa50 	bl	800db2a <sum_sfn>
 800e68a:	4603      	mov	r3, r0
 800e68c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e694:	4619      	mov	r1, r3
 800e696:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e698:	f7fd ff98 	bl	800c5cc <move_window>
 800e69c:	4603      	mov	r3, r0
 800e69e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) break;
 800e6a2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d122      	bne.n	800e6f0 <dir_register+0x2ec>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 800e6aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6ac:	68d8      	ldr	r0, [r3, #12]
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e6b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e6b4:	b2da      	uxtb	r2, r3
 800e6b6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800e6ba:	f7ff f929 	bl	800d910 <put_lfn>
				fs->wflag = 1;
 800e6be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6c0:	2201      	movs	r2, #1
 800e6c2:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800e6c4:	2100      	movs	r1, #0
 800e6c6:	6878      	ldr	r0, [r7, #4]
 800e6c8:	f7fe ff0e 	bl	800d4e8 <dir_next>
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			} while (res == FR_OK && --n_ent);
 800e6d2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d10b      	bne.n	800e6f2 <dir_register+0x2ee>
 800e6da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e6dc:	3b01      	subs	r3, #1
 800e6de:	673b      	str	r3, [r7, #112]	; 0x70
 800e6e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d1d4      	bne.n	800e690 <dir_register+0x28c>
 800e6e6:	e004      	b.n	800e6f2 <dir_register+0x2ee>
 800e6e8:	88888889 	.word	0x88888889
 800e6ec:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800e6f0:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800e6f2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d128      	bne.n	800e74c <dir_register+0x348>
		res = move_window(fs, dp->sect);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6fe:	4619      	mov	r1, r3
 800e700:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e702:	f7fd ff63 	bl	800c5cc <move_window>
 800e706:	4603      	mov	r3, r0
 800e708:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800e70c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e710:	2b00      	cmp	r3, #0
 800e712:	d11b      	bne.n	800e74c <dir_register+0x348>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e718:	2220      	movs	r2, #32
 800e71a:	2100      	movs	r1, #0
 800e71c:	4618      	mov	r0, r3
 800e71e:	f008 fe19 	bl	8017354 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	3340      	adds	r3, #64	; 0x40
 800e72a:	220b      	movs	r2, #11
 800e72c:	4619      	mov	r1, r3
 800e72e:	f008 fe03 	bl	8017338 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e73c:	330c      	adds	r3, #12
 800e73e:	f002 0218 	and.w	r2, r2, #24
 800e742:	b2d2      	uxtb	r2, r2
 800e744:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800e746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e748:	2201      	movs	r2, #1
 800e74a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800e74c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800e750:	4618      	mov	r0, r3
 800e752:	3780      	adds	r7, #128	; 0x80
 800e754:	46bd      	mov	sp, r7
 800e756:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800e75a:	bf00      	nop

0800e75c <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 800e75c:	b5b0      	push	{r4, r5, r7, lr}
 800e75e:	b08a      	sub	sp, #40	; 0x28
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
 800e764:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	BYTE lcf;
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	613b      	str	r3, [r7, #16]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	2200      	movs	r2, #0
 800e770:	769a      	strb	r2, [r3, #26]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e776:	2b00      	cmp	r3, #0
 800e778:	f000 81b5 	beq.w	800eae6 <get_fileinfo+0x38a>

#if FF_USE_LFN		/* LFN configuration */
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* exFAT volume */
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	781b      	ldrb	r3, [r3, #0]
 800e780:	2b04      	cmp	r3, #4
 800e782:	f040 80a6 	bne.w	800e8d2 <get_fileinfo+0x176>
		UINT nc = 0;
 800e786:	2300      	movs	r3, #0
 800e788:	617b      	str	r3, [r7, #20]

		si = SZDIRE * 2; di = 0;	/* 1st C1 entry in the entry block */
 800e78a:	2340      	movs	r3, #64	; 0x40
 800e78c:	627b      	str	r3, [r7, #36]	; 0x24
 800e78e:	2300      	movs	r3, #0
 800e790:	623b      	str	r3, [r7, #32]
		hs = 0;
 800e792:	2300      	movs	r3, #0
 800e794:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800e796:	e048      	b.n	800e82a <get_fileinfo+0xce>
			if (si >= MAXDIRB(FF_MAX_LFN)) { di = 0; break; }	/* Truncated directory block? */
 800e798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e79a:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800e79e:	d302      	bcc.n	800e7a6 <get_fileinfo+0x4a>
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	623b      	str	r3, [r7, #32]
 800e7a4:	e049      	b.n	800e83a <get_fileinfo+0xde>
			if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800e7a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7a8:	f003 031f 	and.w	r3, r3, #31
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d102      	bne.n	800e7b6 <get_fileinfo+0x5a>
 800e7b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7b2:	3302      	adds	r3, #2
 800e7b4:	627b      	str	r3, [r7, #36]	; 0x24
			wc = ld_word(fs->dirbuf + si); si += 2; nc++;	/* Get a character */
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	691a      	ldr	r2, [r3, #16]
 800e7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7bc:	4413      	add	r3, r2
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f7fd fc1c 	bl	800bffc <ld_word>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	83bb      	strh	r3, [r7, #28]
 800e7c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7ca:	3302      	adds	r3, #2
 800e7cc:	627b      	str	r3, [r7, #36]	; 0x24
 800e7ce:	697b      	ldr	r3, [r7, #20]
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	617b      	str	r3, [r7, #20]
			if (hs == 0 && IsSurrogate(wc)) {		/* Is it a surrogate? */
 800e7d4:	8b7b      	ldrh	r3, [r7, #26]
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d10a      	bne.n	800e7f0 <get_fileinfo+0x94>
 800e7da:	8bbb      	ldrh	r3, [r7, #28]
 800e7dc:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800e7e0:	d306      	bcc.n	800e7f0 <get_fileinfo+0x94>
 800e7e2:	8bbb      	ldrh	r3, [r7, #28]
 800e7e4:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800e7e8:	d202      	bcs.n	800e7f0 <get_fileinfo+0x94>
				hs = wc; continue;					/* Get low surrogate */
 800e7ea:	8bbb      	ldrh	r3, [r7, #28]
 800e7ec:	837b      	strh	r3, [r7, #26]
 800e7ee:	e01c      	b.n	800e82a <get_fileinfo+0xce>
			}
			nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800e7f0:	8b7b      	ldrh	r3, [r7, #26]
 800e7f2:	041a      	lsls	r2, r3, #16
 800e7f4:	8bbb      	ldrh	r3, [r7, #28]
 800e7f6:	ea42 0003 	orr.w	r0, r2, r3
 800e7fa:	6a3b      	ldr	r3, [r7, #32]
 800e7fc:	3318      	adds	r3, #24
 800e7fe:	683a      	ldr	r2, [r7, #0]
 800e800:	4413      	add	r3, r2
 800e802:	1c99      	adds	r1, r3, #2
 800e804:	6a3b      	ldr	r3, [r7, #32]
 800e806:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800e80a:	461a      	mov	r2, r3
 800e80c:	f7fd fe6a 	bl	800c4e4 <put_utf>
 800e810:	60f8      	str	r0, [r7, #12]
			if (nw == 0) { di = 0; break; }			/* Buffer overflow or wrong char? */
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d102      	bne.n	800e81e <get_fileinfo+0xc2>
 800e818:	2300      	movs	r3, #0
 800e81a:	623b      	str	r3, [r7, #32]
 800e81c:	e00d      	b.n	800e83a <get_fileinfo+0xde>
			di += nw;
 800e81e:	6a3a      	ldr	r2, [r7, #32]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	4413      	add	r3, r2
 800e824:	623b      	str	r3, [r7, #32]
			hs = 0;
 800e826:	2300      	movs	r3, #0
 800e828:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800e82a:	693b      	ldr	r3, [r7, #16]
 800e82c:	691b      	ldr	r3, [r3, #16]
 800e82e:	3323      	adds	r3, #35	; 0x23
 800e830:	781b      	ldrb	r3, [r3, #0]
 800e832:	461a      	mov	r2, r3
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	4293      	cmp	r3, r2
 800e838:	d3ae      	bcc.n	800e798 <get_fileinfo+0x3c>
		}
		if (hs != 0) di = 0;					/* Broken surrogate pair? */
 800e83a:	8b7b      	ldrh	r3, [r7, #26]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d001      	beq.n	800e844 <get_fileinfo+0xe8>
 800e840:	2300      	movs	r3, #0
 800e842:	623b      	str	r3, [r7, #32]
		if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800e844:	6a3b      	ldr	r3, [r7, #32]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d106      	bne.n	800e858 <get_fileinfo+0xfc>
 800e84a:	6a3b      	ldr	r3, [r7, #32]
 800e84c:	1c5a      	adds	r2, r3, #1
 800e84e:	623a      	str	r2, [r7, #32]
 800e850:	683a      	ldr	r2, [r7, #0]
 800e852:	4413      	add	r3, r2
 800e854:	223f      	movs	r2, #63	; 0x3f
 800e856:	769a      	strb	r2, [r3, #26]
		fno->fname[di] = 0;						/* Terminate the name */
 800e858:	683a      	ldr	r2, [r7, #0]
 800e85a:	6a3b      	ldr	r3, [r7, #32]
 800e85c:	4413      	add	r3, r2
 800e85e:	331a      	adds	r3, #26
 800e860:	2200      	movs	r2, #0
 800e862:	701a      	strb	r2, [r3, #0]
		fno->altname[0] = 0;					/* exFAT does not support SFN */
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	2200      	movs	r2, #0
 800e868:	735a      	strb	r2, [r3, #13]

		fno->fattrib = fs->dirbuf[XDIR_Attr] & AM_MASKX;		/* Attribute */
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	691b      	ldr	r3, [r3, #16]
 800e86e:	3304      	adds	r3, #4
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	f003 0337 	and.w	r3, r3, #55	; 0x37
 800e876:	b2da      	uxtb	r2, r3
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	731a      	strb	r2, [r3, #12]
		fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	7b1b      	ldrb	r3, [r3, #12]
 800e880:	f003 0310 	and.w	r3, r3, #16
 800e884:	2b00      	cmp	r3, #0
 800e886:	d108      	bne.n	800e89a <get_fileinfo+0x13e>
 800e888:	693b      	ldr	r3, [r7, #16]
 800e88a:	691b      	ldr	r3, [r3, #16]
 800e88c:	3338      	adds	r3, #56	; 0x38
 800e88e:	4618      	mov	r0, r3
 800e890:	f7fd fbef 	bl	800c072 <ld_qword>
 800e894:	4602      	mov	r2, r0
 800e896:	460b      	mov	r3, r1
 800e898:	e003      	b.n	800e8a2 <get_fileinfo+0x146>
 800e89a:	f04f 0200 	mov.w	r2, #0
 800e89e:	f04f 0300 	mov.w	r3, #0
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	e9c1 2300 	strd	r2, r3, [r1]
		fno->ftime = ld_word(fs->dirbuf + XDIR_ModTime + 0);	/* Time */
 800e8a8:	693b      	ldr	r3, [r7, #16]
 800e8aa:	691b      	ldr	r3, [r3, #16]
 800e8ac:	330c      	adds	r3, #12
 800e8ae:	4618      	mov	r0, r3
 800e8b0:	f7fd fba4 	bl	800bffc <ld_word>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	461a      	mov	r2, r3
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	815a      	strh	r2, [r3, #10]
		fno->fdate = ld_word(fs->dirbuf + XDIR_ModTime + 2);	/* Date */
 800e8bc:	693b      	ldr	r3, [r7, #16]
 800e8be:	691b      	ldr	r3, [r3, #16]
 800e8c0:	330e      	adds	r3, #14
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	f7fd fb9a 	bl	800bffc <ld_word>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	811a      	strh	r2, [r3, #8]
		return;
 800e8d0:	e10a      	b.n	800eae8 <get_fileinfo+0x38c>
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8da:	d04d      	beq.n	800e978 <get_fileinfo+0x21c>
			si = di = 0;
 800e8dc:	2300      	movs	r3, #0
 800e8de:	623b      	str	r3, [r7, #32]
 800e8e0:	6a3b      	ldr	r3, [r7, #32]
 800e8e2:	627b      	str	r3, [r7, #36]	; 0x24
			hs = 0;
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800e8e8:	e033      	b.n	800e952 <get_fileinfo+0x1f6>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800e8ea:	693b      	ldr	r3, [r7, #16]
 800e8ec:	68da      	ldr	r2, [r3, #12]
 800e8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8f0:	1c59      	adds	r1, r3, #1
 800e8f2:	6279      	str	r1, [r7, #36]	; 0x24
 800e8f4:	005b      	lsls	r3, r3, #1
 800e8f6:	4413      	add	r3, r2
 800e8f8:	881b      	ldrh	r3, [r3, #0]
 800e8fa:	83bb      	strh	r3, [r7, #28]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800e8fc:	8b7b      	ldrh	r3, [r7, #26]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d10a      	bne.n	800e918 <get_fileinfo+0x1bc>
 800e902:	8bbb      	ldrh	r3, [r7, #28]
 800e904:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800e908:	d306      	bcc.n	800e918 <get_fileinfo+0x1bc>
 800e90a:	8bbb      	ldrh	r3, [r7, #28]
 800e90c:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800e910:	d202      	bcs.n	800e918 <get_fileinfo+0x1bc>
					hs = wc; continue;		/* Get low surrogate */
 800e912:	8bbb      	ldrh	r3, [r7, #28]
 800e914:	837b      	strh	r3, [r7, #26]
 800e916:	e01c      	b.n	800e952 <get_fileinfo+0x1f6>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800e918:	8b7b      	ldrh	r3, [r7, #26]
 800e91a:	041a      	lsls	r2, r3, #16
 800e91c:	8bbb      	ldrh	r3, [r7, #28]
 800e91e:	ea42 0003 	orr.w	r0, r2, r3
 800e922:	6a3b      	ldr	r3, [r7, #32]
 800e924:	3318      	adds	r3, #24
 800e926:	683a      	ldr	r2, [r7, #0]
 800e928:	4413      	add	r3, r2
 800e92a:	1c99      	adds	r1, r3, #2
 800e92c:	6a3b      	ldr	r3, [r7, #32]
 800e92e:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800e932:	461a      	mov	r2, r3
 800e934:	f7fd fdd6 	bl	800c4e4 <put_utf>
 800e938:	60f8      	str	r0, [r7, #12]
				if (nw == 0) { di = 0; break; }	/* Buffer overflow or wrong char? */
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d102      	bne.n	800e946 <get_fileinfo+0x1ea>
 800e940:	2300      	movs	r3, #0
 800e942:	623b      	str	r3, [r7, #32]
 800e944:	e00d      	b.n	800e962 <get_fileinfo+0x206>
				di += nw;
 800e946:	6a3a      	ldr	r2, [r7, #32]
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	4413      	add	r3, r2
 800e94c:	623b      	str	r3, [r7, #32]
				hs = 0;
 800e94e:	2300      	movs	r3, #0
 800e950:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800e952:	693b      	ldr	r3, [r7, #16]
 800e954:	68da      	ldr	r2, [r3, #12]
 800e956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e958:	005b      	lsls	r3, r3, #1
 800e95a:	4413      	add	r3, r2
 800e95c:	881b      	ldrh	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d1c3      	bne.n	800e8ea <get_fileinfo+0x18e>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 800e962:	8b7b      	ldrh	r3, [r7, #26]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d001      	beq.n	800e96c <get_fileinfo+0x210>
 800e968:	2300      	movs	r3, #0
 800e96a:	623b      	str	r3, [r7, #32]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 800e96c:	683a      	ldr	r2, [r7, #0]
 800e96e:	6a3b      	ldr	r3, [r7, #32]
 800e970:	4413      	add	r3, r2
 800e972:	331a      	adds	r3, #26
 800e974:	2200      	movs	r2, #0
 800e976:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 800e978:	2300      	movs	r3, #0
 800e97a:	623b      	str	r3, [r7, #32]
 800e97c:	6a3b      	ldr	r3, [r7, #32]
 800e97e:	627b      	str	r3, [r7, #36]	; 0x24
	while (si < 11) {		/* Get SFN from SFN entry */
 800e980:	e026      	b.n	800e9d0 <get_fileinfo+0x274>
		wc = dp->dir[si++];			/* Get a char */
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e988:	1c59      	adds	r1, r3, #1
 800e98a:	6279      	str	r1, [r7, #36]	; 0x24
 800e98c:	4413      	add	r3, r2
 800e98e:	781b      	ldrb	r3, [r3, #0]
 800e990:	83bb      	strh	r3, [r7, #28]
		if (wc == ' ') continue;	/* Skip padding spaces */
 800e992:	8bbb      	ldrh	r3, [r7, #28]
 800e994:	2b20      	cmp	r3, #32
 800e996:	d100      	bne.n	800e99a <get_fileinfo+0x23e>
 800e998:	e01a      	b.n	800e9d0 <get_fileinfo+0x274>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 800e99a:	8bbb      	ldrh	r3, [r7, #28]
 800e99c:	2b05      	cmp	r3, #5
 800e99e:	d101      	bne.n	800e9a4 <get_fileinfo+0x248>
 800e9a0:	23e5      	movs	r3, #229	; 0xe5
 800e9a2:	83bb      	strh	r3, [r7, #28]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 800e9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9a6:	2b09      	cmp	r3, #9
 800e9a8:	d109      	bne.n	800e9be <get_fileinfo+0x262>
 800e9aa:	6a3b      	ldr	r3, [r7, #32]
 800e9ac:	2b0b      	cmp	r3, #11
 800e9ae:	d806      	bhi.n	800e9be <get_fileinfo+0x262>
 800e9b0:	6a3b      	ldr	r3, [r7, #32]
 800e9b2:	1c5a      	adds	r2, r3, #1
 800e9b4:	623a      	str	r2, [r7, #32]
 800e9b6:	683a      	ldr	r2, [r7, #0]
 800e9b8:	4413      	add	r3, r2
 800e9ba:	222e      	movs	r2, #46	; 0x2e
 800e9bc:	735a      	strb	r2, [r3, #13]
		if (wc == 0) { di = 0; break; }		/* Wrong char in the current code page? */
		nw = put_utf(wc, &fno->altname[di], FF_SFN_BUF - di);	/* Store it in API encoding */
		if (nw == 0) { di = 0; break; }		/* Buffer overflow? */
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800e9be:	6a3b      	ldr	r3, [r7, #32]
 800e9c0:	1c5a      	adds	r2, r3, #1
 800e9c2:	623a      	str	r2, [r7, #32]
 800e9c4:	8bba      	ldrh	r2, [r7, #28]
 800e9c6:	b2d1      	uxtb	r1, r2
 800e9c8:	683a      	ldr	r2, [r7, #0]
 800e9ca:	4413      	add	r3, r2
 800e9cc:	460a      	mov	r2, r1
 800e9ce:	735a      	strb	r2, [r3, #13]
	while (si < 11) {		/* Get SFN from SFN entry */
 800e9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d2:	2b0a      	cmp	r3, #10
 800e9d4:	d9d5      	bls.n	800e982 <get_fileinfo+0x226>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 800e9d6:	683a      	ldr	r2, [r7, #0]
 800e9d8:	6a3b      	ldr	r3, [r7, #32]
 800e9da:	4413      	add	r3, r2
 800e9dc:	330d      	adds	r3, #13
 800e9de:	2200      	movs	r2, #0
 800e9e0:	701a      	strb	r2, [r3, #0]

	if (fno->fname[0] == 0) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 800e9e2:	683b      	ldr	r3, [r7, #0]
 800e9e4:	7e9b      	ldrb	r3, [r3, #26]
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d152      	bne.n	800ea90 <get_fileinfo+0x334>
		if (di == 0) {	/* If LFN and SFN both are invalid, this object is inaccesible */
 800e9ea:	6a3b      	ldr	r3, [r7, #32]
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d107      	bne.n	800ea00 <get_fileinfo+0x2a4>
			fno->fname[di++] = '?';
 800e9f0:	6a3b      	ldr	r3, [r7, #32]
 800e9f2:	1c5a      	adds	r2, r3, #1
 800e9f4:	623a      	str	r2, [r7, #32]
 800e9f6:	683a      	ldr	r2, [r7, #0]
 800e9f8:	4413      	add	r3, r2
 800e9fa:	223f      	movs	r2, #63	; 0x3f
 800e9fc:	769a      	strb	r2, [r3, #26]
 800e9fe:	e038      	b.n	800ea72 <get_fileinfo+0x316>
		} else {
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800ea00:	2300      	movs	r3, #0
 800ea02:	623b      	str	r3, [r7, #32]
 800ea04:	6a3b      	ldr	r3, [r7, #32]
 800ea06:	627b      	str	r3, [r7, #36]	; 0x24
 800ea08:	2308      	movs	r3, #8
 800ea0a:	77fb      	strb	r3, [r7, #31]
 800ea0c:	e02a      	b.n	800ea64 <get_fileinfo+0x308>
				wc = (WCHAR)fno->altname[si];
 800ea0e:	683a      	ldr	r2, [r7, #0]
 800ea10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea12:	4413      	add	r3, r2
 800ea14:	330d      	adds	r3, #13
 800ea16:	781b      	ldrb	r3, [r3, #0]
 800ea18:	83bb      	strh	r3, [r7, #28]
				if (wc == '.') lcf = NS_EXT;
 800ea1a:	8bbb      	ldrh	r3, [r7, #28]
 800ea1c:	2b2e      	cmp	r3, #46	; 0x2e
 800ea1e:	d101      	bne.n	800ea24 <get_fileinfo+0x2c8>
 800ea20:	2310      	movs	r3, #16
 800ea22:	77fb      	strb	r3, [r7, #31]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcf)) wc += 0x20;
 800ea24:	8bbb      	ldrh	r3, [r7, #28]
 800ea26:	2b40      	cmp	r3, #64	; 0x40
 800ea28:	d90e      	bls.n	800ea48 <get_fileinfo+0x2ec>
 800ea2a:	8bbb      	ldrh	r3, [r7, #28]
 800ea2c:	2b5a      	cmp	r3, #90	; 0x5a
 800ea2e:	d80b      	bhi.n	800ea48 <get_fileinfo+0x2ec>
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea34:	330c      	adds	r3, #12
 800ea36:	781a      	ldrb	r2, [r3, #0]
 800ea38:	7ffb      	ldrb	r3, [r7, #31]
 800ea3a:	4013      	ands	r3, r2
 800ea3c:	b2db      	uxtb	r3, r3
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d002      	beq.n	800ea48 <get_fileinfo+0x2ec>
 800ea42:	8bbb      	ldrh	r3, [r7, #28]
 800ea44:	3320      	adds	r3, #32
 800ea46:	83bb      	strh	r3, [r7, #28]
				fno->fname[di] = (TCHAR)wc;
 800ea48:	8bbb      	ldrh	r3, [r7, #28]
 800ea4a:	b2d9      	uxtb	r1, r3
 800ea4c:	683a      	ldr	r2, [r7, #0]
 800ea4e:	6a3b      	ldr	r3, [r7, #32]
 800ea50:	4413      	add	r3, r2
 800ea52:	331a      	adds	r3, #26
 800ea54:	460a      	mov	r2, r1
 800ea56:	701a      	strb	r2, [r3, #0]
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800ea58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea5a:	3301      	adds	r3, #1
 800ea5c:	627b      	str	r3, [r7, #36]	; 0x24
 800ea5e:	6a3b      	ldr	r3, [r7, #32]
 800ea60:	3301      	adds	r3, #1
 800ea62:	623b      	str	r3, [r7, #32]
 800ea64:	683a      	ldr	r2, [r7, #0]
 800ea66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea68:	4413      	add	r3, r2
 800ea6a:	330d      	adds	r3, #13
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d1cd      	bne.n	800ea0e <get_fileinfo+0x2b2>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 800ea72:	683a      	ldr	r2, [r7, #0]
 800ea74:	6a3b      	ldr	r3, [r7, #32]
 800ea76:	4413      	add	r3, r2
 800ea78:	331a      	adds	r3, #26
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea82:	330c      	adds	r3, #12
 800ea84:	781b      	ldrb	r3, [r3, #0]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d102      	bne.n	800ea90 <get_fileinfo+0x334>
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	735a      	strb	r2, [r3, #13]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;			/* Attribute */
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea94:	330b      	adds	r3, #11
 800ea96:	781b      	ldrb	r3, [r3, #0]
 800ea98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ea9c:	b2da      	uxtb	r2, r3
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eaa6:	331c      	adds	r3, #28
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f7fd fabf 	bl	800c02c <ld_dword>
 800eaae:	4603      	mov	r3, r0
 800eab0:	2200      	movs	r2, #0
 800eab2:	461c      	mov	r4, r3
 800eab4:	4615      	mov	r5, r2
 800eab6:	683b      	ldr	r3, [r7, #0]
 800eab8:	e9c3 4500 	strd	r4, r5, [r3]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eac0:	3316      	adds	r3, #22
 800eac2:	4618      	mov	r0, r3
 800eac4:	f7fd fa9a 	bl	800bffc <ld_word>
 800eac8:	4603      	mov	r3, r0
 800eaca:	461a      	mov	r2, r3
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ead4:	3318      	adds	r3, #24
 800ead6:	4618      	mov	r0, r3
 800ead8:	f7fd fa90 	bl	800bffc <ld_word>
 800eadc:	4603      	mov	r3, r0
 800eade:	461a      	mov	r2, r3
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	811a      	strh	r2, [r3, #8]
 800eae4:	e000      	b.n	800eae8 <get_fileinfo+0x38c>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800eae6:	bf00      	nop
}
 800eae8:	3728      	adds	r7, #40	; 0x28
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800eaf0 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b08a      	sub	sp, #40	; 0x28
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
	UINT i, ni, si, di;
	const TCHAR *p;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	60bb      	str	r3, [r7, #8]
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	68db      	ldr	r3, [r3, #12]
 800eb06:	613b      	str	r3, [r7, #16]
 800eb08:	2300      	movs	r3, #0
 800eb0a:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800eb0c:	f107 0308 	add.w	r3, r7, #8
 800eb10:	4618      	mov	r0, r3
 800eb12:	f7fd fca2 	bl	800c45a <tchar2uni>
 800eb16:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb1e:	d101      	bne.n	800eb24 <create_name+0x34>
 800eb20:	2306      	movs	r3, #6
 800eb22:	e1b5      	b.n	800ee90 <create_name+0x3a0>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb2a:	d309      	bcc.n	800eb40 <create_name+0x50>
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	0c19      	lsrs	r1, r3, #16
 800eb30:	697b      	ldr	r3, [r7, #20]
 800eb32:	1c5a      	adds	r2, r3, #1
 800eb34:	617a      	str	r2, [r7, #20]
 800eb36:	005b      	lsls	r3, r3, #1
 800eb38:	693a      	ldr	r2, [r7, #16]
 800eb3a:	4413      	add	r3, r2
 800eb3c:	b28a      	uxth	r2, r1
 800eb3e:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 800eb44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb46:	2b1f      	cmp	r3, #31
 800eb48:	d920      	bls.n	800eb8c <create_name+0x9c>
 800eb4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb4c:	2b2f      	cmp	r3, #47	; 0x2f
 800eb4e:	d01d      	beq.n	800eb8c <create_name+0x9c>
 800eb50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb52:	2b5c      	cmp	r3, #92	; 0x5c
 800eb54:	d01a      	beq.n	800eb8c <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800eb56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb58:	2b7f      	cmp	r3, #127	; 0x7f
 800eb5a:	d809      	bhi.n	800eb70 <create_name+0x80>
 800eb5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb5e:	4619      	mov	r1, r3
 800eb60:	4891      	ldr	r0, [pc, #580]	; (800eda8 <create_name+0x2b8>)
 800eb62:	f009 fdc1 	bl	80186e8 <strchr>
 800eb66:	4603      	mov	r3, r0
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d001      	beq.n	800eb70 <create_name+0x80>
 800eb6c:	2306      	movs	r3, #6
 800eb6e:	e18f      	b.n	800ee90 <create_name+0x3a0>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	2bfe      	cmp	r3, #254	; 0xfe
 800eb74:	d901      	bls.n	800eb7a <create_name+0x8a>
 800eb76:	2306      	movs	r3, #6
 800eb78:	e18a      	b.n	800ee90 <create_name+0x3a0>
		lfn[di++] = wc;				/* Store the Unicode character */
 800eb7a:	697b      	ldr	r3, [r7, #20]
 800eb7c:	1c5a      	adds	r2, r3, #1
 800eb7e:	617a      	str	r2, [r7, #20]
 800eb80:	005b      	lsls	r3, r3, #1
 800eb82:	693a      	ldr	r2, [r7, #16]
 800eb84:	4413      	add	r3, r2
 800eb86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800eb88:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 800eb8a:	e7bf      	b.n	800eb0c <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 800eb8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb8e:	2b1f      	cmp	r3, #31
 800eb90:	d806      	bhi.n	800eba0 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 800eb92:	2304      	movs	r3, #4
 800eb94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800eb98:	e014      	b.n	800ebc4 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	3301      	adds	r3, #1
 800eb9e:	60bb      	str	r3, [r7, #8]
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	781b      	ldrb	r3, [r3, #0]
 800eba4:	2b2f      	cmp	r3, #47	; 0x2f
 800eba6:	d0f8      	beq.n	800eb9a <create_name+0xaa>
 800eba8:	68bb      	ldr	r3, [r7, #8]
 800ebaa:	781b      	ldrb	r3, [r3, #0]
 800ebac:	2b5c      	cmp	r3, #92	; 0x5c
 800ebae:	d0f4      	beq.n	800eb9a <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	2b1f      	cmp	r3, #31
 800ebbc:	d802      	bhi.n	800ebc4 <create_name+0xd4>
 800ebbe:	2304      	movs	r3, #4
 800ebc0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 800ebc4:	68ba      	ldr	r2, [r7, #8]
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	601a      	str	r2, [r3, #0]
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800ebca:	e011      	b.n	800ebf0 <create_name+0x100>
		wc = lfn[di - 1];
 800ebcc:	697b      	ldr	r3, [r7, #20]
 800ebce:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ebd2:	3b01      	subs	r3, #1
 800ebd4:	005b      	lsls	r3, r3, #1
 800ebd6:	693a      	ldr	r2, [r7, #16]
 800ebd8:	4413      	add	r3, r2
 800ebda:	881b      	ldrh	r3, [r3, #0]
 800ebdc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc != ' ' && wc != '.') break;
 800ebde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebe0:	2b20      	cmp	r3, #32
 800ebe2:	d002      	beq.n	800ebea <create_name+0xfa>
 800ebe4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ebe6:	2b2e      	cmp	r3, #46	; 0x2e
 800ebe8:	d106      	bne.n	800ebf8 <create_name+0x108>
		di--;
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	3b01      	subs	r3, #1
 800ebee:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800ebf0:	697b      	ldr	r3, [r7, #20]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d1ea      	bne.n	800ebcc <create_name+0xdc>
 800ebf6:	e000      	b.n	800ebfa <create_name+0x10a>
		if (wc != ' ' && wc != '.') break;
 800ebf8:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 800ebfa:	697b      	ldr	r3, [r7, #20]
 800ebfc:	005b      	lsls	r3, r3, #1
 800ebfe:	693a      	ldr	r2, [r7, #16]
 800ec00:	4413      	add	r3, r2
 800ec02:	2200      	movs	r2, #0
 800ec04:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d101      	bne.n	800ec10 <create_name+0x120>
 800ec0c:	2306      	movs	r3, #6
 800ec0e:	e13f      	b.n	800ee90 <create_name+0x3a0>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 800ec10:	2300      	movs	r3, #0
 800ec12:	61bb      	str	r3, [r7, #24]
 800ec14:	e002      	b.n	800ec1c <create_name+0x12c>
 800ec16:	69bb      	ldr	r3, [r7, #24]
 800ec18:	3301      	adds	r3, #1
 800ec1a:	61bb      	str	r3, [r7, #24]
 800ec1c:	69bb      	ldr	r3, [r7, #24]
 800ec1e:	005b      	lsls	r3, r3, #1
 800ec20:	693a      	ldr	r2, [r7, #16]
 800ec22:	4413      	add	r3, r2
 800ec24:	881b      	ldrh	r3, [r3, #0]
 800ec26:	2b20      	cmp	r3, #32
 800ec28:	d0f5      	beq.n	800ec16 <create_name+0x126>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 800ec2a:	69bb      	ldr	r3, [r7, #24]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d106      	bne.n	800ec3e <create_name+0x14e>
 800ec30:	69bb      	ldr	r3, [r7, #24]
 800ec32:	005b      	lsls	r3, r3, #1
 800ec34:	693a      	ldr	r2, [r7, #16]
 800ec36:	4413      	add	r3, r2
 800ec38:	881b      	ldrh	r3, [r3, #0]
 800ec3a:	2b2e      	cmp	r3, #46	; 0x2e
 800ec3c:	d109      	bne.n	800ec52 <create_name+0x162>
 800ec3e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ec42:	f043 0303 	orr.w	r3, r3, #3
 800ec46:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 800ec4a:	e002      	b.n	800ec52 <create_name+0x162>
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	3b01      	subs	r3, #1
 800ec50:	617b      	str	r3, [r7, #20]
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d009      	beq.n	800ec6c <create_name+0x17c>
 800ec58:	697b      	ldr	r3, [r7, #20]
 800ec5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	005b      	lsls	r3, r3, #1
 800ec62:	693a      	ldr	r2, [r7, #16]
 800ec64:	4413      	add	r3, r2
 800ec66:	881b      	ldrh	r3, [r3, #0]
 800ec68:	2b2e      	cmp	r3, #46	; 0x2e
 800ec6a:	d1ef      	bne.n	800ec4c <create_name+0x15c>

	memset(dp->fn, ' ', 11);
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	3340      	adds	r3, #64	; 0x40
 800ec70:	220b      	movs	r2, #11
 800ec72:	2120      	movs	r1, #32
 800ec74:	4618      	mov	r0, r3
 800ec76:	f008 fb6d 	bl	8017354 <memset>
	i = b = 0; ni = 8;
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ec80:	2300      	movs	r3, #0
 800ec82:	623b      	str	r3, [r7, #32]
 800ec84:	2308      	movs	r3, #8
 800ec86:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 800ec88:	69bb      	ldr	r3, [r7, #24]
 800ec8a:	1c5a      	adds	r2, r3, #1
 800ec8c:	61ba      	str	r2, [r7, #24]
 800ec8e:	005b      	lsls	r3, r3, #1
 800ec90:	693a      	ldr	r2, [r7, #16]
 800ec92:	4413      	add	r3, r2
 800ec94:	881b      	ldrh	r3, [r3, #0]
 800ec96:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 800ec98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	f000 80ae 	beq.w	800edfc <create_name+0x30c>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 800eca0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eca2:	2b20      	cmp	r3, #32
 800eca4:	d006      	beq.n	800ecb4 <create_name+0x1c4>
 800eca6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eca8:	2b2e      	cmp	r3, #46	; 0x2e
 800ecaa:	d10a      	bne.n	800ecc2 <create_name+0x1d2>
 800ecac:	69ba      	ldr	r2, [r7, #24]
 800ecae:	697b      	ldr	r3, [r7, #20]
 800ecb0:	429a      	cmp	r2, r3
 800ecb2:	d006      	beq.n	800ecc2 <create_name+0x1d2>
			cf |= NS_LOSS | NS_LFN;
 800ecb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ecb8:	f043 0303 	orr.w	r3, r3, #3
 800ecbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			continue;
 800ecc0:	e09b      	b.n	800edfa <create_name+0x30a>
		}

		if (i >= ni || si == di) {		/* End of field? */
 800ecc2:	6a3a      	ldr	r2, [r7, #32]
 800ecc4:	69fb      	ldr	r3, [r7, #28]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d203      	bcs.n	800ecd2 <create_name+0x1e2>
 800ecca:	69ba      	ldr	r2, [r7, #24]
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d123      	bne.n	800ed1a <create_name+0x22a>
			if (ni == 11) {				/* Name extension overflow? */
 800ecd2:	69fb      	ldr	r3, [r7, #28]
 800ecd4:	2b0b      	cmp	r3, #11
 800ecd6:	d106      	bne.n	800ece6 <create_name+0x1f6>
				cf |= NS_LOSS | NS_LFN;
 800ecd8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ecdc:	f043 0303 	orr.w	r3, r3, #3
 800ece0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				break;
 800ece4:	e08d      	b.n	800ee02 <create_name+0x312>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 800ece6:	69ba      	ldr	r2, [r7, #24]
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d005      	beq.n	800ecfa <create_name+0x20a>
 800ecee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ecf2:	f043 0303 	orr.w	r3, r3, #3
 800ecf6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;						/* No name extension? */
 800ecfa:	69ba      	ldr	r2, [r7, #24]
 800ecfc:	697b      	ldr	r3, [r7, #20]
 800ecfe:	429a      	cmp	r2, r3
 800ed00:	d87e      	bhi.n	800ee00 <create_name+0x310>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	61bb      	str	r3, [r7, #24]
 800ed06:	2308      	movs	r3, #8
 800ed08:	623b      	str	r3, [r7, #32]
 800ed0a:	230b      	movs	r3, #11
 800ed0c:	61fb      	str	r3, [r7, #28]
 800ed0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ed12:	009b      	lsls	r3, r3, #2
 800ed14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			continue;
 800ed18:	e06f      	b.n	800edfa <create_name+0x30a>
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 800ed1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed1c:	2b7f      	cmp	r3, #127	; 0x7f
 800ed1e:	d911      	bls.n	800ed44 <create_name+0x254>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800ed20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ed24:	f043 0302 	orr.w	r3, r3, #2
 800ed28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
 800ed2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f001 ff3a 	bl	8010ba8 <ff_wtoupper>
 800ed34:	4603      	mov	r3, r0
 800ed36:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	f001 fe80 	bl	8010a40 <ff_uni2oem>
 800ed40:	4603      	mov	r3, r0
 800ed42:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 800ed44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed46:	2bff      	cmp	r3, #255	; 0xff
 800ed48:	d91a      	bls.n	800ed80 <create_name+0x290>
			if (i >= ni - 1) {			/* Field overflow? */
 800ed4a:	69fb      	ldr	r3, [r7, #28]
 800ed4c:	3b01      	subs	r3, #1
 800ed4e:	6a3a      	ldr	r2, [r7, #32]
 800ed50:	429a      	cmp	r2, r3
 800ed52:	d308      	bcc.n	800ed66 <create_name+0x276>
				cf |= NS_LOSS | NS_LFN;
 800ed54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ed58:	f043 0303 	orr.w	r3, r3, #3
 800ed5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				i = ni; continue;		/* Next field */
 800ed60:	69fb      	ldr	r3, [r7, #28]
 800ed62:	623b      	str	r3, [r7, #32]
 800ed64:	e049      	b.n	800edfa <create_name+0x30a>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 800ed66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed68:	0a1b      	lsrs	r3, r3, #8
 800ed6a:	b299      	uxth	r1, r3
 800ed6c:	6a3b      	ldr	r3, [r7, #32]
 800ed6e:	1c5a      	adds	r2, r3, #1
 800ed70:	623a      	str	r2, [r7, #32]
 800ed72:	b2c9      	uxtb	r1, r1
 800ed74:	687a      	ldr	r2, [r7, #4]
 800ed76:	4413      	add	r3, r2
 800ed78:	460a      	mov	r2, r1
 800ed7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ed7e:	e032      	b.n	800ede6 <create_name+0x2f6>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800ed80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d007      	beq.n	800ed96 <create_name+0x2a6>
 800ed86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed88:	4619      	mov	r1, r3
 800ed8a:	4808      	ldr	r0, [pc, #32]	; (800edac <create_name+0x2bc>)
 800ed8c:	f009 fcac 	bl	80186e8 <strchr>
 800ed90:	4603      	mov	r3, r0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d00c      	beq.n	800edb0 <create_name+0x2c0>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800ed96:	235f      	movs	r3, #95	; 0x5f
 800ed98:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ed9a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ed9e:	f043 0303 	orr.w	r3, r3, #3
 800eda2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800eda6:	e01e      	b.n	800ede6 <create_name+0x2f6>
 800eda8:	0801c998 	.word	0x0801c998
 800edac:	0801c9a4 	.word	0x0801c9a4
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 800edb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edb2:	2b40      	cmp	r3, #64	; 0x40
 800edb4:	d908      	bls.n	800edc8 <create_name+0x2d8>
 800edb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edb8:	2b5a      	cmp	r3, #90	; 0x5a
 800edba:	d805      	bhi.n	800edc8 <create_name+0x2d8>
					b |= 2;
 800edbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800edc0:	f043 0302 	orr.w	r3, r3, #2
 800edc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 800edc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edca:	2b60      	cmp	r3, #96	; 0x60
 800edcc:	d90b      	bls.n	800ede6 <create_name+0x2f6>
 800edce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800edd0:	2b7a      	cmp	r3, #122	; 0x7a
 800edd2:	d808      	bhi.n	800ede6 <create_name+0x2f6>
					b |= 1; wc -= 0x20;
 800edd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800edd8:	f043 0301 	orr.w	r3, r3, #1
 800eddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ede0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ede2:	3b20      	subs	r3, #32
 800ede4:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 800ede6:	6a3b      	ldr	r3, [r7, #32]
 800ede8:	1c5a      	adds	r2, r3, #1
 800edea:	623a      	str	r2, [r7, #32]
 800edec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800edee:	b2d1      	uxtb	r1, r2
 800edf0:	687a      	ldr	r2, [r7, #4]
 800edf2:	4413      	add	r3, r2
 800edf4:	460a      	mov	r2, r1
 800edf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		wc = lfn[si++];					/* Get an LFN character */
 800edfa:	e745      	b.n	800ec88 <create_name+0x198>
		if (wc == 0) break;				/* Break on end of the LFN */
 800edfc:	bf00      	nop
 800edfe:	e000      	b.n	800ee02 <create_name+0x312>
			if (si > di) break;						/* No name extension? */
 800ee00:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ee08:	2be5      	cmp	r3, #229	; 0xe5
 800ee0a:	d103      	bne.n	800ee14 <create_name+0x324>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2205      	movs	r2, #5
 800ee10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 800ee14:	69fb      	ldr	r3, [r7, #28]
 800ee16:	2b08      	cmp	r3, #8
 800ee18:	d104      	bne.n	800ee24 <create_name+0x334>
 800ee1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee1e:	009b      	lsls	r3, r3, #2
 800ee20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 800ee24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee28:	f003 030c 	and.w	r3, r3, #12
 800ee2c:	2b0c      	cmp	r3, #12
 800ee2e:	d005      	beq.n	800ee3c <create_name+0x34c>
 800ee30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee34:	f003 0303 	and.w	r3, r3, #3
 800ee38:	2b03      	cmp	r3, #3
 800ee3a:	d105      	bne.n	800ee48 <create_name+0x358>
 800ee3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee40:	f043 0302 	orr.w	r3, r3, #2
 800ee44:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800ee48:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee4c:	f003 0302 	and.w	r3, r3, #2
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d117      	bne.n	800ee84 <create_name+0x394>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 800ee54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee58:	f003 0301 	and.w	r3, r3, #1
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d005      	beq.n	800ee6c <create_name+0x37c>
 800ee60:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee64:	f043 0310 	orr.w	r3, r3, #16
 800ee68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 800ee6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee70:	f003 0304 	and.w	r3, r3, #4
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d005      	beq.n	800ee84 <create_name+0x394>
 800ee78:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ee7c:	f043 0308 	orr.w	r3, r3, #8
 800ee80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ee8a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	return FR_OK;
 800ee8e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	3728      	adds	r7, #40	; 0x28
 800ee94:	46bd      	mov	sp, r7
 800ee96:	bd80      	pop	{r7, pc}

0800ee98 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b086      	sub	sp, #24
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
 800eea0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	613b      	str	r3, [r7, #16]
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 800eea8:	e002      	b.n	800eeb0 <follow_path+0x18>
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	3301      	adds	r3, #1
 800eeae:	603b      	str	r3, [r7, #0]
 800eeb0:	683b      	ldr	r3, [r7, #0]
 800eeb2:	781b      	ldrb	r3, [r3, #0]
 800eeb4:	2b2f      	cmp	r3, #47	; 0x2f
 800eeb6:	d0f8      	beq.n	800eeaa <follow_path+0x12>
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	781b      	ldrb	r3, [r3, #0]
 800eebc:	2b5c      	cmp	r3, #92	; 0x5c
 800eebe:	d0f4      	beq.n	800eeaa <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	2200      	movs	r2, #0
 800eec4:	609a      	str	r2, [r3, #8]
	}
#if FF_FS_EXFAT
	dp->obj.n_frag = 0;	/* Invalidate last fragment counter of the object */
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2200      	movs	r2, #0
 800eeca:	61da      	str	r2, [r3, #28]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	2b1f      	cmp	r3, #31
 800eed2:	d80a      	bhi.n	800eeea <follow_path+0x52>
		dp->fn[NSFLAG] = NS_NONAME;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2280      	movs	r2, #128	; 0x80
 800eed8:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		res = dir_sdi(dp, 0);
 800eedc:	2100      	movs	r1, #0
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f7fe fa7c 	bl	800d3dc <dir_sdi>
 800eee4:	4603      	mov	r3, r0
 800eee6:	75fb      	strb	r3, [r7, #23]
 800eee8:	e060      	b.n	800efac <follow_path+0x114>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800eeea:	463b      	mov	r3, r7
 800eeec:	4619      	mov	r1, r3
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f7ff fdfe 	bl	800eaf0 <create_name>
 800eef4:	4603      	mov	r3, r0
 800eef6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800eef8:	7dfb      	ldrb	r3, [r7, #23]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d151      	bne.n	800efa2 <follow_path+0x10a>
			res = dir_find(dp);				/* Find an object with the segment name */
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f7ff f958 	bl	800e1b4 <dir_find>
 800ef04:	4603      	mov	r3, r0
 800ef06:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800ef0e:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 800ef10:	7dfb      	ldrb	r3, [r7, #23]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d00a      	beq.n	800ef2c <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ef16:	7dfb      	ldrb	r3, [r7, #23]
 800ef18:	2b04      	cmp	r3, #4
 800ef1a:	d144      	bne.n	800efa6 <follow_path+0x10e>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ef1c:	7bfb      	ldrb	r3, [r7, #15]
 800ef1e:	f003 0304 	and.w	r3, r3, #4
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d13f      	bne.n	800efa6 <follow_path+0x10e>
 800ef26:	2305      	movs	r3, #5
 800ef28:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ef2a:	e03c      	b.n	800efa6 <follow_path+0x10e>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800ef2c:	7bfb      	ldrb	r3, [r7, #15]
 800ef2e:	f003 0304 	and.w	r3, r3, #4
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d139      	bne.n	800efaa <follow_path+0x112>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	799b      	ldrb	r3, [r3, #6]
 800ef3a:	f003 0310 	and.w	r3, r3, #16
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d102      	bne.n	800ef48 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800ef42:	2305      	movs	r3, #5
 800ef44:	75fb      	strb	r3, [r7, #23]
 800ef46:	e031      	b.n	800efac <follow_path+0x114>
			}
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {	/* Save containing directory information for next dir */
 800ef48:	693b      	ldr	r3, [r7, #16]
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	2b04      	cmp	r3, #4
 800ef4e:	d118      	bne.n	800ef82 <follow_path+0xea>
				dp->obj.c_scl = dp->obj.sclust;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	689a      	ldr	r2, [r3, #8]
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	621a      	str	r2, [r3, #32]
				dp->obj.c_size = ((DWORD)dp->obj.objsize & 0xFFFFFF00) | dp->obj.stat;
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ef5e:	4613      	mov	r3, r2
 800ef60:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ef64:	687a      	ldr	r2, [r7, #4]
 800ef66:	79d2      	ldrb	r2, [r2, #7]
 800ef68:	431a      	orrs	r2, r3
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	625a      	str	r2, [r3, #36]	; 0x24
				dp->obj.c_ofs = dp->blk_ofs;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	4619      	mov	r1, r3
 800ef7a:	6938      	ldr	r0, [r7, #16]
 800ef7c:	f7fe ff26 	bl	800ddcc <init_alloc_info>
 800ef80:	e7b3      	b.n	800eeea <follow_path+0x52>
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ef82:	693b      	ldr	r3, [r7, #16]
 800ef84:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef90:	4413      	add	r3, r2
 800ef92:	4619      	mov	r1, r3
 800ef94:	6938      	ldr	r0, [r7, #16]
 800ef96:	f7fe fba8 	bl	800d6ea <ld_clust>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800efa0:	e7a3      	b.n	800eeea <follow_path+0x52>
			if (res != FR_OK) break;
 800efa2:	bf00      	nop
 800efa4:	e002      	b.n	800efac <follow_path+0x114>
				break;
 800efa6:	bf00      	nop
 800efa8:	e000      	b.n	800efac <follow_path+0x114>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800efaa:	bf00      	nop
			}
		}
	}

	return res;
 800efac:	7dfb      	ldrb	r3, [r7, #23]
}
 800efae:	4618      	mov	r0, r3
 800efb0:	3718      	adds	r7, #24
 800efb2:	46bd      	mov	sp, r7
 800efb4:	bd80      	pop	{r7, pc}

0800efb6 <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800efb6:	b480      	push	{r7}
 800efb8:	b089      	sub	sp, #36	; 0x24
 800efba:	af00      	add	r7, sp, #0
 800efbc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 800efbe:	f04f 33ff 	mov.w	r3, #4294967295
 800efc2:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	613b      	str	r3, [r7, #16]
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 800efce:	693b      	ldr	r3, [r7, #16]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d101      	bne.n	800efd8 <get_ldnumber+0x22>
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	e02d      	b.n	800f034 <get_ldnumber+0x7e>
	do tc = *tt++; while (!IsTerminator(tc) && tc != ':');	/* Find a colon in the path */
 800efd8:	69fb      	ldr	r3, [r7, #28]
 800efda:	1c5a      	adds	r2, r3, #1
 800efdc:	61fa      	str	r2, [r7, #28]
 800efde:	781b      	ldrb	r3, [r3, #0]
 800efe0:	73fb      	strb	r3, [r7, #15]
 800efe2:	7bfb      	ldrb	r3, [r7, #15]
 800efe4:	2b1f      	cmp	r3, #31
 800efe6:	d902      	bls.n	800efee <get_ldnumber+0x38>
 800efe8:	7bfb      	ldrb	r3, [r7, #15]
 800efea:	2b3a      	cmp	r3, #58	; 0x3a
 800efec:	d1f4      	bne.n	800efd8 <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 800efee:	7bfb      	ldrb	r3, [r7, #15]
 800eff0:	2b3a      	cmp	r3, #58	; 0x3a
 800eff2:	d11c      	bne.n	800f02e <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800eff4:	2301      	movs	r3, #1
 800eff6:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800eff8:	693b      	ldr	r3, [r7, #16]
 800effa:	781b      	ldrb	r3, [r3, #0]
 800effc:	2b2f      	cmp	r3, #47	; 0x2f
 800effe:	d90c      	bls.n	800f01a <get_ldnumber+0x64>
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	781b      	ldrb	r3, [r3, #0]
 800f004:	2b39      	cmp	r3, #57	; 0x39
 800f006:	d808      	bhi.n	800f01a <get_ldnumber+0x64>
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	3302      	adds	r3, #2
 800f00c:	69fa      	ldr	r2, [r7, #28]
 800f00e:	429a      	cmp	r2, r3
 800f010:	d103      	bne.n	800f01a <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 800f012:	693b      	ldr	r3, [r7, #16]
 800f014:	781b      	ldrb	r3, [r3, #0]
 800f016:	3b30      	subs	r3, #48	; 0x30
 800f018:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800f01a:	69bb      	ldr	r3, [r7, #24]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	dc04      	bgt.n	800f02a <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 800f020:	69bb      	ldr	r3, [r7, #24]
 800f022:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	69fa      	ldr	r2, [r7, #28]
 800f028:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800f02a:	697b      	ldr	r3, [r7, #20]
 800f02c:	e002      	b.n	800f034 <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 800f02e:	2300      	movs	r3, #0
 800f030:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 800f032:	697b      	ldr	r3, [r7, #20]
}
 800f034:	4618      	mov	r0, r3
 800f036:	3724      	adds	r7, #36	; 0x24
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b084      	sub	sp, #16
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
 800f048:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2200      	movs	r2, #0
 800f04e:	70da      	strb	r2, [r3, #3]
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f04f 32ff 	mov.w	r2, #4294967295
 800f056:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800f058:	6839      	ldr	r1, [r7, #0]
 800f05a:	6878      	ldr	r0, [r7, #4]
 800f05c:	f7fd fab6 	bl	800c5cc <move_window>
 800f060:	4603      	mov	r3, r0
 800f062:	2b00      	cmp	r3, #0
 800f064:	d001      	beq.n	800f06a <check_fs+0x2a>
 800f066:	2304      	movs	r3, #4
 800f068:	e099      	b.n	800f19e <check_fs+0x15e>
	sign = ld_word(fs->win + BS_55AA);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	333c      	adds	r3, #60	; 0x3c
 800f06e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f072:	4618      	mov	r0, r3
 800f074:	f7fc ffc2 	bl	800bffc <ld_word>
 800f078:	4603      	mov	r3, r0
 800f07a:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
 800f07c:	89fb      	ldrh	r3, [r7, #14]
 800f07e:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f082:	4293      	cmp	r3, r2
 800f084:	d10b      	bne.n	800f09e <check_fs+0x5e>
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	333c      	adds	r3, #60	; 0x3c
 800f08a:	220b      	movs	r2, #11
 800f08c:	4946      	ldr	r1, [pc, #280]	; (800f1a8 <check_fs+0x168>)
 800f08e:	4618      	mov	r0, r3
 800f090:	f008 f942 	bl	8017318 <memcmp>
 800f094:	4603      	mov	r3, r0
 800f096:	2b00      	cmp	r3, #0
 800f098:	d101      	bne.n	800f09e <check_fs+0x5e>
 800f09a:	2301      	movs	r3, #1
 800f09c:	e07f      	b.n	800f19e <check_fs+0x15e>
#endif
	b = fs->win[BS_JmpBoot];
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f0a4:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800f0a6:	7b7b      	ldrb	r3, [r7, #13]
 800f0a8:	2beb      	cmp	r3, #235	; 0xeb
 800f0aa:	d005      	beq.n	800f0b8 <check_fs+0x78>
 800f0ac:	7b7b      	ldrb	r3, [r7, #13]
 800f0ae:	2be9      	cmp	r3, #233	; 0xe9
 800f0b0:	d002      	beq.n	800f0b8 <check_fs+0x78>
 800f0b2:	7b7b      	ldrb	r3, [r7, #13]
 800f0b4:	2be8      	cmp	r3, #232	; 0xe8
 800f0b6:	d16a      	bne.n	800f18e <check_fs+0x14e>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800f0b8:	89fb      	ldrh	r3, [r7, #14]
 800f0ba:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d10c      	bne.n	800f0dc <check_fs+0x9c>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	333c      	adds	r3, #60	; 0x3c
 800f0c6:	3352      	adds	r3, #82	; 0x52
 800f0c8:	2208      	movs	r2, #8
 800f0ca:	4938      	ldr	r1, [pc, #224]	; (800f1ac <check_fs+0x16c>)
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	f008 f923 	bl	8017318 <memcmp>
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d101      	bne.n	800f0dc <check_fs+0x9c>
			return 0;	/* It is an FAT32 VBR */
 800f0d8:	2300      	movs	r3, #0
 800f0da:	e060      	b.n	800f19e <check_fs+0x15e>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	333c      	adds	r3, #60	; 0x3c
 800f0e0:	330b      	adds	r3, #11
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	f7fc ff8a 	bl	800bffc <ld_word>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800f0f2:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800f0f4:	897a      	ldrh	r2, [r7, #10]
 800f0f6:	897b      	ldrh	r3, [r7, #10]
 800f0f8:	3b01      	subs	r3, #1
 800f0fa:	4013      	ands	r3, r2
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d146      	bne.n	800f18e <check_fs+0x14e>
 800f100:	897b      	ldrh	r3, [r7, #10]
 800f102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f106:	d342      	bcc.n	800f18e <check_fs+0x14e>
 800f108:	897b      	ldrh	r3, [r7, #10]
 800f10a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f10e:	d83e      	bhi.n	800f18e <check_fs+0x14e>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800f110:	7b7b      	ldrb	r3, [r7, #13]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d03b      	beq.n	800f18e <check_fs+0x14e>
 800f116:	7b7a      	ldrb	r2, [r7, #13]
 800f118:	7b7b      	ldrb	r3, [r7, #13]
 800f11a:	3b01      	subs	r3, #1
 800f11c:	4013      	ands	r3, r2
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d135      	bne.n	800f18e <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	333c      	adds	r3, #60	; 0x3c
 800f126:	330e      	adds	r3, #14
 800f128:	4618      	mov	r0, r3
 800f12a:	f7fc ff67 	bl	800bffc <ld_word>
 800f12e:	4603      	mov	r3, r0
 800f130:	2b00      	cmp	r3, #0
 800f132:	d02c      	beq.n	800f18e <check_fs+0x14e>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800f13a:	3b01      	subs	r3, #1
 800f13c:	2b01      	cmp	r3, #1
 800f13e:	d826      	bhi.n	800f18e <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	333c      	adds	r3, #60	; 0x3c
 800f144:	3311      	adds	r3, #17
 800f146:	4618      	mov	r0, r3
 800f148:	f7fc ff58 	bl	800bffc <ld_word>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d01d      	beq.n	800f18e <check_fs+0x14e>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	333c      	adds	r3, #60	; 0x3c
 800f156:	3313      	adds	r3, #19
 800f158:	4618      	mov	r0, r3
 800f15a:	f7fc ff4f 	bl	800bffc <ld_word>
 800f15e:	4603      	mov	r3, r0
 800f160:	2b7f      	cmp	r3, #127	; 0x7f
 800f162:	d809      	bhi.n	800f178 <check_fs+0x138>
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	333c      	adds	r3, #60	; 0x3c
 800f168:	3320      	adds	r3, #32
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7fc ff5e 	bl	800c02c <ld_dword>
 800f170:	4603      	mov	r3, r0
 800f172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f176:	d30a      	bcc.n	800f18e <check_fs+0x14e>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	333c      	adds	r3, #60	; 0x3c
 800f17c:	3316      	adds	r3, #22
 800f17e:	4618      	mov	r0, r3
 800f180:	f7fc ff3c 	bl	800bffc <ld_word>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <check_fs+0x14e>
				return 0;	/* It can be presumed an FAT VBR */
 800f18a:	2300      	movs	r3, #0
 800f18c:	e007      	b.n	800f19e <check_fs+0x15e>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 800f18e:	89fb      	ldrh	r3, [r7, #14]
 800f190:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f194:	4293      	cmp	r3, r2
 800f196:	d101      	bne.n	800f19c <check_fs+0x15c>
 800f198:	2302      	movs	r3, #2
 800f19a:	e000      	b.n	800f19e <check_fs+0x15e>
 800f19c:	2303      	movs	r3, #3
}
 800f19e:	4618      	mov	r0, r3
 800f1a0:	3710      	adds	r7, #16
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}
 800f1a6:	bf00      	nop
 800f1a8:	0801c9ac 	.word	0x0801c9ac
 800f1ac:	0801c9b8 	.word	0x0801c9b8

0800f1b0 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:auto, 1..:forced */
)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b088      	sub	sp, #32
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
 800f1b8:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800f1ba:	2100      	movs	r1, #0
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f7ff ff3f 	bl	800f040 <check_fs>
 800f1c2:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800f1c4:	69bb      	ldr	r3, [r7, #24]
 800f1c6:	2b02      	cmp	r3, #2
 800f1c8:	d007      	beq.n	800f1da <find_volume+0x2a>
 800f1ca:	69bb      	ldr	r3, [r7, #24]
 800f1cc:	2b02      	cmp	r3, #2
 800f1ce:	d802      	bhi.n	800f1d6 <find_volume+0x26>
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d101      	bne.n	800f1da <find_volume+0x2a>
 800f1d6:	69bb      	ldr	r3, [r7, #24]
 800f1d8:	e045      	b.n	800f266 <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800f1da:	2300      	movs	r3, #0
 800f1dc:	61fb      	str	r3, [r7, #28]
 800f1de:	e014      	b.n	800f20a <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f1e6:	69fb      	ldr	r3, [r7, #28]
 800f1e8:	011b      	lsls	r3, r3, #4
 800f1ea:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800f1ee:	4413      	add	r3, r2
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f7fc ff1b 	bl	800c02c <ld_dword>
 800f1f6:	4602      	mov	r2, r0
 800f1f8:	69fb      	ldr	r3, [r7, #28]
 800f1fa:	009b      	lsls	r3, r3, #2
 800f1fc:	3320      	adds	r3, #32
 800f1fe:	443b      	add	r3, r7
 800f200:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800f204:	69fb      	ldr	r3, [r7, #28]
 800f206:	3301      	adds	r3, #1
 800f208:	61fb      	str	r3, [r7, #28]
 800f20a:	69fb      	ldr	r3, [r7, #28]
 800f20c:	2b03      	cmp	r3, #3
 800f20e:	d9e7      	bls.n	800f1e0 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800f210:	683b      	ldr	r3, [r7, #0]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d002      	beq.n	800f21c <find_volume+0x6c>
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	3b01      	subs	r3, #1
 800f21a:	e000      	b.n	800f21e <find_volume+0x6e>
 800f21c:	2300      	movs	r3, #0
 800f21e:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800f220:	69fb      	ldr	r3, [r7, #28]
 800f222:	009b      	lsls	r3, r3, #2
 800f224:	3320      	adds	r3, #32
 800f226:	443b      	add	r3, r7
 800f228:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d00b      	beq.n	800f248 <find_volume+0x98>
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	009b      	lsls	r3, r3, #2
 800f234:	3320      	adds	r3, #32
 800f236:	443b      	add	r3, r7
 800f238:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800f23c:	4619      	mov	r1, r3
 800f23e:	6878      	ldr	r0, [r7, #4]
 800f240:	f7ff fefe 	bl	800f040 <check_fs>
 800f244:	4603      	mov	r3, r0
 800f246:	e000      	b.n	800f24a <find_volume+0x9a>
 800f248:	2303      	movs	r3, #3
 800f24a:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d108      	bne.n	800f264 <find_volume+0xb4>
 800f252:	69bb      	ldr	r3, [r7, #24]
 800f254:	2b01      	cmp	r3, #1
 800f256:	d905      	bls.n	800f264 <find_volume+0xb4>
 800f258:	69fb      	ldr	r3, [r7, #28]
 800f25a:	3301      	adds	r3, #1
 800f25c:	61fb      	str	r3, [r7, #28]
 800f25e:	69fb      	ldr	r3, [r7, #28]
 800f260:	2b03      	cmp	r3, #3
 800f262:	d9dd      	bls.n	800f220 <find_volume+0x70>
	return fmt;
 800f264:	69bb      	ldr	r3, [r7, #24]
}
 800f266:	4618      	mov	r0, r3
 800f268:	3720      	adds	r7, #32
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
	...

0800f270 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 800f270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f274:	b09a      	sub	sp, #104	; 0x68
 800f276:	af00      	add	r7, sp, #0
 800f278:	61f8      	str	r0, [r7, #28]
 800f27a:	61b9      	str	r1, [r7, #24]
 800f27c:	4613      	mov	r3, r2
 800f27e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800f280:	69bb      	ldr	r3, [r7, #24]
 800f282:	2200      	movs	r2, #0
 800f284:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f286:	69f8      	ldr	r0, [r7, #28]
 800f288:	f7ff fe95 	bl	800efb6 <get_ldnumber>
 800f28c:	64b8      	str	r0, [r7, #72]	; 0x48
	if (vol < 0) return FR_INVALID_DRIVE;
 800f28e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f290:	2b00      	cmp	r3, #0
 800f292:	da01      	bge.n	800f298 <mount_volume+0x28>
 800f294:	230b      	movs	r3, #11
 800f296:	e31d      	b.n	800f8d4 <mount_volume+0x664>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800f298:	4aa6      	ldr	r2, [pc, #664]	; (800f534 <mount_volume+0x2c4>)
 800f29a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f29c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f2a0:	647b      	str	r3, [r7, #68]	; 0x44
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800f2a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d101      	bne.n	800f2ac <mount_volume+0x3c>
 800f2a8:	230c      	movs	r3, #12
 800f2aa:	e313      	b.n	800f8d4 <mount_volume+0x664>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#else
	ENTER_FF(fs);						//FATFS,,
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800f2ac:	69bb      	ldr	r3, [r7, #24]
 800f2ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f2b0:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f2b2:	7dfb      	ldrb	r3, [r7, #23]
 800f2b4:	f023 0301 	bic.w	r3, r3, #1
 800f2b8:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800f2ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2bc:	781b      	ldrb	r3, [r3, #0]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d01a      	beq.n	800f2f8 <mount_volume+0x88>
		stat = disk_status(fs->pdrv);
 800f2c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2c4:	785b      	ldrb	r3, [r3, #1]
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	f7fc fe08 	bl	800bedc <disk_status>
 800f2cc:	4603      	mov	r3, r0
 800f2ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f2d2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f2d6:	f003 0301 	and.w	r3, r3, #1
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d10c      	bne.n	800f2f8 <mount_volume+0x88>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f2de:	7dfb      	ldrb	r3, [r7, #23]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d007      	beq.n	800f2f4 <mount_volume+0x84>
 800f2e4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f2e8:	f003 0304 	and.w	r3, r3, #4
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d001      	beq.n	800f2f4 <mount_volume+0x84>
				return FR_WRITE_PROTECTED;
 800f2f0:	230a      	movs	r3, #10
 800f2f2:	e2ef      	b.n	800f8d4 <mount_volume+0x664>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	e2ed      	b.n	800f8d4 <mount_volume+0x664>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 800f2f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Volume hosting physical drive */
 800f2fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f300:	b2da      	uxtb	r2, r3
 800f302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f304:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 800f306:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f308:	785b      	ldrb	r3, [r3, #1]
 800f30a:	4618      	mov	r0, r3
 800f30c:	f7fc fdf2 	bl	800bef4 <disk_initialize>
 800f310:	4603      	mov	r3, r0
 800f312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f316:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f31a:	f003 0301 	and.w	r3, r3, #1
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d001      	beq.n	800f326 <mount_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f322:	2303      	movs	r3, #3
 800f324:	e2d6      	b.n	800f8d4 <mount_volume+0x664>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f326:	7dfb      	ldrb	r3, [r7, #23]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d007      	beq.n	800f33c <mount_volume+0xcc>
 800f32c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f330:	f003 0304 	and.w	r3, r3, #4
 800f334:	2b00      	cmp	r3, #0
 800f336:	d001      	beq.n	800f33c <mount_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800f338:	230a      	movs	r3, #10
 800f33a:	e2cb      	b.n	800f8d4 <mount_volume+0x664>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the drive */
	fmt = find_volume(fs, LD2PT(vol));
 800f33c:	2100      	movs	r1, #0
 800f33e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f340:	f7ff ff36 	bl	800f1b0 <find_volume>
 800f344:	65b8      	str	r0, [r7, #88]	; 0x58
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f346:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f348:	2b04      	cmp	r3, #4
 800f34a:	d101      	bne.n	800f350 <mount_volume+0xe0>
 800f34c:	2301      	movs	r3, #1
 800f34e:	e2c1      	b.n	800f8d4 <mount_volume+0x664>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f350:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f352:	2b01      	cmp	r3, #1
 800f354:	d901      	bls.n	800f35a <mount_volume+0xea>
 800f356:	230d      	movs	r3, #13
 800f358:	e2bc      	b.n	800f8d4 <mount_volume+0x664>
	bsect = fs->winsect;					/* Volume offset */
 800f35a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f35c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f35e:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* An FAT volume is found (bsect). Following code initializes the filesystem object */

#if FF_FS_EXFAT
	if (fmt == 1) {
 800f360:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f362:	2b01      	cmp	r3, #1
 800f364:	f040 813e 	bne.w	800f5e4 <mount_volume+0x374>
		QWORD maxlba;
		DWORD so, cv, bcl, i;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800f368:	230b      	movs	r3, #11
 800f36a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f36c:	e002      	b.n	800f374 <mount_volume+0x104>
 800f36e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f370:	3301      	adds	r3, #1
 800f372:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f374:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f376:	2b3f      	cmp	r3, #63	; 0x3f
 800f378:	d806      	bhi.n	800f388 <mount_volume+0x118>
 800f37a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f37c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f37e:	4413      	add	r3, r2
 800f380:	333c      	adds	r3, #60	; 0x3c
 800f382:	781b      	ldrb	r3, [r3, #0]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d0f2      	beq.n	800f36e <mount_volume+0xfe>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800f388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f38a:	2b3f      	cmp	r3, #63	; 0x3f
 800f38c:	d801      	bhi.n	800f392 <mount_volume+0x122>
 800f38e:	230d      	movs	r3, #13
 800f390:	e2a0      	b.n	800f8d4 <mount_volume+0x664>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT version (must be version 1.0) */
 800f392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f394:	333c      	adds	r3, #60	; 0x3c
 800f396:	3368      	adds	r3, #104	; 0x68
 800f398:	4618      	mov	r0, r3
 800f39a:	f7fc fe2f 	bl	800bffc <ld_word>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f3a4:	d001      	beq.n	800f3aa <mount_volume+0x13a>
 800f3a6:	230d      	movs	r3, #13
 800f3a8:	e294      	b.n	800f8d4 <mount_volume+0x664>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800f3aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3ac:	f893 30a8 	ldrb.w	r3, [r3, #168]	; 0xa8
 800f3b0:	2b09      	cmp	r3, #9
 800f3b2:	d001      	beq.n	800f3b8 <mount_volume+0x148>
			return FR_NO_FILESYSTEM;
 800f3b4:	230d      	movs	r3, #13
 800f3b6:	e28d      	b.n	800f8d4 <mount_volume+0x664>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA of the volume + 1 */
 800f3b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3ba:	333c      	adds	r3, #60	; 0x3c
 800f3bc:	3348      	adds	r3, #72	; 0x48
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f7fc fe57 	bl	800c072 <ld_qword>
 800f3c4:	4602      	mov	r2, r0
 800f3c6:	460b      	mov	r3, r1
 800f3c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f3ca:	2000      	movs	r0, #0
 800f3cc:	60b9      	str	r1, [r7, #8]
 800f3ce:	60f8      	str	r0, [r7, #12]
 800f3d0:	68b9      	ldr	r1, [r7, #8]
 800f3d2:	1851      	adds	r1, r2, r1
 800f3d4:	6039      	str	r1, [r7, #0]
 800f3d6:	68f9      	ldr	r1, [r7, #12]
 800f3d8:	eb43 0101 	adc.w	r1, r3, r1
 800f3dc:	6079      	str	r1, [r7, #4]
 800f3de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f3e2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		if (!FF_LBA64 && maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be accessed in 32-bit LBA) */
 800f3e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f3ea:	2b01      	cmp	r3, #1
 800f3ec:	d301      	bcc.n	800f3f2 <mount_volume+0x182>
 800f3ee:	230d      	movs	r3, #13
 800f3f0:	e270      	b.n	800f8d4 <mount_volume+0x664>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800f3f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f3f4:	333c      	adds	r3, #60	; 0x3c
 800f3f6:	3354      	adds	r3, #84	; 0x54
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f7fc fe17 	bl	800c02c <ld_dword>
 800f3fe:	4602      	mov	r2, r0
 800f400:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f402:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800f404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f406:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 800f40a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f40c:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800f40e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f410:	789b      	ldrb	r3, [r3, #2]
 800f412:	2b01      	cmp	r3, #1
 800f414:	d001      	beq.n	800f41a <mount_volume+0x1aa>
 800f416:	230d      	movs	r3, #13
 800f418:	e25c      	b.n	800f8d4 <mount_volume+0x664>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800f41a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f41c:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 800f420:	461a      	mov	r2, r3
 800f422:	2301      	movs	r3, #1
 800f424:	4093      	lsls	r3, r2
 800f426:	b29a      	uxth	r2, r3
 800f428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f42a:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768 sectors) */
 800f42c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f42e:	895b      	ldrh	r3, [r3, #10]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d101      	bne.n	800f438 <mount_volume+0x1c8>
 800f434:	230d      	movs	r3, #13
 800f436:	e24d      	b.n	800f8d4 <mount_volume+0x664>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800f438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f43a:	333c      	adds	r3, #60	; 0x3c
 800f43c:	335c      	adds	r3, #92	; 0x5c
 800f43e:	4618      	mov	r0, r3
 800f440:	f7fc fdf4 	bl	800c02c <ld_dword>
 800f444:	6338      	str	r0, [r7, #48]	; 0x30
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800f446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f448:	4a3b      	ldr	r2, [pc, #236]	; (800f538 <mount_volume+0x2c8>)
 800f44a:	4293      	cmp	r3, r2
 800f44c:	d901      	bls.n	800f452 <mount_volume+0x1e2>
 800f44e:	230d      	movs	r3, #13
 800f450:	e240      	b.n	800f8d4 <mount_volume+0x664>
		fs->n_fatent = nclst + 2;
 800f452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f454:	1c9a      	adds	r2, r3, #2
 800f456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f458:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800f45a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f45c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f45e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800f460:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f462:	333c      	adds	r3, #60	; 0x3c
 800f464:	3358      	adds	r3, #88	; 0x58
 800f466:	4618      	mov	r0, r3
 800f468:	f7fc fde0 	bl	800c02c <ld_dword>
 800f46c:	4602      	mov	r2, r0
 800f46e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f470:	441a      	add	r2, r3
 800f472:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f474:	631a      	str	r2, [r3, #48]	; 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800f476:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f478:	333c      	adds	r3, #60	; 0x3c
 800f47a:	3350      	adds	r3, #80	; 0x50
 800f47c:	4618      	mov	r0, r3
 800f47e:	f7fc fdd5 	bl	800c02c <ld_dword>
 800f482:	4602      	mov	r2, r0
 800f484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f486:	441a      	add	r2, r3
 800f488:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f48a:	629a      	str	r2, [r3, #40]	; 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800f48c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f48e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f490:	2200      	movs	r2, #0
 800f492:	469a      	mov	sl, r3
 800f494:	4693      	mov	fp, r2
 800f496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f498:	895b      	ldrh	r3, [r3, #10]
 800f49a:	461a      	mov	r2, r3
 800f49c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f49e:	fb02 f303 	mul.w	r3, r2, r3
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	4698      	mov	r8, r3
 800f4a6:	4691      	mov	r9, r2
 800f4a8:	eb1a 0408 	adds.w	r4, sl, r8
 800f4ac:	eb4b 0509 	adc.w	r5, fp, r9
 800f4b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f4b4:	42a2      	cmp	r2, r4
 800f4b6:	41ab      	sbcs	r3, r5
 800f4b8:	d201      	bcs.n	800f4be <mount_volume+0x24e>
 800f4ba:	230d      	movs	r3, #13
 800f4bc:	e20a      	b.n	800f8d4 <mount_volume+0x664>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800f4be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4c0:	333c      	adds	r3, #60	; 0x3c
 800f4c2:	3360      	adds	r3, #96	; 0x60
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7fc fdb1 	bl	800c02c <ld_dword>
 800f4ca:	4602      	mov	r2, r0
 800f4cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4ce:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Get bitmap location and check if it is contiguous (implementation assumption) */
		so = i = 0;
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f4d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4d6:	657b      	str	r3, [r7, #84]	; 0x54
		for (;;) {	/* Find the bitmap entry in the root directory (in only first cluster) */
			if (i == 0) {
 800f4d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d11c      	bne.n	800f518 <mount_volume+0x2a8>
				if (so >= fs->csize) return FR_NO_FILESYSTEM;	/* Not found? */
 800f4de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4e0:	895b      	ldrh	r3, [r3, #10]
 800f4e2:	461a      	mov	r2, r3
 800f4e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f4e6:	4293      	cmp	r3, r2
 800f4e8:	d301      	bcc.n	800f4ee <mount_volume+0x27e>
 800f4ea:	230d      	movs	r3, #13
 800f4ec:	e1f2      	b.n	800f8d4 <mount_volume+0x664>
				if (move_window(fs, clst2sect(fs, (DWORD)fs->dirbase) + so) != FR_OK) return FR_DISK_ERR;
 800f4ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f4f6:	f7fd f905 	bl	800c704 <clst2sect>
 800f4fa:	4602      	mov	r2, r0
 800f4fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f4fe:	4413      	add	r3, r2
 800f500:	4619      	mov	r1, r3
 800f502:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f504:	f7fd f862 	bl	800c5cc <move_window>
 800f508:	4603      	mov	r3, r0
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d001      	beq.n	800f512 <mount_volume+0x2a2>
 800f50e:	2301      	movs	r3, #1
 800f510:	e1e0      	b.n	800f8d4 <mount_volume+0x664>
				so++;
 800f512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f514:	3301      	adds	r3, #1
 800f516:	657b      	str	r3, [r7, #84]	; 0x54
			}
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800f518:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f51a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f51c:	4413      	add	r3, r2
 800f51e:	333c      	adds	r3, #60	; 0x3c
 800f520:	781b      	ldrb	r3, [r3, #0]
 800f522:	2b81      	cmp	r3, #129	; 0x81
 800f524:	d00a      	beq.n	800f53c <mount_volume+0x2cc>
			i = (i + SZDIRE) % SS(fs);	/* Next entry */
 800f526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f528:	3320      	adds	r3, #32
 800f52a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f52e:	64fb      	str	r3, [r7, #76]	; 0x4c
			if (i == 0) {
 800f530:	e7d2      	b.n	800f4d8 <mount_volume+0x268>
 800f532:	bf00      	nop
 800f534:	200008a0 	.word	0x200008a0
 800f538:	7ffffffd 	.word	0x7ffffffd
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800f53c:	bf00      	nop
		}
		bcl = ld_dword(fs->win + i + 20);				/* Bitmap cluster */
 800f53e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f540:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f544:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f546:	3314      	adds	r3, #20
 800f548:	4413      	add	r3, r2
 800f54a:	4618      	mov	r0, r3
 800f54c:	f7fc fd6e 	bl	800c02c <ld_dword>
 800f550:	6538      	str	r0, [r7, #80]	; 0x50
		if (bcl < 2 || bcl >= fs->n_fatent) return FR_NO_FILESYSTEM;	/* (Wrong cluster#) */
 800f552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f554:	2b01      	cmp	r3, #1
 800f556:	d904      	bls.n	800f562 <mount_volume+0x2f2>
 800f558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f55a:	69db      	ldr	r3, [r3, #28]
 800f55c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f55e:	429a      	cmp	r2, r3
 800f560:	d301      	bcc.n	800f566 <mount_volume+0x2f6>
 800f562:	230d      	movs	r3, #13
 800f564:	e1b6      	b.n	800f8d4 <mount_volume+0x664>
		fs->bitbase = fs->database + fs->csize * (bcl - 2);	/* Bitmap sector */
 800f566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f568:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f56a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f56c:	895b      	ldrh	r3, [r3, #10]
 800f56e:	4619      	mov	r1, r3
 800f570:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f572:	3b02      	subs	r3, #2
 800f574:	fb01 f303 	mul.w	r3, r1, r3
 800f578:	441a      	add	r2, r3
 800f57a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f57c:	635a      	str	r2, [r3, #52]	; 0x34
		for (;;) {	/* Check if bitmap is contiguous */
			if (move_window(fs, fs->fatbase + bcl / (SS(fs) / 4)) != FR_OK) return FR_DISK_ERR;
 800f57e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f582:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f584:	09db      	lsrs	r3, r3, #7
 800f586:	4413      	add	r3, r2
 800f588:	4619      	mov	r1, r3
 800f58a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f58c:	f7fd f81e 	bl	800c5cc <move_window>
 800f590:	4603      	mov	r3, r0
 800f592:	2b00      	cmp	r3, #0
 800f594:	d001      	beq.n	800f59a <mount_volume+0x32a>
 800f596:	2301      	movs	r3, #1
 800f598:	e19c      	b.n	800f8d4 <mount_volume+0x664>
			cv = ld_dword(fs->win + bcl % (SS(fs) / 4) * 4);
 800f59a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f59c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f5a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f5a6:	009b      	lsls	r3, r3, #2
 800f5a8:	4413      	add	r3, r2
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	f7fc fd3e 	bl	800c02c <ld_dword>
 800f5b0:	6278      	str	r0, [r7, #36]	; 0x24
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800f5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b8:	d008      	beq.n	800f5cc <mount_volume+0x35c>
			if (cv != ++bcl) return FR_NO_FILESYSTEM;	/* Fragmented? */
 800f5ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f5bc:	3301      	adds	r3, #1
 800f5be:	653b      	str	r3, [r7, #80]	; 0x50
 800f5c0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	d0da      	beq.n	800f57e <mount_volume+0x30e>
 800f5c8:	230d      	movs	r3, #13
 800f5ca:	e183      	b.n	800f8d4 <mount_volume+0x664>
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800f5cc:	bf00      	nop
		}

#if !FF_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f5ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5d0:	f04f 32ff 	mov.w	r2, #4294967295
 800f5d4:	619a      	str	r2, [r3, #24]
 800f5d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5d8:	699a      	ldr	r2, [r3, #24]
 800f5da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5dc:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800f5de:	2304      	movs	r3, #4
 800f5e0:	65bb      	str	r3, [r7, #88]	; 0x58
 800f5e2:	e168      	b.n	800f8b6 <mount_volume+0x646>
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f5e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5e6:	333c      	adds	r3, #60	; 0x3c
 800f5e8:	330b      	adds	r3, #11
 800f5ea:	4618      	mov	r0, r3
 800f5ec:	f7fc fd06 	bl	800bffc <ld_word>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f5f6:	d001      	beq.n	800f5fc <mount_volume+0x38c>
 800f5f8:	230d      	movs	r3, #13
 800f5fa:	e16b      	b.n	800f8d4 <mount_volume+0x664>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f5fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5fe:	333c      	adds	r3, #60	; 0x3c
 800f600:	3316      	adds	r3, #22
 800f602:	4618      	mov	r0, r3
 800f604:	f7fc fcfa 	bl	800bffc <ld_word>
 800f608:	4603      	mov	r3, r0
 800f60a:	663b      	str	r3, [r7, #96]	; 0x60
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f60c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d106      	bne.n	800f620 <mount_volume+0x3b0>
 800f612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f614:	333c      	adds	r3, #60	; 0x3c
 800f616:	3324      	adds	r3, #36	; 0x24
 800f618:	4618      	mov	r0, r3
 800f61a:	f7fc fd07 	bl	800c02c <ld_dword>
 800f61e:	6638      	str	r0, [r7, #96]	; 0x60
		fs->fsize = fasize;
 800f620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f622:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f624:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f628:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800f62c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f62e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f632:	789b      	ldrb	r3, [r3, #2]
 800f634:	2b01      	cmp	r3, #1
 800f636:	d005      	beq.n	800f644 <mount_volume+0x3d4>
 800f638:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f63a:	789b      	ldrb	r3, [r3, #2]
 800f63c:	2b02      	cmp	r3, #2
 800f63e:	d001      	beq.n	800f644 <mount_volume+0x3d4>
 800f640:	230d      	movs	r3, #13
 800f642:	e147      	b.n	800f8d4 <mount_volume+0x664>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f646:	789b      	ldrb	r3, [r3, #2]
 800f648:	461a      	mov	r2, r3
 800f64a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f64c:	fb02 f303 	mul.w	r3, r2, r3
 800f650:	663b      	str	r3, [r7, #96]	; 0x60

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f652:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f654:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800f658:	b29a      	uxth	r2, r3
 800f65a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f65c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f65e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f660:	895b      	ldrh	r3, [r3, #10]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d008      	beq.n	800f678 <mount_volume+0x408>
 800f666:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f668:	895b      	ldrh	r3, [r3, #10]
 800f66a:	461a      	mov	r2, r3
 800f66c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f66e:	895b      	ldrh	r3, [r3, #10]
 800f670:	3b01      	subs	r3, #1
 800f672:	4013      	ands	r3, r2
 800f674:	2b00      	cmp	r3, #0
 800f676:	d001      	beq.n	800f67c <mount_volume+0x40c>
 800f678:	230d      	movs	r3, #13
 800f67a:	e12b      	b.n	800f8d4 <mount_volume+0x664>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f67c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f67e:	333c      	adds	r3, #60	; 0x3c
 800f680:	3311      	adds	r3, #17
 800f682:	4618      	mov	r0, r3
 800f684:	f7fc fcba 	bl	800bffc <ld_word>
 800f688:	4603      	mov	r3, r0
 800f68a:	461a      	mov	r2, r3
 800f68c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f68e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f692:	891b      	ldrh	r3, [r3, #8]
 800f694:	f003 030f 	and.w	r3, r3, #15
 800f698:	b29b      	uxth	r3, r3
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d001      	beq.n	800f6a2 <mount_volume+0x432>
 800f69e:	230d      	movs	r3, #13
 800f6a0:	e118      	b.n	800f8d4 <mount_volume+0x664>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f6a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6a4:	333c      	adds	r3, #60	; 0x3c
 800f6a6:	3313      	adds	r3, #19
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	f7fc fca7 	bl	800bffc <ld_word>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	667b      	str	r3, [r7, #100]	; 0x64
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f6b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d106      	bne.n	800f6c6 <mount_volume+0x456>
 800f6b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6ba:	333c      	adds	r3, #60	; 0x3c
 800f6bc:	3320      	adds	r3, #32
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fc fcb4 	bl	800c02c <ld_dword>
 800f6c4:	6678      	str	r0, [r7, #100]	; 0x64

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f6c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6c8:	333c      	adds	r3, #60	; 0x3c
 800f6ca:	330e      	adds	r3, #14
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	f7fc fc95 	bl	800bffc <ld_word>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	877b      	strh	r3, [r7, #58]	; 0x3a
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f6d6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d101      	bne.n	800f6e0 <mount_volume+0x470>
 800f6dc:	230d      	movs	r3, #13
 800f6de:	e0f9      	b.n	800f8d4 <mount_volume+0x664>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f6e0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f6e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f6e4:	4413      	add	r3, r2
 800f6e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6e8:	8912      	ldrh	r2, [r2, #8]
 800f6ea:	0912      	lsrs	r2, r2, #4
 800f6ec:	b292      	uxth	r2, r2
 800f6ee:	4413      	add	r3, r2
 800f6f0:	637b      	str	r3, [r7, #52]	; 0x34
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f6f2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f6f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6f6:	429a      	cmp	r2, r3
 800f6f8:	d201      	bcs.n	800f6fe <mount_volume+0x48e>
 800f6fa:	230d      	movs	r3, #13
 800f6fc:	e0ea      	b.n	800f8d4 <mount_volume+0x664>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f6fe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f700:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f702:	1ad3      	subs	r3, r2, r3
 800f704:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f706:	8952      	ldrh	r2, [r2, #10]
 800f708:	fbb3 f3f2 	udiv	r3, r3, r2
 800f70c:	633b      	str	r3, [r7, #48]	; 0x30
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f70e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f710:	2b00      	cmp	r3, #0
 800f712:	d101      	bne.n	800f718 <mount_volume+0x4a8>
 800f714:	230d      	movs	r3, #13
 800f716:	e0dd      	b.n	800f8d4 <mount_volume+0x664>
		fmt = 0;
 800f718:	2300      	movs	r3, #0
 800f71a:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800f71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f71e:	4a70      	ldr	r2, [pc, #448]	; (800f8e0 <mount_volume+0x670>)
 800f720:	4293      	cmp	r3, r2
 800f722:	d801      	bhi.n	800f728 <mount_volume+0x4b8>
 800f724:	2303      	movs	r3, #3
 800f726:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f72a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800f72e:	4293      	cmp	r3, r2
 800f730:	d801      	bhi.n	800f736 <mount_volume+0x4c6>
 800f732:	2302      	movs	r3, #2
 800f734:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f738:	f640 72f5 	movw	r2, #4085	; 0xff5
 800f73c:	4293      	cmp	r3, r2
 800f73e:	d801      	bhi.n	800f744 <mount_volume+0x4d4>
 800f740:	2301      	movs	r3, #1
 800f742:	65bb      	str	r3, [r7, #88]	; 0x58
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800f744:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f746:	2b00      	cmp	r3, #0
 800f748:	d101      	bne.n	800f74e <mount_volume+0x4de>
 800f74a:	230d      	movs	r3, #13
 800f74c:	e0c2      	b.n	800f8d4 <mount_volume+0x664>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f750:	1c9a      	adds	r2, r3, #2
 800f752:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f754:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800f756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f758:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f75a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f75c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800f75e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f760:	441a      	add	r2, r3
 800f762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f764:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800f766:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f76a:	441a      	add	r2, r3
 800f76c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f76e:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800f770:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f772:	2b03      	cmp	r3, #3
 800f774:	d11e      	bne.n	800f7b4 <mount_volume+0x544>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f776:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f778:	333c      	adds	r3, #60	; 0x3c
 800f77a:	332a      	adds	r3, #42	; 0x2a
 800f77c:	4618      	mov	r0, r3
 800f77e:	f7fc fc3d 	bl	800bffc <ld_word>
 800f782:	4603      	mov	r3, r0
 800f784:	2b00      	cmp	r3, #0
 800f786:	d001      	beq.n	800f78c <mount_volume+0x51c>
 800f788:	230d      	movs	r3, #13
 800f78a:	e0a3      	b.n	800f8d4 <mount_volume+0x664>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f78c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f78e:	891b      	ldrh	r3, [r3, #8]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d001      	beq.n	800f798 <mount_volume+0x528>
 800f794:	230d      	movs	r3, #13
 800f796:	e09d      	b.n	800f8d4 <mount_volume+0x664>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f79a:	333c      	adds	r3, #60	; 0x3c
 800f79c:	332c      	adds	r3, #44	; 0x2c
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7fc fc44 	bl	800c02c <ld_dword>
 800f7a4:	4602      	mov	r2, r0
 800f7a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7a8:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f7aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7ac:	69db      	ldr	r3, [r3, #28]
 800f7ae:	009b      	lsls	r3, r3, #2
 800f7b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f7b2:	e01e      	b.n	800f7f2 <mount_volume+0x582>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800f7b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7b6:	891b      	ldrh	r3, [r3, #8]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d101      	bne.n	800f7c0 <mount_volume+0x550>
 800f7bc:	230d      	movs	r3, #13
 800f7be:	e089      	b.n	800f8d4 <mount_volume+0x664>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f7c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f7c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f7c6:	441a      	add	r2, r3
 800f7c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7ca:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f7cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f7ce:	2b02      	cmp	r3, #2
 800f7d0:	d103      	bne.n	800f7da <mount_volume+0x56a>
 800f7d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7d4:	69db      	ldr	r3, [r3, #28]
 800f7d6:	005b      	lsls	r3, r3, #1
 800f7d8:	e00a      	b.n	800f7f0 <mount_volume+0x580>
 800f7da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7dc:	69da      	ldr	r2, [r3, #28]
 800f7de:	4613      	mov	r3, r2
 800f7e0:	005b      	lsls	r3, r3, #1
 800f7e2:	4413      	add	r3, r2
 800f7e4:	085a      	lsrs	r2, r3, #1
 800f7e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7e8:	69db      	ldr	r3, [r3, #28]
 800f7ea:	f003 0301 	and.w	r3, r3, #1
 800f7ee:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f7f0:	65fb      	str	r3, [r7, #92]	; 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f7f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7f4:	6a1a      	ldr	r2, [r3, #32]
 800f7f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f7f8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800f7fc:	0a5b      	lsrs	r3, r3, #9
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d201      	bcs.n	800f806 <mount_volume+0x596>
 800f802:	230d      	movs	r3, #13
 800f804:	e066      	b.n	800f8d4 <mount_volume+0x664>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f806:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f808:	f04f 32ff 	mov.w	r2, #4294967295
 800f80c:	619a      	str	r2, [r3, #24]
 800f80e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f810:	699a      	ldr	r2, [r3, #24]
 800f812:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f814:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800f816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f818:	2280      	movs	r2, #128	; 0x80
 800f81a:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800f81c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f81e:	2b03      	cmp	r3, #3
 800f820:	d149      	bne.n	800f8b6 <mount_volume+0x646>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f824:	333c      	adds	r3, #60	; 0x3c
 800f826:	3330      	adds	r3, #48	; 0x30
 800f828:	4618      	mov	r0, r3
 800f82a:	f7fc fbe7 	bl	800bffc <ld_word>
 800f82e:	4603      	mov	r3, r0
 800f830:	2b01      	cmp	r3, #1
 800f832:	d140      	bne.n	800f8b6 <mount_volume+0x646>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f836:	3301      	adds	r3, #1
 800f838:	4619      	mov	r1, r3
 800f83a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f83c:	f7fc fec6 	bl	800c5cc <move_window>
 800f840:	4603      	mov	r3, r0
 800f842:	2b00      	cmp	r3, #0
 800f844:	d137      	bne.n	800f8b6 <mount_volume+0x646>
		{
			fs->fsi_flag = 0;
 800f846:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f848:	2200      	movs	r2, #0
 800f84a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 800f84c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f84e:	333c      	adds	r3, #60	; 0x3c
 800f850:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f854:	4618      	mov	r0, r3
 800f856:	f7fc fbd1 	bl	800bffc <ld_word>
 800f85a:	4603      	mov	r3, r0
 800f85c:	461a      	mov	r2, r3
 800f85e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f862:	429a      	cmp	r2, r3
 800f864:	d127      	bne.n	800f8b6 <mount_volume+0x646>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f866:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f868:	333c      	adds	r3, #60	; 0x3c
 800f86a:	4618      	mov	r0, r3
 800f86c:	f7fc fbde 	bl	800c02c <ld_dword>
 800f870:	4603      	mov	r3, r0
 800f872:	4a1c      	ldr	r2, [pc, #112]	; (800f8e4 <mount_volume+0x674>)
 800f874:	4293      	cmp	r3, r2
 800f876:	d11e      	bne.n	800f8b6 <mount_volume+0x646>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f87a:	333c      	adds	r3, #60	; 0x3c
 800f87c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f880:	4618      	mov	r0, r3
 800f882:	f7fc fbd3 	bl	800c02c <ld_dword>
 800f886:	4603      	mov	r3, r0
 800f888:	4a17      	ldr	r2, [pc, #92]	; (800f8e8 <mount_volume+0x678>)
 800f88a:	4293      	cmp	r3, r2
 800f88c:	d113      	bne.n	800f8b6 <mount_volume+0x646>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f88e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f890:	333c      	adds	r3, #60	; 0x3c
 800f892:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800f896:	4618      	mov	r0, r3
 800f898:	f7fc fbc8 	bl	800c02c <ld_dword>
 800f89c:	4602      	mov	r2, r0
 800f89e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8a0:	619a      	str	r2, [r3, #24]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f8a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8a4:	333c      	adds	r3, #60	; 0x3c
 800f8a6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f7fc fbbe 	bl	800c02c <ld_dword>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8b4:	615a      	str	r2, [r3, #20]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type */
 800f8b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f8b8:	b2da      	uxtb	r2, r3
 800f8ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8bc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800f8be:	4b0b      	ldr	r3, [pc, #44]	; (800f8ec <mount_volume+0x67c>)
 800f8c0:	881b      	ldrh	r3, [r3, #0]
 800f8c2:	3301      	adds	r3, #1
 800f8c4:	b29a      	uxth	r2, r3
 800f8c6:	4b09      	ldr	r3, [pc, #36]	; (800f8ec <mount_volume+0x67c>)
 800f8c8:	801a      	strh	r2, [r3, #0]
 800f8ca:	4b08      	ldr	r3, [pc, #32]	; (800f8ec <mount_volume+0x67c>)
 800f8cc:	881a      	ldrh	r2, [r3, #0]
 800f8ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8d0:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 800f8d2:	2300      	movs	r3, #0
}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	3768      	adds	r7, #104	; 0x68
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f8de:	bf00      	nop
 800f8e0:	0ffffff5 	.word	0x0ffffff5
 800f8e4:	41615252 	.word	0x41615252
 800f8e8:	61417272 	.word	0x61417272
 800f8ec:	200008a4 	.word	0x200008a4

0800f8f0 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR object, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b084      	sub	sp, #16
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
 800f8f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f8fa:	2309      	movs	r3, #9
 800f8fc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d01c      	beq.n	800f93e <validate+0x4e>
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d018      	beq.n	800f93e <validate+0x4e>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	781b      	ldrb	r3, [r3, #0]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d013      	beq.n	800f93e <validate+0x4e>
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	889a      	ldrh	r2, [r3, #4]
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	88db      	ldrh	r3, [r3, #6]
 800f920:	429a      	cmp	r2, r3
 800f922:	d10c      	bne.n	800f93e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	785b      	ldrb	r3, [r3, #1]
 800f92a:	4618      	mov	r0, r3
 800f92c:	f7fc fad6 	bl	800bedc <disk_status>
 800f930:	4603      	mov	r3, r0
 800f932:	f003 0301 	and.w	r3, r3, #1
 800f936:	2b00      	cmp	r3, #0
 800f938:	d101      	bne.n	800f93e <validate+0x4e>
			ENTER_FF(obj->fs);  //FATFS,,
			res = FR_OK;
 800f93a:	2300      	movs	r3, #0
 800f93c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f93e:	7bfb      	ldrb	r3, [r7, #15]
 800f940:	2b00      	cmp	r3, #0
 800f942:	d102      	bne.n	800f94a <validate+0x5a>
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	e000      	b.n	800f94c <validate+0x5c>
 800f94a:	2300      	movs	r3, #0
 800f94c:	683a      	ldr	r2, [r7, #0]
 800f94e:	6013      	str	r3, [r2, #0]
	return res;
 800f950:	7bfb      	ldrb	r3, [r7, #15]
}
 800f952:	4618      	mov	r0, r3
 800f954:	3710      	adds	r7, #16
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}
	...

0800f95c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b088      	sub	sp, #32
 800f960:	af00      	add	r7, sp, #0
 800f962:	60f8      	str	r0, [r7, #12]
 800f964:	60b9      	str	r1, [r7, #8]
 800f966:	4613      	mov	r3, r2
 800f968:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800f96e:	f107 0310 	add.w	r3, r7, #16
 800f972:	4618      	mov	r0, r3
 800f974:	f7ff fb1f 	bl	800efb6 <get_ldnumber>
 800f978:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800f97a:	69fb      	ldr	r3, [r7, #28]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	da01      	bge.n	800f984 <f_mount+0x28>
 800f980:	230b      	movs	r3, #11
 800f982:	e025      	b.n	800f9d0 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800f984:	4a14      	ldr	r2, [pc, #80]	; (800f9d8 <f_mount+0x7c>)
 800f986:	69fb      	ldr	r3, [r7, #28]
 800f988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f98c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d002      	beq.n	800f99a <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800f994:	69bb      	ldr	r3, [r7, #24]
 800f996:	2200      	movs	r2, #0
 800f998:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d002      	beq.n	800f9a6 <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800f9a6:	68fa      	ldr	r2, [r7, #12]
 800f9a8:	490b      	ldr	r1, [pc, #44]	; (800f9d8 <f_mount+0x7c>)
 800f9aa:	69fb      	ldr	r3, [r7, #28]
 800f9ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 800f9b0:	79fb      	ldrb	r3, [r7, #7]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d101      	bne.n	800f9ba <f_mount+0x5e>
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	e00a      	b.n	800f9d0 <f_mount+0x74>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 800f9ba:	f107 010c 	add.w	r1, r7, #12
 800f9be:	f107 0308 	add.w	r3, r7, #8
 800f9c2:	2200      	movs	r2, #0
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f7ff fc53 	bl	800f270 <mount_volume>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800f9ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	3720      	adds	r7, #32
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd80      	pop	{r7, pc}
 800f9d8:	200008a0 	.word	0x200008a0

0800f9dc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800f9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e0:	b0a9      	sub	sp, #164	; 0xa4
 800f9e2:	af00      	add	r7, sp, #0
 800f9e4:	61f8      	str	r0, [r7, #28]
 800f9e6:	61b9      	str	r1, [r7, #24]
 800f9e8:	4613      	mov	r3, r2
 800f9ea:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f9ec:	69fb      	ldr	r3, [r7, #28]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d101      	bne.n	800f9f6 <f_open+0x1a>
 800f9f2:	2309      	movs	r3, #9
 800f9f4:	e24b      	b.n	800fe8e <f_open+0x4b2>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800f9f6:	7dfb      	ldrb	r3, [r7, #23]
 800f9f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f9fc:	75fb      	strb	r3, [r7, #23]
	res = mount_volume(&path, &fs, mode);
 800f9fe:	7dfa      	ldrb	r2, [r7, #23]
 800fa00:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800fa04:	f107 0318 	add.w	r3, r7, #24
 800fa08:	4618      	mov	r0, r3
 800fa0a:	f7ff fc31 	bl	800f270 <mount_volume>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	if (res == FR_OK) {
 800fa14:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	f040 822f 	bne.w	800fe7c <f_open+0x4a0>
		dj.obj.fs = fs;
 800fa1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa20:	62bb      	str	r3, [r7, #40]	; 0x28
		INIT_NAMBUF(fs);
 800fa22:	f44f 608c 	mov.w	r0, #1120	; 0x460
 800fa26:	f000 fff4 	bl	8010a12 <ff_memalloc>
 800fa2a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 800fa2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d101      	bne.n	800fa3a <f_open+0x5e>
 800fa36:	2311      	movs	r3, #17
 800fa38:	e229      	b.n	800fe8e <f_open+0x4b2>
 800fa3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa3c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800fa40:	60da      	str	r2, [r3, #12]
 800fa42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa44:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800fa48:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800fa4c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800fa4e:	69ba      	ldr	r2, [r7, #24]
 800fa50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fa54:	4611      	mov	r1, r2
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7ff fa1e 	bl	800ee98 <follow_path>
 800fa5c:	4603      	mov	r3, r0
 800fa5e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800fa62:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d107      	bne.n	800fa7a <f_open+0x9e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fa6a:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800fa6e:	b25b      	sxtb	r3, r3
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	da02      	bge.n	800fa7a <f_open+0x9e>
				res = FR_INVALID_NAME;
 800fa74:	2306      	movs	r3, #6
 800fa76:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);		/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fa7a:	7dfb      	ldrb	r3, [r7, #23]
 800fa7c:	f003 031c 	and.w	r3, r3, #28
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	f000 80d8 	beq.w	800fc36 <f_open+0x25a>
			if (res != FR_OK) {					/* No file, create new */
 800fa86:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d010      	beq.n	800fab0 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fa8e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fa92:	2b04      	cmp	r3, #4
 800fa94:	d107      	bne.n	800faa6 <f_open+0xca>
#if FF_FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 800fa96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	f7fe fcb2 	bl	800e404 <dir_register>
 800faa0:	4603      	mov	r3, r0
 800faa2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800faa6:	7dfb      	ldrb	r3, [r7, #23]
 800faa8:	f043 0308 	orr.w	r3, r3, #8
 800faac:	75fb      	strb	r3, [r7, #23]
 800faae:	e011      	b.n	800fad4 <f_open+0xf8>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fab0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800fab4:	f003 0311 	and.w	r3, r3, #17
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d003      	beq.n	800fac4 <f_open+0xe8>
					res = FR_DENIED;
 800fabc:	2307      	movs	r3, #7
 800fabe:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800fac2:	e007      	b.n	800fad4 <f_open+0xf8>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fac4:	7dfb      	ldrb	r3, [r7, #23]
 800fac6:	f003 0304 	and.w	r3, r3, #4
 800faca:	2b00      	cmp	r3, #0
 800facc:	d002      	beq.n	800fad4 <f_open+0xf8>
 800face:	2308      	movs	r3, #8
 800fad0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800fad4:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f040 80c8 	bne.w	800fc6e <f_open+0x292>
 800fade:	7dfb      	ldrb	r3, [r7, #23]
 800fae0:	f003 0308 	and.w	r3, r3, #8
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	f000 80c2 	beq.w	800fc6e <f_open+0x292>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800faea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faec:	781b      	ldrb	r3, [r3, #0]
 800faee:	2b04      	cmp	r3, #4
 800faf0:	d14e      	bne.n	800fb90 <f_open+0x1b4>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800faf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800faf4:	69fb      	ldr	r3, [r7, #28]
 800faf6:	601a      	str	r2, [r3, #0]
					init_alloc_info(fs, &fp->obj);
 800faf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fafa:	69fa      	ldr	r2, [r7, #28]
 800fafc:	4611      	mov	r1, r2
 800fafe:	4618      	mov	r0, r3
 800fb00:	f7fe f964 	bl	800ddcc <init_alloc_info>
					/* Set directory entry block initial state */
					memset(fs->dirbuf + 2, 0, 30);	/* Clear 85 entry except for NumSec */
 800fb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb06:	691b      	ldr	r3, [r3, #16]
 800fb08:	3302      	adds	r3, #2
 800fb0a:	221e      	movs	r2, #30
 800fb0c:	2100      	movs	r1, #0
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f007 fc20 	bl	8017354 <memset>
					memset(fs->dirbuf + 38, 0, 26);	/* Clear C0 entry except for NumName and NameHash */
 800fb14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb16:	691b      	ldr	r3, [r3, #16]
 800fb18:	3326      	adds	r3, #38	; 0x26
 800fb1a:	221a      	movs	r2, #26
 800fb1c:	2100      	movs	r1, #0
 800fb1e:	4618      	mov	r0, r3
 800fb20:	f007 fc18 	bl	8017354 <memset>
					fs->dirbuf[XDIR_Attr] = AM_ARC;
 800fb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb26:	691b      	ldr	r3, [r3, #16]
 800fb28:	3304      	adds	r3, #4
 800fb2a:	2220      	movs	r2, #32
 800fb2c:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_CrtTime, GET_FATTIME());
 800fb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb30:	691b      	ldr	r3, [r3, #16]
 800fb32:	f103 0408 	add.w	r4, r3, #8
 800fb36:	f000 ff40 	bl	80109ba <get_fattime>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	4619      	mov	r1, r3
 800fb3e:	4620      	mov	r0, r4
 800fb40:	f7fc fb8d 	bl	800c25e <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800fb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb46:	691b      	ldr	r3, [r3, #16]
 800fb48:	3321      	adds	r3, #33	; 0x21
 800fb4a:	2201      	movs	r2, #1
 800fb4c:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800fb4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fb52:	4618      	mov	r0, r3
 800fb54:	f7fe f99c 	bl	800de90 <store_xdir>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					if (res == FR_OK && fp->obj.sclust != 0) {	/* Remove the cluster chain if exist */
 800fb5e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	f040 8083 	bne.w	800fc6e <f_open+0x292>
 800fb68:	69fb      	ldr	r3, [r7, #28]
 800fb6a:	689b      	ldr	r3, [r3, #8]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d07e      	beq.n	800fc6e <f_open+0x292>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800fb70:	69f8      	ldr	r0, [r7, #28]
 800fb72:	69fb      	ldr	r3, [r7, #28]
 800fb74:	689b      	ldr	r3, [r3, #8]
 800fb76:	2200      	movs	r2, #0
 800fb78:	4619      	mov	r1, r3
 800fb7a:	f7fd f93f 	bl	800cdfc <remove_chain>
 800fb7e:	4603      	mov	r3, r0
 800fb80:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800fb84:	69fb      	ldr	r3, [r7, #28]
 800fb86:	689a      	ldr	r2, [r3, #8]
 800fb88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb8a:	3a01      	subs	r2, #1
 800fb8c:	615a      	str	r2, [r3, #20]
 800fb8e:	e06e      	b.n	800fc6e <f_open+0x292>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 800fb90:	f000 ff13 	bl	80109ba <get_fattime>
 800fb94:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
					st_dword(dj.dir + DIR_CrtTime, tm);
 800fb98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fb9a:	330e      	adds	r3, #14
 800fb9c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800fba0:	4618      	mov	r0, r3
 800fba2:	f7fc fb5c 	bl	800c25e <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 800fba6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fba8:	3316      	adds	r3, #22
 800fbaa:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800fbae:	4618      	mov	r0, r3
 800fbb0:	f7fc fb55 	bl	800c25e <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800fbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fbb8:	4611      	mov	r1, r2
 800fbba:	4618      	mov	r0, r3
 800fbbc:	f7fd fd95 	bl	800d6ea <ld_clust>
 800fbc0:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fbc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fbc6:	330b      	adds	r3, #11
 800fbc8:	2220      	movs	r2, #32
 800fbca:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbce:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7fd fda8 	bl	800d728 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fbd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fbda:	331c      	adds	r3, #28
 800fbdc:	2100      	movs	r1, #0
 800fbde:	4618      	mov	r0, r3
 800fbe0:	f7fc fb3d 	bl	800c25e <st_dword>
					fs->wflag = 1;
 800fbe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbe6:	2201      	movs	r2, #1
 800fbe8:	70da      	strb	r2, [r3, #3]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800fbea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d03d      	beq.n	800fc6e <f_open+0x292>
						sc = fs->winsect;
 800fbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbf6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
						res = remove_chain(&dj.obj, cl, 0);
 800fbfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fbfe:	2200      	movs	r2, #0
 800fc00:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800fc04:	4618      	mov	r0, r3
 800fc06:	f7fd f8f9 	bl	800cdfc <remove_chain>
 800fc0a:	4603      	mov	r3, r0
 800fc0c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						if (res == FR_OK) {
 800fc10:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d12a      	bne.n	800fc6e <f_open+0x292>
							res = move_window(fs, sc);
 800fc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc1a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f7fc fcd4 	bl	800c5cc <move_window>
 800fc24:	4603      	mov	r3, r0
 800fc26:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fc2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800fc30:	3a01      	subs	r2, #1
 800fc32:	615a      	str	r2, [r3, #20]
 800fc34:	e01b      	b.n	800fc6e <f_open+0x292>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800fc36:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d117      	bne.n	800fc6e <f_open+0x292>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 800fc3e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800fc42:	f003 0310 	and.w	r3, r3, #16
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d003      	beq.n	800fc52 <f_open+0x276>
					res = FR_NO_FILE;
 800fc4a:	2304      	movs	r3, #4
 800fc4c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800fc50:	e00d      	b.n	800fc6e <f_open+0x292>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800fc52:	7dfb      	ldrb	r3, [r7, #23]
 800fc54:	f003 0302 	and.w	r3, r3, #2
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d008      	beq.n	800fc6e <f_open+0x292>
 800fc5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800fc60:	f003 0301 	and.w	r3, r3, #1
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d002      	beq.n	800fc6e <f_open+0x292>
						res = FR_DENIED;
 800fc68:	2307      	movs	r3, #7
 800fc6a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 800fc6e:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d10f      	bne.n	800fc96 <f_open+0x2ba>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800fc76:	7dfb      	ldrb	r3, [r7, #23]
 800fc78:	f003 0308 	and.w	r3, r3, #8
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d003      	beq.n	800fc88 <f_open+0x2ac>
 800fc80:	7dfb      	ldrb	r3, [r7, #23]
 800fc82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc86:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fc88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fc8c:	69fb      	ldr	r3, [r7, #28]
 800fc8e:	649a      	str	r2, [r3, #72]	; 0x48
			fp->dir_ptr = dj.dir;
 800fc90:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fc92:	69fb      	ldr	r3, [r7, #28]
 800fc94:	64da      	str	r2, [r3, #76]	; 0x4c
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fc96:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	f040 80ea 	bne.w	800fe74 <f_open+0x498>
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800fca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fca2:	781b      	ldrb	r3, [r3, #0]
 800fca4:	2b04      	cmp	r3, #4
 800fca6:	d116      	bne.n	800fcd6 <f_open+0x2fa>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800fca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fcaa:	69fb      	ldr	r3, [r7, #28]
 800fcac:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800fcae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800fcb2:	4613      	mov	r3, r2
 800fcb4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800fcb8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800fcbc:	431a      	orrs	r2, r3
 800fcbe:	69fb      	ldr	r3, [r7, #28]
 800fcc0:	625a      	str	r2, [r3, #36]	; 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800fcc2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800fcc4:	69fb      	ldr	r3, [r7, #28]
 800fcc6:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &fp->obj);
 800fcc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcca:	69fa      	ldr	r2, [r7, #28]
 800fccc:	4611      	mov	r1, r2
 800fcce:	4618      	mov	r0, r3
 800fcd0:	f7fe f87c 	bl	800ddcc <init_alloc_info>
 800fcd4:	e016      	b.n	800fd04 <f_open+0x328>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fcd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fcd8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fcda:	4611      	mov	r1, r2
 800fcdc:	4618      	mov	r0, r3
 800fcde:	f7fd fd04 	bl	800d6ea <ld_clust>
 800fce2:	4602      	mov	r2, r0
 800fce4:	69fb      	ldr	r3, [r7, #28]
 800fce6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fce8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fcea:	331c      	adds	r3, #28
 800fcec:	4618      	mov	r0, r3
 800fcee:	f7fc f99d 	bl	800c02c <ld_dword>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	60bb      	str	r3, [r7, #8]
 800fcf8:	60fa      	str	r2, [r7, #12]
 800fcfa:	69fb      	ldr	r3, [r7, #28]
 800fcfc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800fd00:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
 800fd04:	69fb      	ldr	r3, [r7, #28]
 800fd06:	2200      	movs	r2, #0
 800fd08:	651a      	str	r2, [r3, #80]	; 0x50
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 800fd0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd0c:	69fb      	ldr	r3, [r7, #28]
 800fd0e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd12:	88da      	ldrh	r2, [r3, #6]
 800fd14:	69fb      	ldr	r3, [r7, #28]
 800fd16:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 800fd18:	69fb      	ldr	r3, [r7, #28]
 800fd1a:	7dfa      	ldrb	r2, [r7, #23]
 800fd1c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			fp->err = 0;		/* Clear error flag */
 800fd20:	69fb      	ldr	r3, [r7, #28]
 800fd22:	2200      	movs	r2, #0
 800fd24:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			fp->sect = 0;		/* Invalidate current data sector */
 800fd28:	69fb      	ldr	r3, [r7, #28]
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	645a      	str	r2, [r3, #68]	; 0x44
			fp->fptr = 0;		/* Set file pointer top of the file */
 800fd2e:	69f9      	ldr	r1, [r7, #28]
 800fd30:	f04f 0200 	mov.w	r2, #0
 800fd34:	f04f 0300 	mov.w	r3, #0
 800fd38:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800fd3c:	69fb      	ldr	r3, [r7, #28]
 800fd3e:	3354      	adds	r3, #84	; 0x54
 800fd40:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fd44:	2100      	movs	r1, #0
 800fd46:	4618      	mov	r0, r3
 800fd48:	f007 fb04 	bl	8017354 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fd4c:	7dfb      	ldrb	r3, [r7, #23]
 800fd4e:	f003 0320 	and.w	r3, r3, #32
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	f000 808e 	beq.w	800fe74 <f_open+0x498>
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800fd5e:	4313      	orrs	r3, r2
 800fd60:	f000 8088 	beq.w	800fe74 <f_open+0x498>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800fd6a:	69f9      	ldr	r1, [r7, #28]
 800fd6c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800fd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd72:	895b      	ldrh	r3, [r3, #10]
 800fd74:	025b      	lsls	r3, r3, #9
 800fd76:	67fb      	str	r3, [r7, #124]	; 0x7c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800fd78:	69fb      	ldr	r3, [r7, #28]
 800fd7a:	689b      	ldr	r3, [r3, #8]
 800fd7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fd80:	69fb      	ldr	r3, [r7, #28]
 800fd82:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800fd86:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 800fd8a:	e025      	b.n	800fdd8 <f_open+0x3fc>
					clst = get_fat(&fp->obj, clst);
 800fd8c:	69fb      	ldr	r3, [r7, #28]
 800fd8e:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fc fcd6 	bl	800c744 <get_fat>
 800fd98:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
					if (clst <= 1) res = FR_INT_ERR;
 800fd9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800fda0:	2b01      	cmp	r3, #1
 800fda2:	d802      	bhi.n	800fdaa <f_open+0x3ce>
 800fda4:	2302      	movs	r3, #2
 800fda6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fdaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800fdae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdb2:	d102      	bne.n	800fdba <f_open+0x3de>
 800fdb4:	2301      	movs	r3, #1
 800fdb6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fdba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	461d      	mov	r5, r3
 800fdc0:	4616      	mov	r6, r2
 800fdc2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800fdc6:	1b51      	subs	r1, r2, r5
 800fdc8:	6039      	str	r1, [r7, #0]
 800fdca:	eb63 0306 	sbc.w	r3, r3, r6
 800fdce:	607b      	str	r3, [r7, #4]
 800fdd0:	e9d7 3400 	ldrd	r3, r4, [r7]
 800fdd4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 800fdd8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d109      	bne.n	800fdf4 <f_open+0x418>
 800fde0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fde2:	2200      	movs	r2, #0
 800fde4:	469a      	mov	sl, r3
 800fde6:	4693      	mov	fp, r2
 800fde8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800fdec:	4592      	cmp	sl, r2
 800fdee:	eb7b 0303 	sbcs.w	r3, fp, r3
 800fdf2:	d3cb      	bcc.n	800fd8c <f_open+0x3b0>
				}
				fp->clust = clst;
 800fdf4:	69fb      	ldr	r3, [r7, #28]
 800fdf6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800fdfa:	641a      	str	r2, [r3, #64]	; 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fdfc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d137      	bne.n	800fe74 <f_open+0x498>
 800fe04:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800fe08:	f3c2 0808 	ubfx	r8, r2, #0, #9
 800fe0c:	f04f 0900 	mov.w	r9, #0
 800fe10:	ea58 0309 	orrs.w	r3, r8, r9
 800fe14:	d02e      	beq.n	800fe74 <f_open+0x498>
					sc = clst2sect(fs, clst);
 800fe16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe18:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f7fc fc71 	bl	800c704 <clst2sect>
 800fe22:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
					if (sc == 0) {
 800fe26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d103      	bne.n	800fe36 <f_open+0x45a>
						res = FR_INT_ERR;
 800fe2e:	2302      	movs	r3, #2
 800fe30:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800fe34:	e01e      	b.n	800fe74 <f_open+0x498>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fe36:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800fe3a:	f04f 0200 	mov.w	r2, #0
 800fe3e:	f04f 0300 	mov.w	r3, #0
 800fe42:	0a42      	lsrs	r2, r0, #9
 800fe44:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800fe48:	0a4b      	lsrs	r3, r1, #9
 800fe4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fe4e:	441a      	add	r2, r3
 800fe50:	69fb      	ldr	r3, [r7, #28]
 800fe52:	645a      	str	r2, [r3, #68]	; 0x44
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fe54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe56:	7858      	ldrb	r0, [r3, #1]
 800fe58:	69fb      	ldr	r3, [r7, #28]
 800fe5a:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800fe5e:	69fb      	ldr	r3, [r7, #28]
 800fe60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fe62:	2301      	movs	r3, #1
 800fe64:	f7fc f862 	bl	800bf2c <disk_read>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d002      	beq.n	800fe74 <f_open+0x498>
 800fe6e:	2301      	movs	r3, #1
 800fe70:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#endif
			}
#endif
		}

		FREE_NAMBUF();
 800fe74:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800fe78:	f000 fdd7 	bl	8010a2a <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fe7c:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d002      	beq.n	800fe8a <f_open+0x4ae>
 800fe84:	69fb      	ldr	r3, [r7, #28]
 800fe86:	2200      	movs	r2, #0
 800fe88:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fe8a:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	37a4      	adds	r7, #164	; 0xa4
 800fe92:	46bd      	mov	sp, r7
 800fe94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe98 <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800fe98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fe9c:	b08c      	sub	sp, #48	; 0x30
 800fe9e:	af00      	add	r7, sp, #0
 800fea0:	60f8      	str	r0, [r7, #12]
 800fea2:	60b9      	str	r1, [r7, #8]
 800fea4:	607a      	str	r2, [r7, #4]
 800fea6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800feac:	683b      	ldr	r3, [r7, #0]
 800feae:	2200      	movs	r2, #0
 800feb0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	f107 0210 	add.w	r2, r7, #16
 800feb8:	4611      	mov	r1, r2
 800feba:	4618      	mov	r0, r3
 800febc:	f7ff fd18 	bl	800f8f0 <validate>
 800fec0:	4603      	mov	r3, r0
 800fec2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800fec6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d108      	bne.n	800fee0 <f_write+0x48>
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800fed4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800fed8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d002      	beq.n	800fee6 <f_write+0x4e>
 800fee0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fee4:	e187      	b.n	80101f6 <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800feec:	f003 0302 	and.w	r3, r3, #2
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d101      	bne.n	800fef8 <f_write+0x60>
 800fef4:	2307      	movs	r3, #7
 800fef6:	e17e      	b.n	80101f6 <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800fef8:	693b      	ldr	r3, [r7, #16]
 800fefa:	781b      	ldrb	r3, [r3, #0]
 800fefc:	2b04      	cmp	r3, #4
 800fefe:	f000 816a 	beq.w	80101d6 <f_write+0x33e>
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	18d1      	adds	r1, r2, r3
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff12:	4613      	mov	r3, r2
 800ff14:	4299      	cmp	r1, r3
 800ff16:	f080 815e 	bcs.w	80101d6 <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff20:	4613      	mov	r3, r2
 800ff22:	43db      	mvns	r3, r3
 800ff24:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800ff26:	e156      	b.n	80101d6 <f_write+0x33e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff2e:	f3c2 0408 	ubfx	r4, r2, #0, #9
 800ff32:	2500      	movs	r5, #0
 800ff34:	ea54 0305 	orrs.w	r3, r4, r5
 800ff38:	f040 80fb 	bne.w	8010132 <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800ff42:	f04f 0200 	mov.w	r2, #0
 800ff46:	f04f 0300 	mov.w	r3, #0
 800ff4a:	0a42      	lsrs	r2, r0, #9
 800ff4c:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 800ff50:	0a4b      	lsrs	r3, r1, #9
 800ff52:	693b      	ldr	r3, [r7, #16]
 800ff54:	895b      	ldrh	r3, [r3, #10]
 800ff56:	3b01      	subs	r3, #1
 800ff58:	4013      	ands	r3, r2
 800ff5a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ff5c:	69bb      	ldr	r3, [r7, #24]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d146      	bne.n	800fff0 <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff68:	4313      	orrs	r3, r2
 800ff6a:	d10c      	bne.n	800ff86 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	689b      	ldr	r3, [r3, #8]
 800ff70:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ff72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d11a      	bne.n	800ffae <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	2100      	movs	r1, #0
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	f7fd f81f 	bl	800cfc0 <create_chain>
 800ff82:	62b8      	str	r0, [r7, #40]	; 0x28
 800ff84:	e013      	b.n	800ffae <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if FF_USE_FASTSEEK
					if (fp->cltbl) {
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d007      	beq.n	800ff9e <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800ff94:	68f8      	ldr	r0, [r7, #12]
 800ff96:	f7fd f94e 	bl	800d236 <clmt_clust>
 800ff9a:	62b8      	str	r0, [r7, #40]	; 0x28
 800ff9c:	e007      	b.n	800ffae <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ff9e:	68fa      	ldr	r2, [r7, #12]
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffa4:	4619      	mov	r1, r3
 800ffa6:	4610      	mov	r0, r2
 800ffa8:	f7fd f80a 	bl	800cfc0 <create_chain>
 800ffac:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ffae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	f000 8115 	beq.w	80101e0 <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ffb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffb8:	2b01      	cmp	r3, #1
 800ffba:	d105      	bne.n	800ffc8 <f_write+0x130>
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	2202      	movs	r2, #2
 800ffc0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800ffc4:	2302      	movs	r3, #2
 800ffc6:	e116      	b.n	80101f6 <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ffc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ffca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffce:	d105      	bne.n	800ffdc <f_write+0x144>
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800ffd8:	2301      	movs	r3, #1
 800ffda:	e10c      	b.n	80101f6 <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffe0:	641a      	str	r2, [r3, #64]	; 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	689b      	ldr	r3, [r3, #8]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d102      	bne.n	800fff0 <f_write+0x158>
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ffee:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800fff6:	b25b      	sxtb	r3, r3
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	da1b      	bge.n	8010034 <f_write+0x19c>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	7858      	ldrb	r0, [r3, #1]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801000a:	2301      	movs	r3, #1
 801000c:	f7fb ffb5 	bl	800bf7a <disk_write>
 8010010:	4603      	mov	r3, r0
 8010012:	2b00      	cmp	r3, #0
 8010014:	d005      	beq.n	8010022 <f_write+0x18a>
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	2201      	movs	r2, #1
 801001a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 801001e:	2301      	movs	r3, #1
 8010020:	e0e9      	b.n	80101f6 <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801002c:	b2da      	uxtb	r2, r3
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8010034:	693a      	ldr	r2, [r7, #16]
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801003a:	4619      	mov	r1, r3
 801003c:	4610      	mov	r0, r2
 801003e:	f7fc fb61 	bl	800c704 <clst2sect>
 8010042:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d105      	bne.n	8010056 <f_write+0x1be>
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	2202      	movs	r2, #2
 801004e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010052:	2302      	movs	r3, #2
 8010054:	e0cf      	b.n	80101f6 <f_write+0x35e>
			sect += csect;
 8010056:	697a      	ldr	r2, [r7, #20]
 8010058:	69bb      	ldr	r3, [r7, #24]
 801005a:	4413      	add	r3, r2
 801005c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	0a5b      	lsrs	r3, r3, #9
 8010062:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8010064:	6a3b      	ldr	r3, [r7, #32]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d03f      	beq.n	80100ea <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801006a:	69ba      	ldr	r2, [r7, #24]
 801006c:	6a3b      	ldr	r3, [r7, #32]
 801006e:	4413      	add	r3, r2
 8010070:	693a      	ldr	r2, [r7, #16]
 8010072:	8952      	ldrh	r2, [r2, #10]
 8010074:	4293      	cmp	r3, r2
 8010076:	d905      	bls.n	8010084 <f_write+0x1ec>
					cc = fs->csize - csect;
 8010078:	693b      	ldr	r3, [r7, #16]
 801007a:	895b      	ldrh	r3, [r3, #10]
 801007c:	461a      	mov	r2, r3
 801007e:	69bb      	ldr	r3, [r7, #24]
 8010080:	1ad3      	subs	r3, r2, r3
 8010082:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010084:	693b      	ldr	r3, [r7, #16]
 8010086:	7858      	ldrb	r0, [r3, #1]
 8010088:	6a3b      	ldr	r3, [r7, #32]
 801008a:	697a      	ldr	r2, [r7, #20]
 801008c:	69f9      	ldr	r1, [r7, #28]
 801008e:	f7fb ff74 	bl	800bf7a <disk_write>
 8010092:	4603      	mov	r3, r0
 8010094:	2b00      	cmp	r3, #0
 8010096:	d005      	beq.n	80100a4 <f_write+0x20c>
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	2201      	movs	r2, #1
 801009c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80100a0:	2301      	movs	r3, #1
 80100a2:	e0a8      	b.n	80101f6 <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80100a8:	697b      	ldr	r3, [r7, #20]
 80100aa:	1ad3      	subs	r3, r2, r3
 80100ac:	6a3a      	ldr	r2, [r7, #32]
 80100ae:	429a      	cmp	r2, r3
 80100b0:	d917      	bls.n	80100e2 <f_write+0x24a>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	1ad3      	subs	r3, r2, r3
 80100c0:	025b      	lsls	r3, r3, #9
 80100c2:	69fa      	ldr	r2, [r7, #28]
 80100c4:	4413      	add	r3, r2
 80100c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80100ca:	4619      	mov	r1, r3
 80100cc:	f007 f934 	bl	8017338 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80100d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80100da:	b2da      	uxtb	r2, r3
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80100e2:	6a3b      	ldr	r3, [r7, #32]
 80100e4:	025b      	lsls	r3, r3, #9
 80100e6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80100e8:	e04a      	b.n	8010180 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100ee:	697a      	ldr	r2, [r7, #20]
 80100f0:	429a      	cmp	r2, r3
 80100f2:	d01b      	beq.n	801012c <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010100:	4290      	cmp	r0, r2
 8010102:	eb71 0303 	sbcs.w	r3, r1, r3
 8010106:	d211      	bcs.n	801012c <f_write+0x294>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	7858      	ldrb	r0, [r3, #1]
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010112:	2301      	movs	r3, #1
 8010114:	697a      	ldr	r2, [r7, #20]
 8010116:	f7fb ff09 	bl	800bf2c <disk_read>
 801011a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801011c:	2b00      	cmp	r3, #0
 801011e:	d005      	beq.n	801012c <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	2201      	movs	r2, #1
 8010124:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010128:	2301      	movs	r3, #1
 801012a:	e064      	b.n	80101f6 <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	697a      	ldr	r2, [r7, #20]
 8010130:	645a      	str	r2, [r3, #68]	; 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010138:	4613      	mov	r3, r2
 801013a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801013e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010142:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	429a      	cmp	r2, r3
 801014a:	d901      	bls.n	8010150 <f_write+0x2b8>
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801015c:	4613      	mov	r3, r2
 801015e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010162:	440b      	add	r3, r1
 8010164:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010166:	69f9      	ldr	r1, [r7, #28]
 8010168:	4618      	mov	r0, r3
 801016a:	f007 f8e5 	bl	8017338 <memcpy>
		fp->flag |= FA_DIRTY;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010174:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010178:	b2da      	uxtb	r2, r3
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 8010180:	687a      	ldr	r2, [r7, #4]
 8010182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010184:	1ad3      	subs	r3, r2, r3
 8010186:	607b      	str	r3, [r7, #4]
 8010188:	683b      	ldr	r3, [r7, #0]
 801018a:	681a      	ldr	r2, [r3, #0]
 801018c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801018e:	441a      	add	r2, r3
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	601a      	str	r2, [r3, #0]
 8010194:	69fa      	ldr	r2, [r7, #28]
 8010196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010198:	4413      	add	r3, r2
 801019a:	61fb      	str	r3, [r7, #28]
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80101a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80101a4:	2000      	movs	r0, #0
 80101a6:	4688      	mov	r8, r1
 80101a8:	4681      	mov	r9, r0
 80101aa:	eb12 0a08 	adds.w	sl, r2, r8
 80101ae:	eb43 0b09 	adc.w	fp, r3, r9
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	; 0x38
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80101be:	68f9      	ldr	r1, [r7, #12]
 80101c0:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	; 0x38
 80101c4:	4282      	cmp	r2, r0
 80101c6:	eb73 0c01 	sbcs.w	ip, r3, r1
 80101ca:	d201      	bcs.n	80101d0 <f_write+0x338>
 80101cc:	4602      	mov	r2, r0
 80101ce:	460b      	mov	r3, r1
 80101d0:	68f9      	ldr	r1, [r7, #12]
 80101d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	f47f aea5 	bne.w	800ff28 <f_write+0x90>
 80101de:	e000      	b.n	80101e2 <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80101e0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80101e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101ec:	b2da      	uxtb	r2, r3
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	LEAVE_FF(fs, FR_OK);
 80101f4:	2300      	movs	r3, #0
}
 80101f6:	4618      	mov	r0, r3
 80101f8:	3730      	adds	r7, #48	; 0x30
 80101fa:	46bd      	mov	sp, r7
 80101fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010200 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b09c      	sub	sp, #112	; 0x70
 8010204:	af00      	add	r7, sp, #0
 8010206:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 801020e:	4611      	mov	r1, r2
 8010210:	4618      	mov	r0, r3
 8010212:	f7ff fb6d 	bl	800f8f0 <validate>
 8010216:	4603      	mov	r3, r0
 8010218:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if (res == FR_OK) {
 801021c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010220:	2b00      	cmp	r3, #0
 8010222:	f040 8119 	bne.w	8010458 <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801022c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010230:	2b00      	cmp	r3, #0
 8010232:	f000 8111 	beq.w	8010458 <f_sync+0x258>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801023c:	b25b      	sxtb	r3, r3
 801023e:	2b00      	cmp	r3, #0
 8010240:	da17      	bge.n	8010272 <f_sync+0x72>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010244:	7858      	ldrb	r0, [r3, #1]
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f103 0154 	add.w	r1, r3, #84	; 0x54
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010250:	2301      	movs	r3, #1
 8010252:	f7fb fe92 	bl	800bf7a <disk_write>
 8010256:	4603      	mov	r3, r0
 8010258:	2b00      	cmp	r3, #0
 801025a:	d001      	beq.n	8010260 <f_sync+0x60>
 801025c:	2301      	movs	r3, #1
 801025e:	e0fd      	b.n	801045c <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801026a:	b2da      	uxtb	r2, r3
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010272:	f000 fba2 	bl	80109ba <get_fattime>
 8010276:	66b8      	str	r0, [r7, #104]	; 0x68
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8010278:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801027a:	781b      	ldrb	r3, [r3, #0]
 801027c:	2b04      	cmp	r3, #4
 801027e:	f040 80a0 	bne.w	80103c2 <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	4618      	mov	r0, r3
 8010286:	f7fc fd59 	bl	800cd3c <fill_first_frag>
 801028a:	4603      	mov	r3, r0
 801028c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				if (res == FR_OK) {
 8010290:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010294:	2b00      	cmp	r3, #0
 8010296:	d10a      	bne.n	80102ae <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8010298:	6878      	ldr	r0, [r7, #4]
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801029e:	f04f 32ff 	mov.w	r2, #4294967295
 80102a2:	4619      	mov	r1, r3
 80102a4:	f7fc fd79 	bl	800cd9a <fill_last_frag>
 80102a8:	4603      	mov	r3, r0
 80102aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				}
				if (res == FR_OK) {
 80102ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	f040 80d0 	bne.w	8010458 <f_sync+0x258>
					DIR dj;
					DEF_NAMBUF

					INIT_NAMBUF(fs);
 80102b8:	f44f 608c 	mov.w	r0, #1120	; 0x460
 80102bc:	f000 fba9 	bl	8010a12 <ff_memalloc>
 80102c0:	6638      	str	r0, [r7, #96]	; 0x60
 80102c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d101      	bne.n	80102cc <f_sync+0xcc>
 80102c8:	2311      	movs	r3, #17
 80102ca:	e0c7      	b.n	801045c <f_sync+0x25c>
 80102cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80102ce:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80102d0:	60da      	str	r2, [r3, #12]
 80102d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80102d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80102d6:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80102da:	611a      	str	r2, [r3, #16]
					res = load_obj_xdir(&dj, &fp->obj);	/* Load directory entry block */
 80102dc:	687a      	ldr	r2, [r7, #4]
 80102de:	f107 0308 	add.w	r3, r7, #8
 80102e2:	4611      	mov	r1, r2
 80102e4:	4618      	mov	r0, r3
 80102e6:	f7fd fd9a 	bl	800de1e <load_obj_xdir>
 80102ea:	4603      	mov	r3, r0
 80102ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					if (res == FR_OK) {
 80102f0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d160      	bne.n	80103ba <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive attribute to indicate that the file has been changed */
 80102f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80102fa:	691b      	ldr	r3, [r3, #16]
 80102fc:	3304      	adds	r3, #4
 80102fe:	781a      	ldrb	r2, [r3, #0]
 8010300:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010302:	691b      	ldr	r3, [r3, #16]
 8010304:	3304      	adds	r3, #4
 8010306:	f042 0220 	orr.w	r2, r2, #32
 801030a:	b2d2      	uxtb	r2, r2
 801030c:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation information */
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	79da      	ldrb	r2, [r3, #7]
 8010312:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010314:	691b      	ldr	r3, [r3, #16]
 8010316:	3321      	adds	r3, #33	; 0x21
 8010318:	f042 0201 	orr.w	r2, r2, #1
 801031c:	b2d2      	uxtb	r2, r2
 801031e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);		/* Update start cluster */
 8010320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010322:	691b      	ldr	r3, [r3, #16]
 8010324:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	689b      	ldr	r3, [r3, #8]
 801032c:	4619      	mov	r1, r3
 801032e:	4610      	mov	r0, r2
 8010330:	f7fb ff95 	bl	800c25e <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);		/* Update file size */
 8010334:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010336:	691b      	ldr	r3, [r3, #16]
 8010338:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010342:	4608      	mov	r0, r1
 8010344:	f7fb ffb7 	bl	800c2b6 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);	/* (FatFs does not support Valid File Size feature) */
 8010348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801034a:	691b      	ldr	r3, [r3, #16]
 801034c:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010356:	4608      	mov	r0, r1
 8010358:	f7fb ffad 	bl	800c2b6 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 801035c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801035e:	691b      	ldr	r3, [r3, #16]
 8010360:	330c      	adds	r3, #12
 8010362:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010364:	4618      	mov	r0, r3
 8010366:	f7fb ff7a 	bl	800c25e <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 801036a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801036c:	691b      	ldr	r3, [r3, #16]
 801036e:	3315      	adds	r3, #21
 8010370:	2200      	movs	r2, #0
 8010372:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 8010374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010376:	691b      	ldr	r3, [r3, #16]
 8010378:	3310      	adds	r3, #16
 801037a:	2100      	movs	r1, #0
 801037c:	4618      	mov	r0, r3
 801037e:	f7fb ff6e 	bl	800c25e <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 8010382:	f107 0308 	add.w	r3, r7, #8
 8010386:	4618      	mov	r0, r3
 8010388:	f7fd fd82 	bl	800de90 <store_xdir>
 801038c:	4603      	mov	r3, r0
 801038e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
						if (res == FR_OK) {
 8010392:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010396:	2b00      	cmp	r3, #0
 8010398:	d10f      	bne.n	80103ba <f_sync+0x1ba>
							res = sync_fs(fs);
 801039a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801039c:	4618      	mov	r0, r3
 801039e:	f7fc f943 	bl	800c628 <sync_fs>
 80103a2:	4603      	mov	r3, r0
 80103a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80103ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80103b2:	b2da      	uxtb	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
						}
					}
					FREE_NAMBUF();
 80103ba:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80103bc:	f000 fb35 	bl	8010a2a <ff_memfree>
 80103c0:	e04a      	b.n	8010458 <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80103c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80103c8:	4619      	mov	r1, r3
 80103ca:	4610      	mov	r0, r2
 80103cc:	f7fc f8fe 	bl	800c5cc <move_window>
 80103d0:	4603      	mov	r3, r0
 80103d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				if (res == FR_OK) {
 80103d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d13c      	bne.n	8010458 <f_sync+0x258>
					dir = fp->dir_ptr;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80103e2:	667b      	str	r3, [r7, #100]	; 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 80103e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103e6:	330b      	adds	r3, #11
 80103e8:	781a      	ldrb	r2, [r3, #0]
 80103ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103ec:	330b      	adds	r3, #11
 80103ee:	f042 0220 	orr.w	r2, r2, #32
 80103f2:	b2d2      	uxtb	r2, r2
 80103f4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6818      	ldr	r0, [r3, #0]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	689b      	ldr	r3, [r3, #8]
 80103fe:	461a      	mov	r2, r3
 8010400:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8010402:	f7fd f991 	bl	800d728 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010406:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010408:	f103 001c 	add.w	r0, r3, #28
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010412:	4613      	mov	r3, r2
 8010414:	4619      	mov	r1, r3
 8010416:	f7fb ff22 	bl	800c25e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801041a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801041c:	3316      	adds	r3, #22
 801041e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010420:	4618      	mov	r0, r3
 8010422:	f7fb ff1c 	bl	800c25e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010426:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010428:	3312      	adds	r3, #18
 801042a:	2100      	movs	r1, #0
 801042c:	4618      	mov	r0, r3
 801042e:	f7fb fefb 	bl	800c228 <st_word>
					fs->wflag = 1;
 8010432:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010434:	2201      	movs	r2, #1
 8010436:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010438:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801043a:	4618      	mov	r0, r3
 801043c:	f7fc f8f4 	bl	800c628 <sync_fs>
 8010440:	4603      	mov	r3, r0
 8010442:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801044c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010450:	b2da      	uxtb	r2, r3
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010458:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 801045c:	4618      	mov	r0, r3
 801045e:	3770      	adds	r7, #112	; 0x70
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b084      	sub	sp, #16
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801046c:	6878      	ldr	r0, [r7, #4]
 801046e:	f7ff fec7 	bl	8010200 <f_sync>
 8010472:	4603      	mov	r3, r0
 8010474:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010476:	7bfb      	ldrb	r3, [r7, #15]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d110      	bne.n	801049e <f_close+0x3a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f107 0208 	add.w	r2, r7, #8
 8010482:	4611      	mov	r1, r2
 8010484:	4618      	mov	r0, r3
 8010486:	f7ff fa33 	bl	800f8f0 <validate>
 801048a:	4603      	mov	r3, r0
 801048c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801048e:	7bfb      	ldrb	r3, [r7, #15]
 8010490:	2b00      	cmp	r3, #0
 8010492:	d104      	bne.n	801049e <f_close+0x3a>
#if FF_FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2200      	movs	r2, #0
 8010498:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
            LEAVE_FF(fp->obj.fs,res);   //FATFSbug,,OS,,,.
 801049a:	7bfb      	ldrb	r3, [r7, #15]
 801049c:	e000      	b.n	80104a0 <f_close+0x3c>
		}
	}
	return res;
 801049e:	7bfb      	ldrb	r3, [r7, #15]
}
 80104a0:	4618      	mov	r0, r3
 80104a2:	3710      	adds	r7, #16
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bd80      	pop	{r7, pc}

080104a8 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b098      	sub	sp, #96	; 0x60
 80104ac:	af00      	add	r7, sp, #0
 80104ae:	6078      	str	r0, [r7, #4]
 80104b0:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = mount_volume(&path, &dj.obj.fs, 0);
 80104b2:	f107 0108 	add.w	r1, r7, #8
 80104b6:	1d3b      	adds	r3, r7, #4
 80104b8:	2200      	movs	r2, #0
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fe fed8 	bl	800f270 <mount_volume>
 80104c0:	4603      	mov	r3, r0
 80104c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80104c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d134      	bne.n	8010538 <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 80104ce:	f44f 608c 	mov.w	r0, #1120	; 0x460
 80104d2:	f000 fa9e 	bl	8010a12 <ff_memalloc>
 80104d6:	65b8      	str	r0, [r7, #88]	; 0x58
 80104d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d101      	bne.n	80104e2 <f_stat+0x3a>
 80104de:	2311      	movs	r3, #17
 80104e0:	e02c      	b.n	801053c <f_stat+0x94>
 80104e2:	68bb      	ldr	r3, [r7, #8]
 80104e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80104e6:	60da      	str	r2, [r3, #12]
 80104e8:	68bb      	ldr	r3, [r7, #8]
 80104ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80104ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80104f0:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80104f2:	687a      	ldr	r2, [r7, #4]
 80104f4:	f107 0308 	add.w	r3, r7, #8
 80104f8:	4611      	mov	r1, r2
 80104fa:	4618      	mov	r0, r3
 80104fc:	f7fe fccc 	bl	800ee98 <follow_path>
 8010500:	4603      	mov	r3, r0
 8010502:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) {				/* Follow completed */
 8010506:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801050a:	2b00      	cmp	r3, #0
 801050c:	d111      	bne.n	8010532 <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 801050e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010512:	b25b      	sxtb	r3, r3
 8010514:	2b00      	cmp	r3, #0
 8010516:	da03      	bge.n	8010520 <f_stat+0x78>
				res = FR_INVALID_NAME;
 8010518:	2306      	movs	r3, #6
 801051a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801051e:	e008      	b.n	8010532 <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8010520:	683b      	ldr	r3, [r7, #0]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d005      	beq.n	8010532 <f_stat+0x8a>
 8010526:	f107 0308 	add.w	r3, r7, #8
 801052a:	6839      	ldr	r1, [r7, #0]
 801052c:	4618      	mov	r0, r3
 801052e:	f7fe f915 	bl	800e75c <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 8010532:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8010534:	f000 fa79 	bl	8010a2a <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 8010538:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801053c:	4618      	mov	r0, r3
 801053e:	3760      	adds	r7, #96	; 0x60
 8010540:	46bd      	mov	sp, r7
 8010542:	bd80      	pop	{r7, pc}

08010544 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding filesystem object */
)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b09a      	sub	sp, #104	; 0x68
 8010548:	af00      	add	r7, sp, #0
 801054a:	60f8      	str	r0, [r7, #12]
 801054c:	60b9      	str	r1, [r7, #8]
 801054e:	607a      	str	r2, [r7, #4]
	UINT i;
	FFOBJID obj;


	/* Get logical drive */
	res = mount_volume(&path, &fs, 0);
 8010550:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8010554:	f107 030c 	add.w	r3, r7, #12
 8010558:	2200      	movs	r2, #0
 801055a:	4618      	mov	r0, r3
 801055c:	f7fe fe88 	bl	800f270 <mount_volume>
 8010560:	4603      	mov	r3, r0
 8010562:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8010566:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801056a:	2b00      	cmp	r3, #0
 801056c:	f040 80ea 	bne.w	8010744 <f_getfree+0x200>
		*fatfs = fs;				/* Return ptr to the fs object */
 8010570:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full FAT scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8010576:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010578:	699a      	ldr	r2, [r3, #24]
 801057a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801057c:	69db      	ldr	r3, [r3, #28]
 801057e:	3b02      	subs	r3, #2
 8010580:	429a      	cmp	r2, r3
 8010582:	d804      	bhi.n	801058e <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8010584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010586:	699a      	ldr	r2, [r3, #24]
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	601a      	str	r2, [r3, #0]
 801058c:	e0da      	b.n	8010744 <f_getfree+0x200>
		} else {
			/* Scan FAT to obtain number of free clusters */
			nfree = 0;
 801058e:	2300      	movs	r3, #0
 8010590:	663b      	str	r3, [r7, #96]	; 0x60
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Scan bit field FAT entries */
 8010592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010594:	781b      	ldrb	r3, [r3, #0]
 8010596:	2b01      	cmp	r3, #1
 8010598:	d128      	bne.n	80105ec <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801059a:	2302      	movs	r3, #2
 801059c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801059e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105a0:	613b      	str	r3, [r7, #16]
				do {
					stat = get_fat(&obj, clst);
 80105a2:	f107 0310 	add.w	r3, r7, #16
 80105a6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80105a8:	4618      	mov	r0, r3
 80105aa:	f7fc f8cb 	bl	800c744 <get_fat>
 80105ae:	64b8      	str	r0, [r7, #72]	; 0x48
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80105b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105b6:	d103      	bne.n	80105c0 <f_getfree+0x7c>
 80105b8:	2301      	movs	r3, #1
 80105ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80105be:	e0b0      	b.n	8010722 <f_getfree+0x1de>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80105c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105c2:	2b01      	cmp	r3, #1
 80105c4:	d103      	bne.n	80105ce <f_getfree+0x8a>
 80105c6:	2302      	movs	r3, #2
 80105c8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80105cc:	e0a9      	b.n	8010722 <f_getfree+0x1de>
					if (stat == 0) nfree++;
 80105ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d102      	bne.n	80105da <f_getfree+0x96>
 80105d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80105d6:	3301      	adds	r3, #1
 80105d8:	663b      	str	r3, [r7, #96]	; 0x60
				} while (++clst < fs->n_fatent);
 80105da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80105dc:	3301      	adds	r3, #1
 80105de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80105e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105e2:	69db      	ldr	r3, [r3, #28]
 80105e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80105e6:	429a      	cmp	r2, r3
 80105e8:	d3db      	bcc.n	80105a2 <f_getfree+0x5e>
 80105ea:	e09a      	b.n	8010722 <f_getfree+0x1de>
			} else {
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {	/* exFAT: Scan allocation bitmap */
 80105ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105ee:	781b      	ldrb	r3, [r3, #0]
 80105f0:	2b04      	cmp	r3, #4
 80105f2:	d146      	bne.n	8010682 <f_getfree+0x13e>
					BYTE bm;
					UINT b;

					clst = fs->n_fatent - 2;	/* Number of clusters */
 80105f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105f6:	69db      	ldr	r3, [r3, #28]
 80105f8:	3b02      	subs	r3, #2
 80105fa:	65fb      	str	r3, [r7, #92]	; 0x5c
					sect = fs->bitbase;			/* Bitmap sector */
 80105fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80105fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010600:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0;						/* Offset in the sector */
 8010602:	2300      	movs	r3, #0
 8010604:	657b      	str	r3, [r7, #84]	; 0x54
					do {	/* Counts numbuer of bits with zero in the bitmap */
						if (i == 0) {
 8010606:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010608:	2b00      	cmp	r3, #0
 801060a:	d10d      	bne.n	8010628 <f_getfree+0xe4>
							res = move_window(fs, sect++);
 801060c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801060e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010610:	1c5a      	adds	r2, r3, #1
 8010612:	65ba      	str	r2, [r7, #88]	; 0x58
 8010614:	4619      	mov	r1, r3
 8010616:	f7fb ffd9 	bl	800c5cc <move_window>
 801061a:	4603      	mov	r3, r0
 801061c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							if (res != FR_OK) break;
 8010620:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010624:	2b00      	cmp	r3, #0
 8010626:	d179      	bne.n	801071c <f_getfree+0x1d8>
						}
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 8010628:	2308      	movs	r3, #8
 801062a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801062c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801062e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010630:	4413      	add	r3, r2
 8010632:	333c      	adds	r3, #60	; 0x3c
 8010634:	781b      	ldrb	r3, [r3, #0]
 8010636:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 801063a:	e013      	b.n	8010664 <f_getfree+0x120>
							if (!(bm & 1)) nfree++;
 801063c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010640:	f003 0301 	and.w	r3, r3, #1
 8010644:	2b00      	cmp	r3, #0
 8010646:	d102      	bne.n	801064e <f_getfree+0x10a>
 8010648:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801064a:	3301      	adds	r3, #1
 801064c:	663b      	str	r3, [r7, #96]	; 0x60
							bm >>= 1;
 801064e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010652:	085b      	lsrs	r3, r3, #1
 8010654:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 8010658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801065a:	3b01      	subs	r3, #1
 801065c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801065e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010660:	3b01      	subs	r3, #1
 8010662:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010666:	2b00      	cmp	r3, #0
 8010668:	d002      	beq.n	8010670 <f_getfree+0x12c>
 801066a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801066c:	2b00      	cmp	r3, #0
 801066e:	d1e5      	bne.n	801063c <f_getfree+0xf8>
						}
						i = (i + 1) % SS(fs);
 8010670:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010672:	3301      	adds	r3, #1
 8010674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010678:	657b      	str	r3, [r7, #84]	; 0x54
					} while (clst);
 801067a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801067c:	2b00      	cmp	r3, #0
 801067e:	d1c2      	bne.n	8010606 <f_getfree+0xc2>
 8010680:	e04f      	b.n	8010722 <f_getfree+0x1de>
				} else
#endif
				{	/* FAT16/32: Scan WORD/DWORD FAT entries */
					clst = fs->n_fatent;	/* Number of entries */
 8010682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010684:	69db      	ldr	r3, [r3, #28]
 8010686:	65fb      	str	r3, [r7, #92]	; 0x5c
					sect = fs->fatbase;		/* Top of the FAT */
 8010688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801068a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801068c:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0;					/* Offset in the sector */
 801068e:	2300      	movs	r3, #0
 8010690:	657b      	str	r3, [r7, #84]	; 0x54
					do {	/* Counts numbuer of entries with zero in the FAT */
						if (i == 0) {
 8010692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010694:	2b00      	cmp	r3, #0
 8010696:	d10d      	bne.n	80106b4 <f_getfree+0x170>
							res = move_window(fs, sect++);
 8010698:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801069a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801069c:	1c5a      	adds	r2, r3, #1
 801069e:	65ba      	str	r2, [r7, #88]	; 0x58
 80106a0:	4619      	mov	r1, r3
 80106a2:	f7fb ff93 	bl	800c5cc <move_window>
 80106a6:	4603      	mov	r3, r0
 80106a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							if (res != FR_OK) break;
 80106ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d135      	bne.n	8010720 <f_getfree+0x1dc>
						}
						if (fs->fs_type == FS_FAT16) {
 80106b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80106b6:	781b      	ldrb	r3, [r3, #0]
 80106b8:	2b02      	cmp	r3, #2
 80106ba:	d111      	bne.n	80106e0 <f_getfree+0x19c>
							if (ld_word(fs->win + i) == 0) nfree++;
 80106bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80106be:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80106c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80106c4:	4413      	add	r3, r2
 80106c6:	4618      	mov	r0, r3
 80106c8:	f7fb fc98 	bl	800bffc <ld_word>
 80106cc:	4603      	mov	r3, r0
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d102      	bne.n	80106d8 <f_getfree+0x194>
 80106d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80106d4:	3301      	adds	r3, #1
 80106d6:	663b      	str	r3, [r7, #96]	; 0x60
							i += 2;
 80106d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80106da:	3302      	adds	r3, #2
 80106dc:	657b      	str	r3, [r7, #84]	; 0x54
 80106de:	e012      	b.n	8010706 <f_getfree+0x1c2>
						} else {
							if ((ld_dword(fs->win + i) & 0x0FFFFFFF) == 0) nfree++;
 80106e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80106e2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 80106e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80106e8:	4413      	add	r3, r2
 80106ea:	4618      	mov	r0, r3
 80106ec:	f7fb fc9e 	bl	800c02c <ld_dword>
 80106f0:	4603      	mov	r3, r0
 80106f2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d102      	bne.n	8010700 <f_getfree+0x1bc>
 80106fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80106fc:	3301      	adds	r3, #1
 80106fe:	663b      	str	r3, [r7, #96]	; 0x60
							i += 4;
 8010700:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010702:	3304      	adds	r3, #4
 8010704:	657b      	str	r3, [r7, #84]	; 0x54
						}
						i %= SS(fs);
 8010706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801070c:	657b      	str	r3, [r7, #84]	; 0x54
					} while (--clst);
 801070e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010710:	3b01      	subs	r3, #1
 8010712:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010716:	2b00      	cmp	r3, #0
 8010718:	d1bb      	bne.n	8010692 <f_getfree+0x14e>
 801071a:	e002      	b.n	8010722 <f_getfree+0x1de>
							if (res != FR_OK) break;
 801071c:	bf00      	nop
 801071e:	e000      	b.n	8010722 <f_getfree+0x1de>
							if (res != FR_OK) break;
 8010720:	bf00      	nop
				}
			}
			if (res == FR_OK) {		/* Update parameters if succeeded */
 8010722:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010726:	2b00      	cmp	r3, #0
 8010728:	d10c      	bne.n	8010744 <f_getfree+0x200>
				*nclst = nfree;			/* Return the free clusters */
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801072e:	601a      	str	r2, [r3, #0]
				fs->free_clst = nfree;	/* Now free_clst is valid */
 8010730:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010732:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010734:	619a      	str	r2, [r3, #24]
				fs->fsi_flag |= 1;		/* FAT32: FSInfo is to be updated */
 8010736:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010738:	791a      	ldrb	r2, [r3, #4]
 801073a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801073c:	f042 0201 	orr.w	r2, r2, #1
 8010740:	b2d2      	uxtb	r2, r2
 8010742:	711a      	strb	r2, [r3, #4]
			}
		}
	}

	LEAVE_FF(fs, res);
 8010744:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8010748:	4618      	mov	r0, r3
 801074a:	3768      	adds	r7, #104	; 0x68
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}

08010750 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b0aa      	sub	sp, #168	; 0xa8
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD dcl, pcl, tm;
	DEF_NAMBUF


	res = mount_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 8010758:	f107 010c 	add.w	r1, r7, #12
 801075c:	1d3b      	adds	r3, r7, #4
 801075e:	2202      	movs	r2, #2
 8010760:	4618      	mov	r0, r3
 8010762:	f7fe fd85 	bl	800f270 <mount_volume>
 8010766:	4603      	mov	r3, r0
 8010768:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	if (res == FR_OK) {
 801076c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010770:	2b00      	cmp	r3, #0
 8010772:	f040 811c 	bne.w	80109ae <f_mkdir+0x25e>
		dj.obj.fs = fs;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	643b      	str	r3, [r7, #64]	; 0x40
		INIT_NAMBUF(fs);
 801077a:	f44f 608c 	mov.w	r0, #1120	; 0x460
 801077e:	f000 f948 	bl	8010a12 <ff_memalloc>
 8010782:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 8010786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801078a:	2b00      	cmp	r3, #0
 801078c:	d101      	bne.n	8010792 <f_mkdir+0x42>
 801078e:	2311      	movs	r3, #17
 8010790:	e10f      	b.n	80109b2 <f_mkdir+0x262>
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8010798:	60da      	str	r2, [r3, #12]
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80107a0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80107a4:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);			/* Follow the file path */
 80107a6:	687a      	ldr	r2, [r7, #4]
 80107a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80107ac:	4611      	mov	r1, r2
 80107ae:	4618      	mov	r0, r3
 80107b0:	f7fe fb72 	bl	800ee98 <follow_path>
 80107b4:	4603      	mov	r3, r0
 80107b6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (res == FR_OK) res = FR_EXIST;		/* Name collision? */
 80107ba:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d102      	bne.n	80107c8 <f_mkdir+0x78>
 80107c2:	2308      	movs	r3, #8
 80107c4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (FF_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {	/* Invalid name? */
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* It is clear to create a new directory */
 80107c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80107cc:	2b04      	cmp	r3, #4
 80107ce:	f040 80ea 	bne.w	80109a6 <f_mkdir+0x256>
			sobj.fs = fs;						/* New object id to create a new chain */
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	613b      	str	r3, [r7, #16]
			dcl = create_chain(&sobj, 0);		/* Allocate a cluster for the new directory */
 80107d6:	f107 0310 	add.w	r3, r7, #16
 80107da:	2100      	movs	r1, #0
 80107dc:	4618      	mov	r0, r3
 80107de:	f7fc fbef 	bl	800cfc0 <create_chain>
 80107e2:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
			res = FR_OK;
 80107e6:	2300      	movs	r3, #0
 80107e8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster? */
 80107ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d102      	bne.n	80107fa <f_mkdir+0xaa>
 80107f4:	2307      	movs	r3, #7
 80107f6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 1) res = FR_INT_ERR;		/* Any insanity? */
 80107fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80107fe:	2b01      	cmp	r3, #1
 8010800:	d102      	bne.n	8010808 <f_mkdir+0xb8>
 8010802:	2302      	movs	r3, #2
 8010804:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;	/* Disk error? */
 8010808:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801080c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010810:	d102      	bne.n	8010818 <f_mkdir+0xc8>
 8010812:	2301      	movs	r3, #1
 8010814:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			tm = GET_FATTIME();
 8010818:	f000 f8cf 	bl	80109ba <get_fattime>
 801081c:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
			if (res == FR_OK) {
 8010820:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010824:	2b00      	cmp	r3, #0
 8010826:	d154      	bne.n	80108d2 <f_mkdir+0x182>
				res = dir_clear(fs, dcl);		/* Clean up the new table */
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 801082e:	4618      	mov	r0, r3
 8010830:	f7fc fd45 	bl	800d2be <dir_clear>
 8010834:	4603      	mov	r3, r0
 8010836:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
				if (res == FR_OK) {
 801083a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801083e:	2b00      	cmp	r3, #0
 8010840:	d147      	bne.n	80108d2 <f_mkdir+0x182>
					if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {	/* Create dot entries (FAT only) */
 8010842:	68fb      	ldr	r3, [r7, #12]
 8010844:	781b      	ldrb	r3, [r3, #0]
 8010846:	2b04      	cmp	r3, #4
 8010848:	d03b      	beq.n	80108c2 <f_mkdir+0x172>
						memset(fs->win + DIR_Name, ' ', 11);	/* Create "." entry */
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	333c      	adds	r3, #60	; 0x3c
 801084e:	220b      	movs	r2, #11
 8010850:	2120      	movs	r1, #32
 8010852:	4618      	mov	r0, r3
 8010854:	f006 fd7e 	bl	8017354 <memset>
						fs->win[DIR_Name] = '.';
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	222e      	movs	r2, #46	; 0x2e
 801085c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						fs->win[DIR_Attr] = AM_DIR;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	2210      	movs	r2, #16
 8010864:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
						st_dword(fs->win + DIR_ModTime, tm);
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	333c      	adds	r3, #60	; 0x3c
 801086c:	3316      	adds	r3, #22
 801086e:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8010872:	4618      	mov	r0, r3
 8010874:	f7fb fcf3 	bl	800c25e <st_dword>
						st_clust(fs, fs->win, dcl);
 8010878:	68f8      	ldr	r0, [r7, #12]
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	333c      	adds	r3, #60	; 0x3c
 801087e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8010882:	4619      	mov	r1, r3
 8010884:	f7fc ff50 	bl	800d728 <st_clust>
						memcpy(fs->win + SZDIRE, fs->win, SZDIRE);	/* Create ".." entry */
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	333c      	adds	r3, #60	; 0x3c
 801088c:	f103 0020 	add.w	r0, r3, #32
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	333c      	adds	r3, #60	; 0x3c
 8010894:	2220      	movs	r2, #32
 8010896:	4619      	mov	r1, r3
 8010898:	f006 fd4e 	bl	8017338 <memcpy>
						fs->win[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	222e      	movs	r2, #46	; 0x2e
 80108a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 80108a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80108a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
						st_clust(fs, fs->win + SZDIRE, pcl);
 80108aa:	68f8      	ldr	r0, [r7, #12]
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	333c      	adds	r3, #60	; 0x3c
 80108b0:	3320      	adds	r3, #32
 80108b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80108b6:	4619      	mov	r1, r3
 80108b8:	f7fc ff36 	bl	800d728 <st_clust>
						fs->wflag = 1;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	2201      	movs	r2, #1
 80108c0:	70da      	strb	r2, [r3, #3]
					}
					res = dir_register(&dj);	/* Register the object to the parent directoy */
 80108c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80108c6:	4618      	mov	r0, r3
 80108c8:	f7fd fd9c 	bl	800e404 <dir_register>
 80108cc:	4603      	mov	r3, r0
 80108ce:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
				}
			}
			if (res == FR_OK) {
 80108d2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d15d      	bne.n	8010996 <f_mkdir+0x246>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {	/* Initialize directory entry block */
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	781b      	ldrb	r3, [r3, #0]
 80108de:	2b04      	cmp	r3, #4
 80108e0:	d138      	bne.n	8010954 <f_mkdir+0x204>
					st_dword(fs->dirbuf + XDIR_ModTime, tm);	/* Created time */
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	691b      	ldr	r3, [r3, #16]
 80108e6:	330c      	adds	r3, #12
 80108e8:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80108ec:	4618      	mov	r0, r3
 80108ee:	f7fb fcb6 	bl	800c25e <st_dword>
					st_dword(fs->dirbuf + XDIR_FstClus, dcl);	/* Table start cluster */
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	691b      	ldr	r3, [r3, #16]
 80108f6:	3334      	adds	r3, #52	; 0x34
 80108f8:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 80108fc:	4618      	mov	r0, r3
 80108fe:	f7fb fcae 	bl	800c25e <st_dword>
					st_dword(fs->dirbuf + XDIR_FileSize, (DWORD)fs->csize * SS(fs));	/* Directory size needs to be valid */
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	691b      	ldr	r3, [r3, #16]
 8010906:	f103 0238 	add.w	r2, r3, #56	; 0x38
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	895b      	ldrh	r3, [r3, #10]
 801090e:	025b      	lsls	r3, r3, #9
 8010910:	4619      	mov	r1, r3
 8010912:	4610      	mov	r0, r2
 8010914:	f7fb fca3 	bl	800c25e <st_dword>
					st_dword(fs->dirbuf + XDIR_ValidFileSize, (DWORD)fs->csize * SS(fs));
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	691b      	ldr	r3, [r3, #16]
 801091c:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	895b      	ldrh	r3, [r3, #10]
 8010924:	025b      	lsls	r3, r3, #9
 8010926:	4619      	mov	r1, r3
 8010928:	4610      	mov	r0, r2
 801092a:	f7fb fc98 	bl	800c25e <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 3;				/* Initialize the object flag */
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	691b      	ldr	r3, [r3, #16]
 8010932:	3321      	adds	r3, #33	; 0x21
 8010934:	2203      	movs	r2, #3
 8010936:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	691b      	ldr	r3, [r3, #16]
 801093c:	3304      	adds	r3, #4
 801093e:	2210      	movs	r2, #16
 8010940:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 8010942:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010946:	4618      	mov	r0, r3
 8010948:	f7fd faa2 	bl	800de90 <store_xdir>
 801094c:	4603      	mov	r3, r0
 801094e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8010952:	e014      	b.n	801097e <f_mkdir+0x22e>
				} else
#endif
				{
					st_dword(dj.dir + DIR_ModTime, tm);	/* Created time */
 8010954:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010956:	3316      	adds	r3, #22
 8010958:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 801095c:	4618      	mov	r0, r3
 801095e:	f7fb fc7e 	bl	800c25e <st_dword>
					st_clust(fs, dj.dir, dcl);			/* Table start cluster */
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010966:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 801096a:	4618      	mov	r0, r3
 801096c:	f7fc fedc 	bl	800d728 <st_clust>
					dj.dir[DIR_Attr] = AM_DIR;			/* Attribute */
 8010970:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010972:	330b      	adds	r3, #11
 8010974:	2210      	movs	r2, #16
 8010976:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	2201      	movs	r2, #1
 801097c:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 801097e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010982:	2b00      	cmp	r3, #0
 8010984:	d10f      	bne.n	80109a6 <f_mkdir+0x256>
					res = sync_fs(fs);
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	4618      	mov	r0, r3
 801098a:	f7fb fe4d 	bl	800c628 <sync_fs>
 801098e:	4603      	mov	r3, r0
 8010990:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8010994:	e007      	b.n	80109a6 <f_mkdir+0x256>
				}
			} else {
				remove_chain(&sobj, dcl, 0);		/* Could not register, remove the allocated cluster */
 8010996:	f107 0310 	add.w	r3, r7, #16
 801099a:	2200      	movs	r2, #0
 801099c:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 80109a0:	4618      	mov	r0, r3
 80109a2:	f7fc fa2b 	bl	800cdfc <remove_chain>
			}
		}
		FREE_NAMBUF();
 80109a6:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 80109aa:	f000 f83e 	bl	8010a2a <ff_memfree>
	}

	LEAVE_FF(fs, res);
 80109ae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 80109b2:	4618      	mov	r0, r3
 80109b4:	37a8      	adds	r7, #168	; 0xa8
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}

080109ba <get_fattime>:
 *              User defined function to give a current time to fatfs module 
 *              31-25: Year(0-127 org.1980), 24-21: Month(1-12), 20-16: Day(1-31)
 *              15-11: Hour(0-23), 10-5: Minute(0-59), 4-0: Second(0-29 *2) 
 */
DWORD get_fattime (void)
{
 80109ba:	b580      	push	{r7, lr}
 80109bc:	b084      	sub	sp, #16
 80109be:	af00      	add	r7, sp, #0
	DWORD ret;
	uint8_t year, month, date, week;
    rtc_get_date(&year, &month, &date, &week);
 80109c0:	f107 0308 	add.w	r3, r7, #8
 80109c4:	f107 0209 	add.w	r2, r7, #9
 80109c8:	f107 010a 	add.w	r1, r7, #10
 80109cc:	f107 000b 	add.w	r0, r7, #11
 80109d0:	f7f2 fcd4 	bl	800337c <rtc_get_date>

	uint8_t hour, min, sec, ampm;
	rtc_get_time(&hour, &min, &sec, &ampm);
 80109d4:	1d3b      	adds	r3, r7, #4
 80109d6:	1d7a      	adds	r2, r7, #5
 80109d8:	1db9      	adds	r1, r7, #6
 80109da:	1df8      	adds	r0, r7, #7
 80109dc:	f7f2 fcae 	bl	800333c <rtc_get_time>

	ret = (year+20)<<25 |
 80109e0:	7afb      	ldrb	r3, [r7, #11]
 80109e2:	3314      	adds	r3, #20
 80109e4:	065a      	lsls	r2, r3, #25
		  (month<<21)	|
 80109e6:	7abb      	ldrb	r3, [r7, #10]
 80109e8:	055b      	lsls	r3, r3, #21
	ret = (year+20)<<25 |
 80109ea:	431a      	orrs	r2, r3
		  (date<<16)	|
 80109ec:	7a7b      	ldrb	r3, [r7, #9]
 80109ee:	041b      	lsls	r3, r3, #16
		  (month<<21)	|
 80109f0:	431a      	orrs	r2, r3
		  (hour<<11)	|
 80109f2:	79fb      	ldrb	r3, [r7, #7]
 80109f4:	02db      	lsls	r3, r3, #11
		  (date<<16)	|
 80109f6:	431a      	orrs	r2, r3
		  (min<<5)		|
 80109f8:	79bb      	ldrb	r3, [r7, #6]
 80109fa:	015b      	lsls	r3, r3, #5
		  (hour<<11)	|
 80109fc:	4313      	orrs	r3, r2
		  sec>>1;
 80109fe:	797a      	ldrb	r2, [r7, #5]
 8010a00:	0852      	lsrs	r2, r2, #1
 8010a02:	b2d2      	uxtb	r2, r2
		  (min<<5)		|
 8010a04:	4313      	orrs	r3, r2
	ret = (year+20)<<25 |
 8010a06:	60fb      	str	r3, [r7, #12]


    return ret;
 8010a08:	68fb      	ldr	r3, [r7, #12]
}
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	3710      	adds	r7, #16
 8010a0e:	46bd      	mov	sp, r7
 8010a10:	bd80      	pop	{r7, pc}

08010a12 <ff_memalloc>:
 * @brief       
 * @param       size : ()
 * @retval      .
 */
void *ff_memalloc (UINT size)
{
 8010a12:	b580      	push	{r7, lr}
 8010a14:	b082      	sub	sp, #8
 8010a16:	af00      	add	r7, sp, #0
 8010a18:	6078      	str	r0, [r7, #4]
    return (void*)malloc(size);
 8010a1a:	6878      	ldr	r0, [r7, #4]
 8010a1c:	f006 fc6c 	bl	80172f8 <malloc>
 8010a20:	4603      	mov	r3, r0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	3708      	adds	r7, #8
 8010a26:	46bd      	mov	sp, r7
 8010a28:	bd80      	pop	{r7, pc}

08010a2a <ff_memfree>:
 * @brief       
 * @param       mf  : 
 * @retval      
 */
void ff_memfree (void* mf)
{
 8010a2a:	b580      	push	{r7, lr}
 8010a2c:	b082      	sub	sp, #8
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
    free(mf);
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f006 fc68 	bl	8017308 <free>
}
 8010a38:	bf00      	nop
 8010a3a:	3708      	adds	r7, #8
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	bd80      	pop	{r7, pc}

08010a40 <ff_uni2oem>:
#if FF_CODE_PAGE >= 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8010a40:	b480      	push	{r7}
 8010a42:	b08b      	sub	sp, #44	; 0x2c
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	460b      	mov	r3, r1
 8010a4a:	807b      	strh	r3, [r7, #2]
	const WCHAR *p;
	WCHAR c = 0, uc;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	84fb      	strh	r3, [r7, #38]	; 0x26
	UINT i = 0, n, li, hi;
 8010a50:	2300      	movs	r3, #0
 8010a52:	623b      	str	r3, [r7, #32]


	if (uni < 0x80) {	/* ASCII? */
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	2b7f      	cmp	r3, #127	; 0x7f
 8010a58:	d802      	bhi.n	8010a60 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010a5e:	e041      	b.n	8010ae4 <ff_uni2oem+0xa4>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a66:	d23d      	bcs.n	8010ae4 <ff_uni2oem+0xa4>
 8010a68:	887b      	ldrh	r3, [r7, #2]
 8010a6a:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 8010a6e:	d139      	bne.n	8010ae4 <ff_uni2oem+0xa4>
			uc = (WCHAR)uni;
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	827b      	strh	r3, [r7, #18]
			p = CVTBL(uni2oem, FF_CODE_PAGE);
 8010a74:	4b1f      	ldr	r3, [pc, #124]	; (8010af4 <ff_uni2oem+0xb4>)
 8010a76:	60fb      	str	r3, [r7, #12]
			hi = sizeof CVTBL(uni2oem, FF_CODE_PAGE) / 4 - 1;
 8010a78:	f245 5320 	movw	r3, #21792	; 0x5520
 8010a7c:	617b      	str	r3, [r7, #20]
			li = 0;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	61bb      	str	r3, [r7, #24]
			for (n = 16; n; n--) {
 8010a82:	2310      	movs	r3, #16
 8010a84:	61fb      	str	r3, [r7, #28]
 8010a86:	e01e      	b.n	8010ac6 <ff_uni2oem+0x86>
				i = li + (hi - li) / 2;
 8010a88:	697a      	ldr	r2, [r7, #20]
 8010a8a:	69bb      	ldr	r3, [r7, #24]
 8010a8c:	1ad3      	subs	r3, r2, r3
 8010a8e:	085b      	lsrs	r3, r3, #1
 8010a90:	69ba      	ldr	r2, [r7, #24]
 8010a92:	4413      	add	r3, r2
 8010a94:	623b      	str	r3, [r7, #32]
				if (uc == p[i * 2]) break;
 8010a96:	6a3b      	ldr	r3, [r7, #32]
 8010a98:	009b      	lsls	r3, r3, #2
 8010a9a:	68fa      	ldr	r2, [r7, #12]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	881b      	ldrh	r3, [r3, #0]
 8010aa0:	8a7a      	ldrh	r2, [r7, #18]
 8010aa2:	429a      	cmp	r2, r3
 8010aa4:	d013      	beq.n	8010ace <ff_uni2oem+0x8e>
				if (uc > p[i * 2]) {
 8010aa6:	6a3b      	ldr	r3, [r7, #32]
 8010aa8:	009b      	lsls	r3, r3, #2
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	4413      	add	r3, r2
 8010aae:	881b      	ldrh	r3, [r3, #0]
 8010ab0:	8a7a      	ldrh	r2, [r7, #18]
 8010ab2:	429a      	cmp	r2, r3
 8010ab4:	d902      	bls.n	8010abc <ff_uni2oem+0x7c>
					li = i;
 8010ab6:	6a3b      	ldr	r3, [r7, #32]
 8010ab8:	61bb      	str	r3, [r7, #24]
 8010aba:	e001      	b.n	8010ac0 <ff_uni2oem+0x80>
				} else {
					hi = i;
 8010abc:	6a3b      	ldr	r3, [r7, #32]
 8010abe:	617b      	str	r3, [r7, #20]
			for (n = 16; n; n--) {
 8010ac0:	69fb      	ldr	r3, [r7, #28]
 8010ac2:	3b01      	subs	r3, #1
 8010ac4:	61fb      	str	r3, [r7, #28]
 8010ac6:	69fb      	ldr	r3, [r7, #28]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d1dd      	bne.n	8010a88 <ff_uni2oem+0x48>
 8010acc:	e000      	b.n	8010ad0 <ff_uni2oem+0x90>
				if (uc == p[i * 2]) break;
 8010ace:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 8010ad0:	69fb      	ldr	r3, [r7, #28]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d006      	beq.n	8010ae4 <ff_uni2oem+0xa4>
 8010ad6:	6a3b      	ldr	r3, [r7, #32]
 8010ad8:	009b      	lsls	r3, r3, #2
 8010ada:	3302      	adds	r3, #2
 8010adc:	68fa      	ldr	r2, [r7, #12]
 8010ade:	4413      	add	r3, r2
 8010ae0:	881b      	ldrh	r3, [r3, #0]
 8010ae2:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
	}

	return c;
 8010ae4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	372c      	adds	r7, #44	; 0x2c
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr
 8010af2:	bf00      	nop
 8010af4:	0801cfbc 	.word	0x0801cfbc

08010af8 <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8010af8:	b480      	push	{r7}
 8010afa:	b089      	sub	sp, #36	; 0x24
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	4603      	mov	r3, r0
 8010b00:	460a      	mov	r2, r1
 8010b02:	80fb      	strh	r3, [r7, #6]
 8010b04:	4613      	mov	r3, r2
 8010b06:	80bb      	strh	r3, [r7, #4]
	const WCHAR *p;
	WCHAR c = 0;
 8010b08:	2300      	movs	r3, #0
 8010b0a:	83fb      	strh	r3, [r7, #30]
	UINT i = 0, n, li, hi;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	61bb      	str	r3, [r7, #24]


	if (oem < 0x80) {	/* ASCII? */
 8010b10:	88fb      	ldrh	r3, [r7, #6]
 8010b12:	2b7f      	cmp	r3, #127	; 0x7f
 8010b14:	d802      	bhi.n	8010b1c <ff_oem2uni+0x24>
		c = oem;
 8010b16:	88fb      	ldrh	r3, [r7, #6]
 8010b18:	83fb      	strh	r3, [r7, #30]
 8010b1a:	e03b      	b.n	8010b94 <ff_oem2uni+0x9c>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it valid code page? */
 8010b1c:	88bb      	ldrh	r3, [r7, #4]
 8010b1e:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 8010b22:	d137      	bne.n	8010b94 <ff_oem2uni+0x9c>
			p = CVTBL(oem2uni, FF_CODE_PAGE);
 8010b24:	4b1f      	ldr	r3, [pc, #124]	; (8010ba4 <ff_oem2uni+0xac>)
 8010b26:	60bb      	str	r3, [r7, #8]
			hi = sizeof CVTBL(oem2uni, FF_CODE_PAGE) / 4 - 1;
 8010b28:	f245 5320 	movw	r3, #21792	; 0x5520
 8010b2c:	60fb      	str	r3, [r7, #12]
			li = 0;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	613b      	str	r3, [r7, #16]
			for (n = 16; n; n--) {
 8010b32:	2310      	movs	r3, #16
 8010b34:	617b      	str	r3, [r7, #20]
 8010b36:	e01e      	b.n	8010b76 <ff_oem2uni+0x7e>
				i = li + (hi - li) / 2;
 8010b38:	68fa      	ldr	r2, [r7, #12]
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	1ad3      	subs	r3, r2, r3
 8010b3e:	085b      	lsrs	r3, r3, #1
 8010b40:	693a      	ldr	r2, [r7, #16]
 8010b42:	4413      	add	r3, r2
 8010b44:	61bb      	str	r3, [r7, #24]
				if (oem == p[i * 2]) break;
 8010b46:	69bb      	ldr	r3, [r7, #24]
 8010b48:	009b      	lsls	r3, r3, #2
 8010b4a:	68ba      	ldr	r2, [r7, #8]
 8010b4c:	4413      	add	r3, r2
 8010b4e:	881b      	ldrh	r3, [r3, #0]
 8010b50:	88fa      	ldrh	r2, [r7, #6]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d013      	beq.n	8010b7e <ff_oem2uni+0x86>
				if (oem > p[i * 2]) {
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	009b      	lsls	r3, r3, #2
 8010b5a:	68ba      	ldr	r2, [r7, #8]
 8010b5c:	4413      	add	r3, r2
 8010b5e:	881b      	ldrh	r3, [r3, #0]
 8010b60:	88fa      	ldrh	r2, [r7, #6]
 8010b62:	429a      	cmp	r2, r3
 8010b64:	d902      	bls.n	8010b6c <ff_oem2uni+0x74>
					li = i;
 8010b66:	69bb      	ldr	r3, [r7, #24]
 8010b68:	613b      	str	r3, [r7, #16]
 8010b6a:	e001      	b.n	8010b70 <ff_oem2uni+0x78>
				} else {
					hi = i;
 8010b6c:	69bb      	ldr	r3, [r7, #24]
 8010b6e:	60fb      	str	r3, [r7, #12]
			for (n = 16; n; n--) {
 8010b70:	697b      	ldr	r3, [r7, #20]
 8010b72:	3b01      	subs	r3, #1
 8010b74:	617b      	str	r3, [r7, #20]
 8010b76:	697b      	ldr	r3, [r7, #20]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d1dd      	bne.n	8010b38 <ff_oem2uni+0x40>
 8010b7c:	e000      	b.n	8010b80 <ff_oem2uni+0x88>
				if (oem == p[i * 2]) break;
 8010b7e:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 8010b80:	697b      	ldr	r3, [r7, #20]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d006      	beq.n	8010b94 <ff_oem2uni+0x9c>
 8010b86:	69bb      	ldr	r3, [r7, #24]
 8010b88:	009b      	lsls	r3, r3, #2
 8010b8a:	3302      	adds	r3, #2
 8010b8c:	68ba      	ldr	r2, [r7, #8]
 8010b8e:	4413      	add	r3, r2
 8010b90:	881b      	ldrh	r3, [r3, #0]
 8010b92:	83fb      	strh	r3, [r7, #30]
		}
	}

	return c;
 8010b94:	8bfb      	ldrh	r3, [r7, #30]
}
 8010b96:	4618      	mov	r0, r3
 8010b98:	3724      	adds	r7, #36	; 0x24
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba0:	4770      	bx	lr
 8010ba2:	bf00      	nop
 8010ba4:	08032440 	.word	0x08032440

08010ba8 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 8010ba8:	b480      	push	{r7}
 8010baa:	b087      	sub	sp, #28
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010bb6:	d27d      	bcs.n	8010cb4 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 8010bbc:	8a7b      	ldrh	r3, [r7, #18]
 8010bbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010bc2:	d201      	bcs.n	8010bc8 <ff_wtoupper+0x20>
 8010bc4:	4b3f      	ldr	r3, [pc, #252]	; (8010cc4 <ff_wtoupper+0x11c>)
 8010bc6:	e000      	b.n	8010bca <ff_wtoupper+0x22>
 8010bc8:	4b3f      	ldr	r3, [pc, #252]	; (8010cc8 <ff_wtoupper+0x120>)
 8010bca:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	1c9a      	adds	r2, r3, #2
 8010bd0:	617a      	str	r2, [r7, #20]
 8010bd2:	881b      	ldrh	r3, [r3, #0]
 8010bd4:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 8010bd6:	8a3b      	ldrh	r3, [r7, #16]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d069      	beq.n	8010cb0 <ff_wtoupper+0x108>
 8010bdc:	8a7a      	ldrh	r2, [r7, #18]
 8010bde:	8a3b      	ldrh	r3, [r7, #16]
 8010be0:	429a      	cmp	r2, r3
 8010be2:	d365      	bcc.n	8010cb0 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8010be4:	697b      	ldr	r3, [r7, #20]
 8010be6:	1c9a      	adds	r2, r3, #2
 8010be8:	617a      	str	r2, [r7, #20]
 8010bea:	881b      	ldrh	r3, [r3, #0]
 8010bec:	81fb      	strh	r3, [r7, #14]
 8010bee:	89fb      	ldrh	r3, [r7, #14]
 8010bf0:	0a1b      	lsrs	r3, r3, #8
 8010bf2:	81bb      	strh	r3, [r7, #12]
 8010bf4:	89fb      	ldrh	r3, [r7, #14]
 8010bf6:	b2db      	uxtb	r3, r3
 8010bf8:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 8010bfa:	8a7a      	ldrh	r2, [r7, #18]
 8010bfc:	8a39      	ldrh	r1, [r7, #16]
 8010bfe:	89fb      	ldrh	r3, [r7, #14]
 8010c00:	440b      	add	r3, r1
 8010c02:	429a      	cmp	r2, r3
 8010c04:	da4a      	bge.n	8010c9c <ff_wtoupper+0xf4>
				switch (cmd) {
 8010c06:	89bb      	ldrh	r3, [r7, #12]
 8010c08:	2b08      	cmp	r3, #8
 8010c0a:	d850      	bhi.n	8010cae <ff_wtoupper+0x106>
 8010c0c:	a201      	add	r2, pc, #4	; (adr r2, 8010c14 <ff_wtoupper+0x6c>)
 8010c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c12:	bf00      	nop
 8010c14:	08010c39 	.word	0x08010c39
 8010c18:	08010c4b 	.word	0x08010c4b
 8010c1c:	08010c61 	.word	0x08010c61
 8010c20:	08010c69 	.word	0x08010c69
 8010c24:	08010c71 	.word	0x08010c71
 8010c28:	08010c79 	.word	0x08010c79
 8010c2c:	08010c81 	.word	0x08010c81
 8010c30:	08010c89 	.word	0x08010c89
 8010c34:	08010c91 	.word	0x08010c91
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 8010c38:	8a7a      	ldrh	r2, [r7, #18]
 8010c3a:	8a3b      	ldrh	r3, [r7, #16]
 8010c3c:	1ad3      	subs	r3, r2, r3
 8010c3e:	005b      	lsls	r3, r3, #1
 8010c40:	697a      	ldr	r2, [r7, #20]
 8010c42:	4413      	add	r3, r2
 8010c44:	881b      	ldrh	r3, [r3, #0]
 8010c46:	827b      	strh	r3, [r7, #18]
 8010c48:	e027      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 8010c4a:	8a7a      	ldrh	r2, [r7, #18]
 8010c4c:	8a3b      	ldrh	r3, [r7, #16]
 8010c4e:	1ad3      	subs	r3, r2, r3
 8010c50:	b29b      	uxth	r3, r3
 8010c52:	f003 0301 	and.w	r3, r3, #1
 8010c56:	b29b      	uxth	r3, r3
 8010c58:	8a7a      	ldrh	r2, [r7, #18]
 8010c5a:	1ad3      	subs	r3, r2, r3
 8010c5c:	827b      	strh	r3, [r7, #18]
 8010c5e:	e01c      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 8010c60:	8a7b      	ldrh	r3, [r7, #18]
 8010c62:	3b10      	subs	r3, #16
 8010c64:	827b      	strh	r3, [r7, #18]
 8010c66:	e018      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 8010c68:	8a7b      	ldrh	r3, [r7, #18]
 8010c6a:	3b20      	subs	r3, #32
 8010c6c:	827b      	strh	r3, [r7, #18]
 8010c6e:	e014      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 8010c70:	8a7b      	ldrh	r3, [r7, #18]
 8010c72:	3b30      	subs	r3, #48	; 0x30
 8010c74:	827b      	strh	r3, [r7, #18]
 8010c76:	e010      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 8010c78:	8a7b      	ldrh	r3, [r7, #18]
 8010c7a:	3b1a      	subs	r3, #26
 8010c7c:	827b      	strh	r3, [r7, #18]
 8010c7e:	e00c      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 8010c80:	8a7b      	ldrh	r3, [r7, #18]
 8010c82:	3308      	adds	r3, #8
 8010c84:	827b      	strh	r3, [r7, #18]
 8010c86:	e008      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 8010c88:	8a7b      	ldrh	r3, [r7, #18]
 8010c8a:	3b50      	subs	r3, #80	; 0x50
 8010c8c:	827b      	strh	r3, [r7, #18]
 8010c8e:	e004      	b.n	8010c9a <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 8010c90:	8a7b      	ldrh	r3, [r7, #18]
 8010c92:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8010c96:	827b      	strh	r3, [r7, #18]
 8010c98:	bf00      	nop
				}
				break;
 8010c9a:	e008      	b.n	8010cae <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 8010c9c:	89bb      	ldrh	r3, [r7, #12]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d194      	bne.n	8010bcc <ff_wtoupper+0x24>
 8010ca2:	89fb      	ldrh	r3, [r7, #14]
 8010ca4:	005b      	lsls	r3, r3, #1
 8010ca6:	697a      	ldr	r2, [r7, #20]
 8010ca8:	4413      	add	r3, r2
 8010caa:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 8010cac:	e78e      	b.n	8010bcc <ff_wtoupper+0x24>
				break;
 8010cae:	bf00      	nop
		}
		uni = uc;
 8010cb0:	8a7b      	ldrh	r3, [r7, #18]
 8010cb2:	607b      	str	r3, [r7, #4]
	}

	return uni;
 8010cb4:	687b      	ldr	r3, [r7, #4]
}
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	371c      	adds	r7, #28
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc0:	4770      	bx	lr
 8010cc2:	bf00      	nop
 8010cc4:	080478c4 	.word	0x080478c4
 8010cc8:	08047ab8 	.word	0x08047ab8

08010ccc <exfuns_init>:
 * @brief       exfuns
 * @param       
 * @retval      0, ; 1, .
 */
uint8_t exfuns_init(void)
{
 8010ccc:	b590      	push	{r4, r7, lr}
 8010cce:	b083      	sub	sp, #12
 8010cd0:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t res = 0;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < FF_VOLUMES; i++)
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	71fb      	strb	r3, [r7, #7]
 8010cda:	e012      	b.n	8010d02 <exfuns_init+0x36>
    {
        //fs[i] = (FATFS *)mymalloc(SRAMIN, sizeof(FATFS));   /* i */

    	fs[i] = (FATFS *) malloc(sizeof(FATFS));   /* i */
 8010cdc:	79fc      	ldrb	r4, [r7, #7]
 8010cde:	f44f 700f 	mov.w	r0, #572	; 0x23c
 8010ce2:	f006 fb09 	bl	80172f8 <malloc>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	461a      	mov	r2, r3
 8010cea:	4b11      	ldr	r3, [pc, #68]	; (8010d30 <exfuns_init+0x64>)
 8010cec:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        if (!fs[i])break;
 8010cf0:	79fb      	ldrb	r3, [r7, #7]
 8010cf2:	4a0f      	ldr	r2, [pc, #60]	; (8010d30 <exfuns_init+0x64>)
 8010cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010cf8:	2b00      	cmp	r3, #0
 8010cfa:	d006      	beq.n	8010d0a <exfuns_init+0x3e>
    for (i = 0; i < FF_VOLUMES; i++)
 8010cfc:	79fb      	ldrb	r3, [r7, #7]
 8010cfe:	3301      	adds	r3, #1
 8010d00:	71fb      	strb	r3, [r7, #7]
 8010d02:	79fb      	ldrb	r3, [r7, #7]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d0e9      	beq.n	8010cdc <exfuns_init+0x10>
 8010d08:	e000      	b.n	8010d0c <exfuns_init+0x40>
        if (!fs[i])break;
 8010d0a:	bf00      	nop
    }
    
#if USE_FATTESTER == 1  /*  */
    res = mf_init();    /* () */
 8010d0c:	f000 f848 	bl	8010da0 <mf_init>
 8010d10:	4603      	mov	r3, r0
 8010d12:	71bb      	strb	r3, [r7, #6]
#endif
    
    if (i == FF_VOLUMES && res == 0)
 8010d14:	79fb      	ldrb	r3, [r7, #7]
 8010d16:	2b01      	cmp	r3, #1
 8010d18:	d104      	bne.n	8010d24 <exfuns_init+0x58>
 8010d1a:	79bb      	ldrb	r3, [r7, #6]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d101      	bne.n	8010d24 <exfuns_init+0x58>
    {
        return 0;       /* ,. */
 8010d20:	2300      	movs	r3, #0
 8010d22:	e000      	b.n	8010d26 <exfuns_init+0x5a>
    }
    else 
    {
        return 1;
 8010d24:	2301      	movs	r3, #1
    }
}
 8010d26:	4618      	mov	r0, r3
 8010d28:	370c      	adds	r7, #12
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd90      	pop	{r4, r7, pc}
 8010d2e:	bf00      	nop
 8010d30:	200008a8 	.word	0x200008a8

08010d34 <exfuns_get_free>:
 * @param       total:  (KB)
 * @param       free :  (KB)
 * @retval      0, ; , 
 */
uint8_t exfuns_get_free(uint8_t *pdrv, uint32_t *total, uint32_t *free)
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b08a      	sub	sp, #40	; 0x28
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	60f8      	str	r0, [r7, #12]
 8010d3c:	60b9      	str	r1, [r7, #8]
 8010d3e:	607a      	str	r2, [r7, #4]
    FATFS *fs1;
    uint8_t res;
    uint32_t fre_clust = 0, fre_sect = 0, tot_sect = 0;
 8010d40:	2300      	movs	r3, #0
 8010d42:	617b      	str	r3, [r7, #20]
 8010d44:	2300      	movs	r3, #0
 8010d46:	627b      	str	r3, [r7, #36]	; 0x24
 8010d48:	2300      	movs	r3, #0
 8010d4a:	623b      	str	r3, [r7, #32]
    
    /*  */
    res = (uint32_t)f_getfree((const TCHAR *)pdrv, (DWORD *)&fre_clust, &fs1);
 8010d4c:	f107 0218 	add.w	r2, r7, #24
 8010d50:	f107 0314 	add.w	r3, r7, #20
 8010d54:	4619      	mov	r1, r3
 8010d56:	68f8      	ldr	r0, [r7, #12]
 8010d58:	f7ff fbf4 	bl	8010544 <f_getfree>
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	77fb      	strb	r3, [r7, #31]

    if (res == 0)
 8010d60:	7ffb      	ldrb	r3, [r7, #31]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d116      	bne.n	8010d94 <exfuns_get_free+0x60>
    {
        tot_sect = (fs1->n_fatent - 2) * fs1->csize;    /*  */
 8010d66:	69bb      	ldr	r3, [r7, #24]
 8010d68:	69db      	ldr	r3, [r3, #28]
 8010d6a:	3b02      	subs	r3, #2
 8010d6c:	69ba      	ldr	r2, [r7, #24]
 8010d6e:	8952      	ldrh	r2, [r2, #10]
 8010d70:	fb02 f303 	mul.w	r3, r2, r3
 8010d74:	623b      	str	r3, [r7, #32]
        fre_sect = fre_clust * fs1->csize;              /*  */
 8010d76:	69bb      	ldr	r3, [r7, #24]
 8010d78:	895b      	ldrh	r3, [r3, #10]
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	697b      	ldr	r3, [r7, #20]
 8010d7e:	fb02 f303 	mul.w	r3, r2, r3
 8010d82:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_MAX_SS!=512  /* 512,512 */
        tot_sect *= fs1->ssize / 512;
        fre_sect *= fs1->ssize / 512;
#endif
        *total = tot_sect >> 1;     /* KB */
 8010d84:	6a3b      	ldr	r3, [r7, #32]
 8010d86:	085a      	lsrs	r2, r3, #1
 8010d88:	68bb      	ldr	r3, [r7, #8]
 8010d8a:	601a      	str	r2, [r3, #0]
        *free = fre_sect >> 1;      /* KB */
 8010d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d8e:	085a      	lsrs	r2, r3, #1
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	601a      	str	r2, [r3, #0]
    }

    return res;
 8010d94:	7ffb      	ldrb	r3, [r7, #31]
}
 8010d96:	4618      	mov	r0, r3
 8010d98:	3728      	adds	r7, #40	; 0x28
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	bd80      	pop	{r7, pc}
	...

08010da0 <mf_init>:
 *              ,!!
 * @param       
 * @retval      : 0, ; 1, ;
 */
uint8_t mf_init(void)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	af00      	add	r7, sp, #0
//    fattester.file = (FIL *)mymalloc(SRAMIN, sizeof(FIL));      /* file */
//    fattester.fatbuf = (uint8_t *)mymalloc(SRAMIN, 512);        /* fattester.fatbuf */
    fattester.file = (FIL *)malloc(sizeof(FIL));      /* file */
 8010da4:	f44f 7016 	mov.w	r0, #600	; 0x258
 8010da8:	f006 faa6 	bl	80172f8 <malloc>
 8010dac:	4603      	mov	r3, r0
 8010dae:	461a      	mov	r2, r3
 8010db0:	4b0d      	ldr	r3, [pc, #52]	; (8010de8 <mf_init+0x48>)
 8010db2:	601a      	str	r2, [r3, #0]
    fattester.fatbuf = (uint8_t *)malloc(512);        /* fattester.fatbuf */
 8010db4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010db8:	f006 fa9e 	bl	80172f8 <malloc>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	461a      	mov	r2, r3
 8010dc0:	4b09      	ldr	r3, [pc, #36]	; (8010de8 <mf_init+0x48>)
 8010dc2:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178


    if (fattester.file && fattester.fatbuf)
 8010dc6:	4b08      	ldr	r3, [pc, #32]	; (8010de8 <mf_init+0x48>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d006      	beq.n	8010ddc <mf_init+0x3c>
 8010dce:	4b06      	ldr	r3, [pc, #24]	; (8010de8 <mf_init+0x48>)
 8010dd0:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d001      	beq.n	8010ddc <mf_init+0x3c>
    {
        return 0;   /*  */
 8010dd8:	2300      	movs	r3, #0
 8010dda:	e002      	b.n	8010de2 <mf_init+0x42>
    }
    else
    {
        mf_free();  /*  */
 8010ddc:	f000 f806 	bl	8010dec <mf_free>
        return 1;   /*  */
 8010de0:	2301      	movs	r3, #1
    }
}
 8010de2:	4618      	mov	r0, r3
 8010de4:	bd80      	pop	{r7, pc}
 8010de6:	bf00      	nop
 8010de8:	200008b0 	.word	0x200008b0

08010dec <mf_free>:
 *   @note      , .
 * @param       
 * @retval      
 */
void mf_free(void)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	af00      	add	r7, sp, #0
	free(fattester.file);
 8010df0:	4b06      	ldr	r3, [pc, #24]	; (8010e0c <mf_free+0x20>)
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	4618      	mov	r0, r3
 8010df6:	f006 fa87 	bl	8017308 <free>
	free(fattester.fatbuf);
 8010dfa:	4b04      	ldr	r3, [pc, #16]	; (8010e0c <mf_free+0x20>)
 8010dfc:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8010e00:	4618      	mov	r0, r3
 8010e02:	f006 fa81 	bl	8017308 <free>

//    myfree(SRAMIN, fattester.file);
//    myfree(SRAMIN, fattester.fatbuf);
}
 8010e06:	bf00      	nop
 8010e08:	bd80      	pop	{r7, pc}
 8010e0a:	bf00      	nop
 8010e0c:	200008b0 	.word	0x200008b0

08010e10 <mf_open>:
 * @param       path :  + 
 * @param       mode : 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_open(uint8_t *path, uint8_t mode)
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b084      	sub	sp, #16
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	460b      	mov	r3, r1
 8010e1a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    res = f_open(fattester.file, (const TCHAR *)path, mode);    /*  */
 8010e1c:	4b06      	ldr	r3, [pc, #24]	; (8010e38 <mf_open+0x28>)
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	78fa      	ldrb	r2, [r7, #3]
 8010e22:	6879      	ldr	r1, [r7, #4]
 8010e24:	4618      	mov	r0, r3
 8010e26:	f7fe fdd9 	bl	800f9dc <f_open>
 8010e2a:	4603      	mov	r3, r0
 8010e2c:	73fb      	strb	r3, [r7, #15]
    return res;
 8010e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e30:	4618      	mov	r0, r3
 8010e32:	3710      	adds	r7, #16
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}
 8010e38:	200008b0 	.word	0x200008b0

08010e3c <mf_close>:
 * @brief       
 * @param       
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_close(void)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	af00      	add	r7, sp, #0
    f_close(fattester.file);
 8010e40:	4b03      	ldr	r3, [pc, #12]	; (8010e50 <mf_close+0x14>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	4618      	mov	r0, r3
 8010e46:	f7ff fb0d 	bl	8010464 <f_close>
    return 0;
 8010e4a:	2300      	movs	r3, #0
}
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	bd80      	pop	{r7, pc}
 8010e50:	200008b0 	.word	0x200008b0

08010e54 <mf_write>:
 * @param       pdata : 
 * @param       len   : 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_write(uint8_t *pdata, uint16_t len)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b084      	sub	sp, #16
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	460b      	mov	r3, r1
 8010e5e:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint32_t bw = 0;
 8010e60:	2300      	movs	r3, #0
 8010e62:	60bb      	str	r3, [r7, #8]

    printf("\r\nBegin Write fattester.file...\r\n");
 8010e64:	4813      	ldr	r0, [pc, #76]	; (8010eb4 <mf_write+0x60>)
 8010e66:	f007 fbcd 	bl	8018604 <puts>
    printf("Write data len:%d\r\n", len);
 8010e6a:	887b      	ldrh	r3, [r7, #2]
 8010e6c:	4619      	mov	r1, r3
 8010e6e:	4812      	ldr	r0, [pc, #72]	; (8010eb8 <mf_write+0x64>)
 8010e70:	f007 fb2c 	bl	80184cc <iprintf>
    res = f_write(fattester.file, pdata, len, &bw);
 8010e74:	4b11      	ldr	r3, [pc, #68]	; (8010ebc <mf_write+0x68>)
 8010e76:	6818      	ldr	r0, [r3, #0]
 8010e78:	887a      	ldrh	r2, [r7, #2]
 8010e7a:	f107 0308 	add.w	r3, r7, #8
 8010e7e:	6879      	ldr	r1, [r7, #4]
 8010e80:	f7ff f80a 	bl	800fe98 <f_write>
 8010e84:	4603      	mov	r3, r0
 8010e86:	73fb      	strb	r3, [r7, #15]

    if (res)
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d005      	beq.n	8010e9a <mf_write+0x46>
    {
        printf("Write Error:%d\r\n", res);
 8010e8e:	7bfb      	ldrb	r3, [r7, #15]
 8010e90:	4619      	mov	r1, r3
 8010e92:	480b      	ldr	r0, [pc, #44]	; (8010ec0 <mf_write+0x6c>)
 8010e94:	f007 fb1a 	bl	80184cc <iprintf>
 8010e98:	e004      	b.n	8010ea4 <mf_write+0x50>
    }
    else
    {
        printf("Writed data len:%d\r\n", bw);
 8010e9a:	68bb      	ldr	r3, [r7, #8]
 8010e9c:	4619      	mov	r1, r3
 8010e9e:	4809      	ldr	r0, [pc, #36]	; (8010ec4 <mf_write+0x70>)
 8010ea0:	f007 fb14 	bl	80184cc <iprintf>
    }

    printf("Write data over.\r\n");
 8010ea4:	4808      	ldr	r0, [pc, #32]	; (8010ec8 <mf_write+0x74>)
 8010ea6:	f007 fbad 	bl	8018604 <puts>
    return res;
 8010eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010eac:	4618      	mov	r0, r3
 8010eae:	3710      	adds	r7, #16
 8010eb0:	46bd      	mov	sp, r7
 8010eb2:	bd80      	pop	{r7, pc}
 8010eb4:	0801ca64 	.word	0x0801ca64
 8010eb8:	0801ca88 	.word	0x0801ca88
 8010ebc:	200008b0 	.word	0x200008b0
 8010ec0:	0801ca9c 	.word	0x0801ca9c
 8010ec4:	0801cab0 	.word	0x0801cab0
 8010ec8:	0801cac8 	.word	0x0801cac8

08010ecc <mf_mkdir>:
 * @brief       
 * @param       path :  + 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_mkdir(uint8_t *path)
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b082      	sub	sp, #8
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	6078      	str	r0, [r7, #4]
    return f_mkdir((const TCHAR *)path);
 8010ed4:	6878      	ldr	r0, [r7, #4]
 8010ed6:	f7ff fc3b 	bl	8010750 <f_mkdir>
 8010eda:	4603      	mov	r3, r0
}
 8010edc:	4618      	mov	r0, r3
 8010ede:	3708      	adds	r7, #8
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	bd80      	pop	{r7, pc}

08010ee4 <time_string>:
 * @brief		1
 * @param		s : 
 * @retval		
 */
void time_string(char *s, uint8_t size)
{
 8010ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010ee6:	b08b      	sub	sp, #44	; 0x2c
 8010ee8:	af06      	add	r7, sp, #24
 8010eea:	6078      	str	r0, [r7, #4]
 8010eec:	460b      	mov	r3, r1
 8010eee:	70fb      	strb	r3, [r7, #3]
	uint8_t year, month, date, week;
	uint8_t hour, min, sec, ampm=0;
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	723b      	strb	r3, [r7, #8]
	rtc_get_time(&hour, &min, &sec, &ampm);
 8010ef4:	f107 0308 	add.w	r3, r7, #8
 8010ef8:	f107 0209 	add.w	r2, r7, #9
 8010efc:	f107 010a 	add.w	r1, r7, #10
 8010f00:	f107 000b 	add.w	r0, r7, #11
 8010f04:	f7f2 fa1a 	bl	800333c <rtc_get_time>
	rtc_get_date(&year, &month, &date, &week);
 8010f08:	f107 030c 	add.w	r3, r7, #12
 8010f0c:	f107 020d 	add.w	r2, r7, #13
 8010f10:	f107 010e 	add.w	r1, r7, #14
 8010f14:	f107 000f 	add.w	r0, r7, #15
 8010f18:	f7f2 fa30 	bl	800337c <rtc_get_date>

	/*rtc2000FATFS1980*/
	snprintf(s, size, "0:/MagnetMeasure/%04d%02d%02d%02d%02d%02d",
 8010f1c:	78f9      	ldrb	r1, [r7, #3]
 8010f1e:	7bfb      	ldrb	r3, [r7, #15]
 8010f20:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8010f24:	7bba      	ldrb	r2, [r7, #14]
 8010f26:	7b78      	ldrb	r0, [r7, #13]
 8010f28:	7afc      	ldrb	r4, [r7, #11]
 8010f2a:	7abd      	ldrb	r5, [r7, #10]
 8010f2c:	7a7e      	ldrb	r6, [r7, #9]
 8010f2e:	9604      	str	r6, [sp, #16]
 8010f30:	9503      	str	r5, [sp, #12]
 8010f32:	9402      	str	r4, [sp, #8]
 8010f34:	9001      	str	r0, [sp, #4]
 8010f36:	9200      	str	r2, [sp, #0]
 8010f38:	4a03      	ldr	r2, [pc, #12]	; (8010f48 <time_string+0x64>)
 8010f3a:	6878      	ldr	r0, [r7, #4]
 8010f3c:	f007 fb80 	bl	8018640 <sniprintf>
				  year+2000, month, date,
				  hour, min	 , sec);
}
 8010f40:	bf00      	nop
 8010f42:	3714      	adds	r7, #20
 8010f44:	46bd      	mov	sp, r7
 8010f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f48:	0801cd88 	.word	0x0801cd88

08010f4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010f4c:	b480      	push	{r7}
 8010f4e:	b085      	sub	sp, #20
 8010f50:	af00      	add	r7, sp, #0
 8010f52:	60f8      	str	r0, [r7, #12]
 8010f54:	60b9      	str	r1, [r7, #8]
 8010f56:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	4a07      	ldr	r2, [pc, #28]	; (8010f78 <vApplicationGetIdleTaskMemory+0x2c>)
 8010f5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010f5e:	68bb      	ldr	r3, [r7, #8]
 8010f60:	4a06      	ldr	r2, [pc, #24]	; (8010f7c <vApplicationGetIdleTaskMemory+0x30>)
 8010f62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2280      	movs	r2, #128	; 0x80
 8010f68:	601a      	str	r2, [r3, #0]
}
 8010f6a:	bf00      	nop
 8010f6c:	3714      	adds	r7, #20
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f74:	4770      	bx	lr
 8010f76:	bf00      	nop
 8010f78:	20000a30 	.word	0x20000a30
 8010f7c:	20000a8c 	.word	0x20000a8c

08010f80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010f80:	b480      	push	{r7}
 8010f82:	b085      	sub	sp, #20
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	60f8      	str	r0, [r7, #12]
 8010f88:	60b9      	str	r1, [r7, #8]
 8010f8a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	4a07      	ldr	r2, [pc, #28]	; (8010fac <vApplicationGetTimerTaskMemory+0x2c>)
 8010f90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010f92:	68bb      	ldr	r3, [r7, #8]
 8010f94:	4a06      	ldr	r2, [pc, #24]	; (8010fb0 <vApplicationGetTimerTaskMemory+0x30>)
 8010f96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010f9e:	601a      	str	r2, [r3, #0]
}
 8010fa0:	bf00      	nop
 8010fa2:	3714      	adds	r7, #20
 8010fa4:	46bd      	mov	sp, r7
 8010fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010faa:	4770      	bx	lr
 8010fac:	20000c8c 	.word	0x20000c8c
 8010fb0:	20000ce8 	.word	0x20000ce8

08010fb4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b083      	sub	sp, #12
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	f103 0208 	add.w	r2, r3, #8
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fcc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f103 0208 	add.w	r2, r3, #8
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f103 0208 	add.w	r2, r3, #8
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	2200      	movs	r2, #0
 8010fe6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010fe8:	bf00      	nop
 8010fea:	370c      	adds	r7, #12
 8010fec:	46bd      	mov	sp, r7
 8010fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff2:	4770      	bx	lr

08010ff4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010ff4:	b480      	push	{r7}
 8010ff6:	b083      	sub	sp, #12
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	2200      	movs	r2, #0
 8011000:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011002:	bf00      	nop
 8011004:	370c      	adds	r7, #12
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr

0801100e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801100e:	b480      	push	{r7}
 8011010:	b085      	sub	sp, #20
 8011012:	af00      	add	r7, sp, #0
 8011014:	6078      	str	r0, [r7, #4]
 8011016:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	685b      	ldr	r3, [r3, #4]
 801101c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801101e:	683b      	ldr	r3, [r7, #0]
 8011020:	68fa      	ldr	r2, [r7, #12]
 8011022:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	689a      	ldr	r2, [r3, #8]
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	689b      	ldr	r3, [r3, #8]
 8011030:	683a      	ldr	r2, [r7, #0]
 8011032:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	683a      	ldr	r2, [r7, #0]
 8011038:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	687a      	ldr	r2, [r7, #4]
 801103e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	681b      	ldr	r3, [r3, #0]
 8011044:	1c5a      	adds	r2, r3, #1
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	601a      	str	r2, [r3, #0]
}
 801104a:	bf00      	nop
 801104c:	3714      	adds	r7, #20
 801104e:	46bd      	mov	sp, r7
 8011050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011054:	4770      	bx	lr

08011056 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011056:	b480      	push	{r7}
 8011058:	b085      	sub	sp, #20
 801105a:	af00      	add	r7, sp, #0
 801105c:	6078      	str	r0, [r7, #4]
 801105e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011066:	68bb      	ldr	r3, [r7, #8]
 8011068:	f1b3 3fff 	cmp.w	r3, #4294967295
 801106c:	d103      	bne.n	8011076 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	691b      	ldr	r3, [r3, #16]
 8011072:	60fb      	str	r3, [r7, #12]
 8011074:	e00c      	b.n	8011090 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	3308      	adds	r3, #8
 801107a:	60fb      	str	r3, [r7, #12]
 801107c:	e002      	b.n	8011084 <vListInsert+0x2e>
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	685b      	ldr	r3, [r3, #4]
 8011082:	60fb      	str	r3, [r7, #12]
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	685b      	ldr	r3, [r3, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	68ba      	ldr	r2, [r7, #8]
 801108c:	429a      	cmp	r2, r3
 801108e:	d2f6      	bcs.n	801107e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	685a      	ldr	r2, [r3, #4]
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	685b      	ldr	r3, [r3, #4]
 801109c:	683a      	ldr	r2, [r7, #0]
 801109e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	68fa      	ldr	r2, [r7, #12]
 80110a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	683a      	ldr	r2, [r7, #0]
 80110aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	687a      	ldr	r2, [r7, #4]
 80110b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	1c5a      	adds	r2, r3, #1
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	601a      	str	r2, [r3, #0]
}
 80110bc:	bf00      	nop
 80110be:	3714      	adds	r7, #20
 80110c0:	46bd      	mov	sp, r7
 80110c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c6:	4770      	bx	lr

080110c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80110c8:	b480      	push	{r7}
 80110ca:	b085      	sub	sp, #20
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	691b      	ldr	r3, [r3, #16]
 80110d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	685b      	ldr	r3, [r3, #4]
 80110da:	687a      	ldr	r2, [r7, #4]
 80110dc:	6892      	ldr	r2, [r2, #8]
 80110de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	689b      	ldr	r3, [r3, #8]
 80110e4:	687a      	ldr	r2, [r7, #4]
 80110e6:	6852      	ldr	r2, [r2, #4]
 80110e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	687a      	ldr	r2, [r7, #4]
 80110f0:	429a      	cmp	r2, r3
 80110f2:	d103      	bne.n	80110fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	689a      	ldr	r2, [r3, #8]
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	2200      	movs	r2, #0
 8011100:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	1e5a      	subs	r2, r3, #1
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	681b      	ldr	r3, [r3, #0]
}
 8011110:	4618      	mov	r0, r3
 8011112:	3714      	adds	r7, #20
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr

0801111c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b084      	sub	sp, #16
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
 8011124:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d10a      	bne.n	8011146 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011134:	f383 8811 	msr	BASEPRI, r3
 8011138:	f3bf 8f6f 	isb	sy
 801113c:	f3bf 8f4f 	dsb	sy
 8011140:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011142:	bf00      	nop
 8011144:	e7fe      	b.n	8011144 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011146:	f002 fa65 	bl	8013614 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	681a      	ldr	r2, [r3, #0]
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011152:	68f9      	ldr	r1, [r7, #12]
 8011154:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011156:	fb01 f303 	mul.w	r3, r1, r3
 801115a:	441a      	add	r2, r3
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	2200      	movs	r2, #0
 8011164:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681a      	ldr	r2, [r3, #0]
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	681a      	ldr	r2, [r3, #0]
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011176:	3b01      	subs	r3, #1
 8011178:	68f9      	ldr	r1, [r7, #12]
 801117a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801117c:	fb01 f303 	mul.w	r3, r1, r3
 8011180:	441a      	add	r2, r3
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	22ff      	movs	r2, #255	; 0xff
 801118a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	22ff      	movs	r2, #255	; 0xff
 8011192:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d114      	bne.n	80111c6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	691b      	ldr	r3, [r3, #16]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d01a      	beq.n	80111da <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	3310      	adds	r3, #16
 80111a8:	4618      	mov	r0, r3
 80111aa:	f001 f9af 	bl	801250c <xTaskRemoveFromEventList>
 80111ae:	4603      	mov	r3, r0
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d012      	beq.n	80111da <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80111b4:	4b0c      	ldr	r3, [pc, #48]	; (80111e8 <xQueueGenericReset+0xcc>)
 80111b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111ba:	601a      	str	r2, [r3, #0]
 80111bc:	f3bf 8f4f 	dsb	sy
 80111c0:	f3bf 8f6f 	isb	sy
 80111c4:	e009      	b.n	80111da <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	3310      	adds	r3, #16
 80111ca:	4618      	mov	r0, r3
 80111cc:	f7ff fef2 	bl	8010fb4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	3324      	adds	r3, #36	; 0x24
 80111d4:	4618      	mov	r0, r3
 80111d6:	f7ff feed 	bl	8010fb4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80111da:	f002 fa4b 	bl	8013674 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80111de:	2301      	movs	r3, #1
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	3710      	adds	r7, #16
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bd80      	pop	{r7, pc}
 80111e8:	e000ed04 	.word	0xe000ed04

080111ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b08e      	sub	sp, #56	; 0x38
 80111f0:	af02      	add	r7, sp, #8
 80111f2:	60f8      	str	r0, [r7, #12]
 80111f4:	60b9      	str	r1, [r7, #8]
 80111f6:	607a      	str	r2, [r7, #4]
 80111f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d10a      	bne.n	8011216 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011204:	f383 8811 	msr	BASEPRI, r3
 8011208:	f3bf 8f6f 	isb	sy
 801120c:	f3bf 8f4f 	dsb	sy
 8011210:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011212:	bf00      	nop
 8011214:	e7fe      	b.n	8011214 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011216:	683b      	ldr	r3, [r7, #0]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d10a      	bne.n	8011232 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 801121c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011220:	f383 8811 	msr	BASEPRI, r3
 8011224:	f3bf 8f6f 	isb	sy
 8011228:	f3bf 8f4f 	dsb	sy
 801122c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801122e:	bf00      	nop
 8011230:	e7fe      	b.n	8011230 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d002      	beq.n	801123e <xQueueGenericCreateStatic+0x52>
 8011238:	68bb      	ldr	r3, [r7, #8]
 801123a:	2b00      	cmp	r3, #0
 801123c:	d001      	beq.n	8011242 <xQueueGenericCreateStatic+0x56>
 801123e:	2301      	movs	r3, #1
 8011240:	e000      	b.n	8011244 <xQueueGenericCreateStatic+0x58>
 8011242:	2300      	movs	r3, #0
 8011244:	2b00      	cmp	r3, #0
 8011246:	d10a      	bne.n	801125e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011248:	f04f 0350 	mov.w	r3, #80	; 0x50
 801124c:	f383 8811 	msr	BASEPRI, r3
 8011250:	f3bf 8f6f 	isb	sy
 8011254:	f3bf 8f4f 	dsb	sy
 8011258:	623b      	str	r3, [r7, #32]
}
 801125a:	bf00      	nop
 801125c:	e7fe      	b.n	801125c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	2b00      	cmp	r3, #0
 8011262:	d102      	bne.n	801126a <xQueueGenericCreateStatic+0x7e>
 8011264:	68bb      	ldr	r3, [r7, #8]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d101      	bne.n	801126e <xQueueGenericCreateStatic+0x82>
 801126a:	2301      	movs	r3, #1
 801126c:	e000      	b.n	8011270 <xQueueGenericCreateStatic+0x84>
 801126e:	2300      	movs	r3, #0
 8011270:	2b00      	cmp	r3, #0
 8011272:	d10a      	bne.n	801128a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011278:	f383 8811 	msr	BASEPRI, r3
 801127c:	f3bf 8f6f 	isb	sy
 8011280:	f3bf 8f4f 	dsb	sy
 8011284:	61fb      	str	r3, [r7, #28]
}
 8011286:	bf00      	nop
 8011288:	e7fe      	b.n	8011288 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801128a:	2350      	movs	r3, #80	; 0x50
 801128c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801128e:	697b      	ldr	r3, [r7, #20]
 8011290:	2b50      	cmp	r3, #80	; 0x50
 8011292:	d00a      	beq.n	80112aa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011298:	f383 8811 	msr	BASEPRI, r3
 801129c:	f3bf 8f6f 	isb	sy
 80112a0:	f3bf 8f4f 	dsb	sy
 80112a4:	61bb      	str	r3, [r7, #24]
}
 80112a6:	bf00      	nop
 80112a8:	e7fe      	b.n	80112a8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80112aa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80112ac:	683b      	ldr	r3, [r7, #0]
 80112ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80112b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d00d      	beq.n	80112d2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80112b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112b8:	2201      	movs	r2, #1
 80112ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80112be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80112c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112c4:	9300      	str	r3, [sp, #0]
 80112c6:	4613      	mov	r3, r2
 80112c8:	687a      	ldr	r2, [r7, #4]
 80112ca:	68b9      	ldr	r1, [r7, #8]
 80112cc:	68f8      	ldr	r0, [r7, #12]
 80112ce:	f000 f83f 	bl	8011350 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80112d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80112d4:	4618      	mov	r0, r3
 80112d6:	3730      	adds	r7, #48	; 0x30
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}

080112dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b08a      	sub	sp, #40	; 0x28
 80112e0:	af02      	add	r7, sp, #8
 80112e2:	60f8      	str	r0, [r7, #12]
 80112e4:	60b9      	str	r1, [r7, #8]
 80112e6:	4613      	mov	r3, r2
 80112e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d10a      	bne.n	8011306 <xQueueGenericCreate+0x2a>
	__asm volatile
 80112f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112f4:	f383 8811 	msr	BASEPRI, r3
 80112f8:	f3bf 8f6f 	isb	sy
 80112fc:	f3bf 8f4f 	dsb	sy
 8011300:	613b      	str	r3, [r7, #16]
}
 8011302:	bf00      	nop
 8011304:	e7fe      	b.n	8011304 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	68ba      	ldr	r2, [r7, #8]
 801130a:	fb02 f303 	mul.w	r3, r2, r3
 801130e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011310:	69fb      	ldr	r3, [r7, #28]
 8011312:	3350      	adds	r3, #80	; 0x50
 8011314:	4618      	mov	r0, r3
 8011316:	f002 fa9f 	bl	8013858 <pvPortMalloc>
 801131a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801131c:	69bb      	ldr	r3, [r7, #24]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d011      	beq.n	8011346 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011322:	69bb      	ldr	r3, [r7, #24]
 8011324:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011326:	697b      	ldr	r3, [r7, #20]
 8011328:	3350      	adds	r3, #80	; 0x50
 801132a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801132c:	69bb      	ldr	r3, [r7, #24]
 801132e:	2200      	movs	r2, #0
 8011330:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011334:	79fa      	ldrb	r2, [r7, #7]
 8011336:	69bb      	ldr	r3, [r7, #24]
 8011338:	9300      	str	r3, [sp, #0]
 801133a:	4613      	mov	r3, r2
 801133c:	697a      	ldr	r2, [r7, #20]
 801133e:	68b9      	ldr	r1, [r7, #8]
 8011340:	68f8      	ldr	r0, [r7, #12]
 8011342:	f000 f805 	bl	8011350 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011346:	69bb      	ldr	r3, [r7, #24]
	}
 8011348:	4618      	mov	r0, r3
 801134a:	3720      	adds	r7, #32
 801134c:	46bd      	mov	sp, r7
 801134e:	bd80      	pop	{r7, pc}

08011350 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011350:	b580      	push	{r7, lr}
 8011352:	b084      	sub	sp, #16
 8011354:	af00      	add	r7, sp, #0
 8011356:	60f8      	str	r0, [r7, #12]
 8011358:	60b9      	str	r1, [r7, #8]
 801135a:	607a      	str	r2, [r7, #4]
 801135c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801135e:	68bb      	ldr	r3, [r7, #8]
 8011360:	2b00      	cmp	r3, #0
 8011362:	d103      	bne.n	801136c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011364:	69bb      	ldr	r3, [r7, #24]
 8011366:	69ba      	ldr	r2, [r7, #24]
 8011368:	601a      	str	r2, [r3, #0]
 801136a:	e002      	b.n	8011372 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801136c:	69bb      	ldr	r3, [r7, #24]
 801136e:	687a      	ldr	r2, [r7, #4]
 8011370:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011372:	69bb      	ldr	r3, [r7, #24]
 8011374:	68fa      	ldr	r2, [r7, #12]
 8011376:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011378:	69bb      	ldr	r3, [r7, #24]
 801137a:	68ba      	ldr	r2, [r7, #8]
 801137c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801137e:	2101      	movs	r1, #1
 8011380:	69b8      	ldr	r0, [r7, #24]
 8011382:	f7ff fecb 	bl	801111c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011386:	69bb      	ldr	r3, [r7, #24]
 8011388:	78fa      	ldrb	r2, [r7, #3]
 801138a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801138e:	bf00      	nop
 8011390:	3710      	adds	r7, #16
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
	...

08011398 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b08e      	sub	sp, #56	; 0x38
 801139c:	af00      	add	r7, sp, #0
 801139e:	60f8      	str	r0, [r7, #12]
 80113a0:	60b9      	str	r1, [r7, #8]
 80113a2:	607a      	str	r2, [r7, #4]
 80113a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80113a6:	2300      	movs	r3, #0
 80113a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80113ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d10a      	bne.n	80113ca <xQueueGenericSend+0x32>
	__asm volatile
 80113b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113b8:	f383 8811 	msr	BASEPRI, r3
 80113bc:	f3bf 8f6f 	isb	sy
 80113c0:	f3bf 8f4f 	dsb	sy
 80113c4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80113c6:	bf00      	nop
 80113c8:	e7fe      	b.n	80113c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80113ca:	68bb      	ldr	r3, [r7, #8]
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d103      	bne.n	80113d8 <xQueueGenericSend+0x40>
 80113d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d101      	bne.n	80113dc <xQueueGenericSend+0x44>
 80113d8:	2301      	movs	r3, #1
 80113da:	e000      	b.n	80113de <xQueueGenericSend+0x46>
 80113dc:	2300      	movs	r3, #0
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d10a      	bne.n	80113f8 <xQueueGenericSend+0x60>
	__asm volatile
 80113e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113e6:	f383 8811 	msr	BASEPRI, r3
 80113ea:	f3bf 8f6f 	isb	sy
 80113ee:	f3bf 8f4f 	dsb	sy
 80113f2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80113f4:	bf00      	nop
 80113f6:	e7fe      	b.n	80113f6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	2b02      	cmp	r3, #2
 80113fc:	d103      	bne.n	8011406 <xQueueGenericSend+0x6e>
 80113fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011402:	2b01      	cmp	r3, #1
 8011404:	d101      	bne.n	801140a <xQueueGenericSend+0x72>
 8011406:	2301      	movs	r3, #1
 8011408:	e000      	b.n	801140c <xQueueGenericSend+0x74>
 801140a:	2300      	movs	r3, #0
 801140c:	2b00      	cmp	r3, #0
 801140e:	d10a      	bne.n	8011426 <xQueueGenericSend+0x8e>
	__asm volatile
 8011410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011414:	f383 8811 	msr	BASEPRI, r3
 8011418:	f3bf 8f6f 	isb	sy
 801141c:	f3bf 8f4f 	dsb	sy
 8011420:	623b      	str	r3, [r7, #32]
}
 8011422:	bf00      	nop
 8011424:	e7fe      	b.n	8011424 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011426:	f001 fa3f 	bl	80128a8 <xTaskGetSchedulerState>
 801142a:	4603      	mov	r3, r0
 801142c:	2b00      	cmp	r3, #0
 801142e:	d102      	bne.n	8011436 <xQueueGenericSend+0x9e>
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d101      	bne.n	801143a <xQueueGenericSend+0xa2>
 8011436:	2301      	movs	r3, #1
 8011438:	e000      	b.n	801143c <xQueueGenericSend+0xa4>
 801143a:	2300      	movs	r3, #0
 801143c:	2b00      	cmp	r3, #0
 801143e:	d10a      	bne.n	8011456 <xQueueGenericSend+0xbe>
	__asm volatile
 8011440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011444:	f383 8811 	msr	BASEPRI, r3
 8011448:	f3bf 8f6f 	isb	sy
 801144c:	f3bf 8f4f 	dsb	sy
 8011450:	61fb      	str	r3, [r7, #28]
}
 8011452:	bf00      	nop
 8011454:	e7fe      	b.n	8011454 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011456:	f002 f8dd 	bl	8013614 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801145a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801145c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801145e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011462:	429a      	cmp	r2, r3
 8011464:	d302      	bcc.n	801146c <xQueueGenericSend+0xd4>
 8011466:	683b      	ldr	r3, [r7, #0]
 8011468:	2b02      	cmp	r3, #2
 801146a:	d129      	bne.n	80114c0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801146c:	683a      	ldr	r2, [r7, #0]
 801146e:	68b9      	ldr	r1, [r7, #8]
 8011470:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011472:	f000 fa0b 	bl	801188c <prvCopyDataToQueue>
 8011476:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801147c:	2b00      	cmp	r3, #0
 801147e:	d010      	beq.n	80114a2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011482:	3324      	adds	r3, #36	; 0x24
 8011484:	4618      	mov	r0, r3
 8011486:	f001 f841 	bl	801250c <xTaskRemoveFromEventList>
 801148a:	4603      	mov	r3, r0
 801148c:	2b00      	cmp	r3, #0
 801148e:	d013      	beq.n	80114b8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011490:	4b3f      	ldr	r3, [pc, #252]	; (8011590 <xQueueGenericSend+0x1f8>)
 8011492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011496:	601a      	str	r2, [r3, #0]
 8011498:	f3bf 8f4f 	dsb	sy
 801149c:	f3bf 8f6f 	isb	sy
 80114a0:	e00a      	b.n	80114b8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80114a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d007      	beq.n	80114b8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80114a8:	4b39      	ldr	r3, [pc, #228]	; (8011590 <xQueueGenericSend+0x1f8>)
 80114aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80114ae:	601a      	str	r2, [r3, #0]
 80114b0:	f3bf 8f4f 	dsb	sy
 80114b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80114b8:	f002 f8dc 	bl	8013674 <vPortExitCritical>
				return pdPASS;
 80114bc:	2301      	movs	r3, #1
 80114be:	e063      	b.n	8011588 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d103      	bne.n	80114ce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80114c6:	f002 f8d5 	bl	8013674 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80114ca:	2300      	movs	r3, #0
 80114cc:	e05c      	b.n	8011588 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80114ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d106      	bne.n	80114e2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80114d4:	f107 0314 	add.w	r3, r7, #20
 80114d8:	4618      	mov	r0, r3
 80114da:	f001 f87b 	bl	80125d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80114de:	2301      	movs	r3, #1
 80114e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80114e2:	f002 f8c7 	bl	8013674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80114e6:	f000 fded 	bl	80120c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80114ea:	f002 f893 	bl	8013614 <vPortEnterCritical>
 80114ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80114f4:	b25b      	sxtb	r3, r3
 80114f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114fa:	d103      	bne.n	8011504 <xQueueGenericSend+0x16c>
 80114fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114fe:	2200      	movs	r2, #0
 8011500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011506:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801150a:	b25b      	sxtb	r3, r3
 801150c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011510:	d103      	bne.n	801151a <xQueueGenericSend+0x182>
 8011512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011514:	2200      	movs	r2, #0
 8011516:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801151a:	f002 f8ab 	bl	8013674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801151e:	1d3a      	adds	r2, r7, #4
 8011520:	f107 0314 	add.w	r3, r7, #20
 8011524:	4611      	mov	r1, r2
 8011526:	4618      	mov	r0, r3
 8011528:	f001 f86a 	bl	8012600 <xTaskCheckForTimeOut>
 801152c:	4603      	mov	r3, r0
 801152e:	2b00      	cmp	r3, #0
 8011530:	d124      	bne.n	801157c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011532:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011534:	f000 faa2 	bl	8011a7c <prvIsQueueFull>
 8011538:	4603      	mov	r3, r0
 801153a:	2b00      	cmp	r3, #0
 801153c:	d018      	beq.n	8011570 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801153e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011540:	3310      	adds	r3, #16
 8011542:	687a      	ldr	r2, [r7, #4]
 8011544:	4611      	mov	r1, r2
 8011546:	4618      	mov	r0, r3
 8011548:	f000 ff90 	bl	801246c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801154c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801154e:	f000 fa2d 	bl	80119ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011552:	f000 fdc5 	bl	80120e0 <xTaskResumeAll>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	f47f af7c 	bne.w	8011456 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801155e:	4b0c      	ldr	r3, [pc, #48]	; (8011590 <xQueueGenericSend+0x1f8>)
 8011560:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011564:	601a      	str	r2, [r3, #0]
 8011566:	f3bf 8f4f 	dsb	sy
 801156a:	f3bf 8f6f 	isb	sy
 801156e:	e772      	b.n	8011456 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011570:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011572:	f000 fa1b 	bl	80119ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011576:	f000 fdb3 	bl	80120e0 <xTaskResumeAll>
 801157a:	e76c      	b.n	8011456 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801157c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801157e:	f000 fa15 	bl	80119ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011582:	f000 fdad 	bl	80120e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011586:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011588:	4618      	mov	r0, r3
 801158a:	3738      	adds	r7, #56	; 0x38
 801158c:	46bd      	mov	sp, r7
 801158e:	bd80      	pop	{r7, pc}
 8011590:	e000ed04 	.word	0xe000ed04

08011594 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b090      	sub	sp, #64	; 0x40
 8011598:	af00      	add	r7, sp, #0
 801159a:	60f8      	str	r0, [r7, #12]
 801159c:	60b9      	str	r1, [r7, #8]
 801159e:	607a      	str	r2, [r7, #4]
 80115a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80115a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d10a      	bne.n	80115c2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80115ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115b0:	f383 8811 	msr	BASEPRI, r3
 80115b4:	f3bf 8f6f 	isb	sy
 80115b8:	f3bf 8f4f 	dsb	sy
 80115bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80115be:	bf00      	nop
 80115c0:	e7fe      	b.n	80115c0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80115c2:	68bb      	ldr	r3, [r7, #8]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d103      	bne.n	80115d0 <xQueueGenericSendFromISR+0x3c>
 80115c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d101      	bne.n	80115d4 <xQueueGenericSendFromISR+0x40>
 80115d0:	2301      	movs	r3, #1
 80115d2:	e000      	b.n	80115d6 <xQueueGenericSendFromISR+0x42>
 80115d4:	2300      	movs	r3, #0
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d10a      	bne.n	80115f0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80115da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115de:	f383 8811 	msr	BASEPRI, r3
 80115e2:	f3bf 8f6f 	isb	sy
 80115e6:	f3bf 8f4f 	dsb	sy
 80115ea:	627b      	str	r3, [r7, #36]	; 0x24
}
 80115ec:	bf00      	nop
 80115ee:	e7fe      	b.n	80115ee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	2b02      	cmp	r3, #2
 80115f4:	d103      	bne.n	80115fe <xQueueGenericSendFromISR+0x6a>
 80115f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d101      	bne.n	8011602 <xQueueGenericSendFromISR+0x6e>
 80115fe:	2301      	movs	r3, #1
 8011600:	e000      	b.n	8011604 <xQueueGenericSendFromISR+0x70>
 8011602:	2300      	movs	r3, #0
 8011604:	2b00      	cmp	r3, #0
 8011606:	d10a      	bne.n	801161e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011608:	f04f 0350 	mov.w	r3, #80	; 0x50
 801160c:	f383 8811 	msr	BASEPRI, r3
 8011610:	f3bf 8f6f 	isb	sy
 8011614:	f3bf 8f4f 	dsb	sy
 8011618:	623b      	str	r3, [r7, #32]
}
 801161a:	bf00      	nop
 801161c:	e7fe      	b.n	801161c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801161e:	f002 f8db 	bl	80137d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011622:	f3ef 8211 	mrs	r2, BASEPRI
 8011626:	f04f 0350 	mov.w	r3, #80	; 0x50
 801162a:	f383 8811 	msr	BASEPRI, r3
 801162e:	f3bf 8f6f 	isb	sy
 8011632:	f3bf 8f4f 	dsb	sy
 8011636:	61fa      	str	r2, [r7, #28]
 8011638:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801163a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801163c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801163e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011640:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011646:	429a      	cmp	r2, r3
 8011648:	d302      	bcc.n	8011650 <xQueueGenericSendFromISR+0xbc>
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	2b02      	cmp	r3, #2
 801164e:	d12f      	bne.n	80116b0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011652:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801165a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801165c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801165e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011660:	683a      	ldr	r2, [r7, #0]
 8011662:	68b9      	ldr	r1, [r7, #8]
 8011664:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011666:	f000 f911 	bl	801188c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801166a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801166e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011672:	d112      	bne.n	801169a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011678:	2b00      	cmp	r3, #0
 801167a:	d016      	beq.n	80116aa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801167c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801167e:	3324      	adds	r3, #36	; 0x24
 8011680:	4618      	mov	r0, r3
 8011682:	f000 ff43 	bl	801250c <xTaskRemoveFromEventList>
 8011686:	4603      	mov	r3, r0
 8011688:	2b00      	cmp	r3, #0
 801168a:	d00e      	beq.n	80116aa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d00b      	beq.n	80116aa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	2201      	movs	r2, #1
 8011696:	601a      	str	r2, [r3, #0]
 8011698:	e007      	b.n	80116aa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801169a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801169e:	3301      	adds	r3, #1
 80116a0:	b2db      	uxtb	r3, r3
 80116a2:	b25a      	sxtb	r2, r3
 80116a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80116aa:	2301      	movs	r3, #1
 80116ac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80116ae:	e001      	b.n	80116b4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80116b0:	2300      	movs	r3, #0
 80116b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80116b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116b6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80116b8:	697b      	ldr	r3, [r7, #20]
 80116ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80116be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80116c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80116c2:	4618      	mov	r0, r3
 80116c4:	3740      	adds	r7, #64	; 0x40
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}
	...

080116cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b08c      	sub	sp, #48	; 0x30
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	60f8      	str	r0, [r7, #12]
 80116d4:	60b9      	str	r1, [r7, #8]
 80116d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80116d8:	2300      	movs	r3, #0
 80116da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80116e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d10a      	bne.n	80116fc <xQueueReceive+0x30>
	__asm volatile
 80116e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116ea:	f383 8811 	msr	BASEPRI, r3
 80116ee:	f3bf 8f6f 	isb	sy
 80116f2:	f3bf 8f4f 	dsb	sy
 80116f6:	623b      	str	r3, [r7, #32]
}
 80116f8:	bf00      	nop
 80116fa:	e7fe      	b.n	80116fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80116fc:	68bb      	ldr	r3, [r7, #8]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d103      	bne.n	801170a <xQueueReceive+0x3e>
 8011702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011706:	2b00      	cmp	r3, #0
 8011708:	d101      	bne.n	801170e <xQueueReceive+0x42>
 801170a:	2301      	movs	r3, #1
 801170c:	e000      	b.n	8011710 <xQueueReceive+0x44>
 801170e:	2300      	movs	r3, #0
 8011710:	2b00      	cmp	r3, #0
 8011712:	d10a      	bne.n	801172a <xQueueReceive+0x5e>
	__asm volatile
 8011714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011718:	f383 8811 	msr	BASEPRI, r3
 801171c:	f3bf 8f6f 	isb	sy
 8011720:	f3bf 8f4f 	dsb	sy
 8011724:	61fb      	str	r3, [r7, #28]
}
 8011726:	bf00      	nop
 8011728:	e7fe      	b.n	8011728 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801172a:	f001 f8bd 	bl	80128a8 <xTaskGetSchedulerState>
 801172e:	4603      	mov	r3, r0
 8011730:	2b00      	cmp	r3, #0
 8011732:	d102      	bne.n	801173a <xQueueReceive+0x6e>
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	2b00      	cmp	r3, #0
 8011738:	d101      	bne.n	801173e <xQueueReceive+0x72>
 801173a:	2301      	movs	r3, #1
 801173c:	e000      	b.n	8011740 <xQueueReceive+0x74>
 801173e:	2300      	movs	r3, #0
 8011740:	2b00      	cmp	r3, #0
 8011742:	d10a      	bne.n	801175a <xQueueReceive+0x8e>
	__asm volatile
 8011744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011748:	f383 8811 	msr	BASEPRI, r3
 801174c:	f3bf 8f6f 	isb	sy
 8011750:	f3bf 8f4f 	dsb	sy
 8011754:	61bb      	str	r3, [r7, #24]
}
 8011756:	bf00      	nop
 8011758:	e7fe      	b.n	8011758 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801175a:	f001 ff5b 	bl	8013614 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801175e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011762:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011766:	2b00      	cmp	r3, #0
 8011768:	d01f      	beq.n	80117aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801176a:	68b9      	ldr	r1, [r7, #8]
 801176c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801176e:	f000 f8f7 	bl	8011960 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011774:	1e5a      	subs	r2, r3, #1
 8011776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011778:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801177a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801177c:	691b      	ldr	r3, [r3, #16]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d00f      	beq.n	80117a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011784:	3310      	adds	r3, #16
 8011786:	4618      	mov	r0, r3
 8011788:	f000 fec0 	bl	801250c <xTaskRemoveFromEventList>
 801178c:	4603      	mov	r3, r0
 801178e:	2b00      	cmp	r3, #0
 8011790:	d007      	beq.n	80117a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011792:	4b3d      	ldr	r3, [pc, #244]	; (8011888 <xQueueReceive+0x1bc>)
 8011794:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011798:	601a      	str	r2, [r3, #0]
 801179a:	f3bf 8f4f 	dsb	sy
 801179e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80117a2:	f001 ff67 	bl	8013674 <vPortExitCritical>
				return pdPASS;
 80117a6:	2301      	movs	r3, #1
 80117a8:	e069      	b.n	801187e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d103      	bne.n	80117b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80117b0:	f001 ff60 	bl	8013674 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80117b4:	2300      	movs	r3, #0
 80117b6:	e062      	b.n	801187e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80117b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d106      	bne.n	80117cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80117be:	f107 0310 	add.w	r3, r7, #16
 80117c2:	4618      	mov	r0, r3
 80117c4:	f000 ff06 	bl	80125d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80117c8:	2301      	movs	r3, #1
 80117ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80117cc:	f001 ff52 	bl	8013674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80117d0:	f000 fc78 	bl	80120c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80117d4:	f001 ff1e 	bl	8013614 <vPortEnterCritical>
 80117d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80117de:	b25b      	sxtb	r3, r3
 80117e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117e4:	d103      	bne.n	80117ee <xQueueReceive+0x122>
 80117e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117e8:	2200      	movs	r2, #0
 80117ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80117ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80117f4:	b25b      	sxtb	r3, r3
 80117f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117fa:	d103      	bne.n	8011804 <xQueueReceive+0x138>
 80117fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80117fe:	2200      	movs	r2, #0
 8011800:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011804:	f001 ff36 	bl	8013674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011808:	1d3a      	adds	r2, r7, #4
 801180a:	f107 0310 	add.w	r3, r7, #16
 801180e:	4611      	mov	r1, r2
 8011810:	4618      	mov	r0, r3
 8011812:	f000 fef5 	bl	8012600 <xTaskCheckForTimeOut>
 8011816:	4603      	mov	r3, r0
 8011818:	2b00      	cmp	r3, #0
 801181a:	d123      	bne.n	8011864 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801181c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801181e:	f000 f917 	bl	8011a50 <prvIsQueueEmpty>
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d017      	beq.n	8011858 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801182a:	3324      	adds	r3, #36	; 0x24
 801182c:	687a      	ldr	r2, [r7, #4]
 801182e:	4611      	mov	r1, r2
 8011830:	4618      	mov	r0, r3
 8011832:	f000 fe1b 	bl	801246c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011836:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011838:	f000 f8b8 	bl	80119ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801183c:	f000 fc50 	bl	80120e0 <xTaskResumeAll>
 8011840:	4603      	mov	r3, r0
 8011842:	2b00      	cmp	r3, #0
 8011844:	d189      	bne.n	801175a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8011846:	4b10      	ldr	r3, [pc, #64]	; (8011888 <xQueueReceive+0x1bc>)
 8011848:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801184c:	601a      	str	r2, [r3, #0]
 801184e:	f3bf 8f4f 	dsb	sy
 8011852:	f3bf 8f6f 	isb	sy
 8011856:	e780      	b.n	801175a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801185a:	f000 f8a7 	bl	80119ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801185e:	f000 fc3f 	bl	80120e0 <xTaskResumeAll>
 8011862:	e77a      	b.n	801175a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011864:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011866:	f000 f8a1 	bl	80119ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801186a:	f000 fc39 	bl	80120e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801186e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011870:	f000 f8ee 	bl	8011a50 <prvIsQueueEmpty>
 8011874:	4603      	mov	r3, r0
 8011876:	2b00      	cmp	r3, #0
 8011878:	f43f af6f 	beq.w	801175a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801187c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801187e:	4618      	mov	r0, r3
 8011880:	3730      	adds	r7, #48	; 0x30
 8011882:	46bd      	mov	sp, r7
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	e000ed04 	.word	0xe000ed04

0801188c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801188c:	b580      	push	{r7, lr}
 801188e:	b086      	sub	sp, #24
 8011890:	af00      	add	r7, sp, #0
 8011892:	60f8      	str	r0, [r7, #12]
 8011894:	60b9      	str	r1, [r7, #8]
 8011896:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011898:	2300      	movs	r3, #0
 801189a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80118a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d10d      	bne.n	80118c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d14d      	bne.n	801194e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	689b      	ldr	r3, [r3, #8]
 80118b6:	4618      	mov	r0, r3
 80118b8:	f001 f814 	bl	80128e4 <xTaskPriorityDisinherit>
 80118bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	2200      	movs	r2, #0
 80118c2:	609a      	str	r2, [r3, #8]
 80118c4:	e043      	b.n	801194e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d119      	bne.n	8011900 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	6858      	ldr	r0, [r3, #4]
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118d4:	461a      	mov	r2, r3
 80118d6:	68b9      	ldr	r1, [r7, #8]
 80118d8:	f005 fd2e 	bl	8017338 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	685a      	ldr	r2, [r3, #4]
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80118e4:	441a      	add	r2, r3
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	685a      	ldr	r2, [r3, #4]
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	689b      	ldr	r3, [r3, #8]
 80118f2:	429a      	cmp	r2, r3
 80118f4:	d32b      	bcc.n	801194e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681a      	ldr	r2, [r3, #0]
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	605a      	str	r2, [r3, #4]
 80118fe:	e026      	b.n	801194e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	68d8      	ldr	r0, [r3, #12]
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011908:	461a      	mov	r2, r3
 801190a:	68b9      	ldr	r1, [r7, #8]
 801190c:	f005 fd14 	bl	8017338 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	68da      	ldr	r2, [r3, #12]
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011918:	425b      	negs	r3, r3
 801191a:	441a      	add	r2, r3
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011920:	68fb      	ldr	r3, [r7, #12]
 8011922:	68da      	ldr	r2, [r3, #12]
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	429a      	cmp	r2, r3
 801192a:	d207      	bcs.n	801193c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	689a      	ldr	r2, [r3, #8]
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011934:	425b      	negs	r3, r3
 8011936:	441a      	add	r2, r3
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	2b02      	cmp	r3, #2
 8011940:	d105      	bne.n	801194e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d002      	beq.n	801194e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011948:	693b      	ldr	r3, [r7, #16]
 801194a:	3b01      	subs	r3, #1
 801194c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801194e:	693b      	ldr	r3, [r7, #16]
 8011950:	1c5a      	adds	r2, r3, #1
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8011956:	697b      	ldr	r3, [r7, #20]
}
 8011958:	4618      	mov	r0, r3
 801195a:	3718      	adds	r7, #24
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}

08011960 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b082      	sub	sp, #8
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
 8011968:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801196e:	2b00      	cmp	r3, #0
 8011970:	d018      	beq.n	80119a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	68da      	ldr	r2, [r3, #12]
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801197a:	441a      	add	r2, r3
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	68da      	ldr	r2, [r3, #12]
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	689b      	ldr	r3, [r3, #8]
 8011988:	429a      	cmp	r2, r3
 801198a:	d303      	bcc.n	8011994 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	681a      	ldr	r2, [r3, #0]
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	68d9      	ldr	r1, [r3, #12]
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801199c:	461a      	mov	r2, r3
 801199e:	6838      	ldr	r0, [r7, #0]
 80119a0:	f005 fcca 	bl	8017338 <memcpy>
	}
}
 80119a4:	bf00      	nop
 80119a6:	3708      	adds	r7, #8
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}

080119ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b084      	sub	sp, #16
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80119b4:	f001 fe2e 	bl	8013614 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80119be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80119c0:	e011      	b.n	80119e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d012      	beq.n	80119f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	3324      	adds	r3, #36	; 0x24
 80119ce:	4618      	mov	r0, r3
 80119d0:	f000 fd9c 	bl	801250c <xTaskRemoveFromEventList>
 80119d4:	4603      	mov	r3, r0
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d001      	beq.n	80119de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80119da:	f000 fe73 	bl	80126c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80119de:	7bfb      	ldrb	r3, [r7, #15]
 80119e0:	3b01      	subs	r3, #1
 80119e2:	b2db      	uxtb	r3, r3
 80119e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80119e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	dce9      	bgt.n	80119c2 <prvUnlockQueue+0x16>
 80119ee:	e000      	b.n	80119f2 <prvUnlockQueue+0x46>
					break;
 80119f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	22ff      	movs	r2, #255	; 0xff
 80119f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80119fa:	f001 fe3b 	bl	8013674 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80119fe:	f001 fe09 	bl	8013614 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011a08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a0a:	e011      	b.n	8011a30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	691b      	ldr	r3, [r3, #16]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d012      	beq.n	8011a3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	3310      	adds	r3, #16
 8011a18:	4618      	mov	r0, r3
 8011a1a:	f000 fd77 	bl	801250c <xTaskRemoveFromEventList>
 8011a1e:	4603      	mov	r3, r0
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d001      	beq.n	8011a28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011a24:	f000 fe4e 	bl	80126c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011a28:	7bbb      	ldrb	r3, [r7, #14]
 8011a2a:	3b01      	subs	r3, #1
 8011a2c:	b2db      	uxtb	r3, r3
 8011a2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	dce9      	bgt.n	8011a0c <prvUnlockQueue+0x60>
 8011a38:	e000      	b.n	8011a3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011a3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	22ff      	movs	r2, #255	; 0xff
 8011a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011a44:	f001 fe16 	bl	8013674 <vPortExitCritical>
}
 8011a48:	bf00      	nop
 8011a4a:	3710      	adds	r7, #16
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	bd80      	pop	{r7, pc}

08011a50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b084      	sub	sp, #16
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a58:	f001 fddc 	bl	8013614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d102      	bne.n	8011a6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011a64:	2301      	movs	r3, #1
 8011a66:	60fb      	str	r3, [r7, #12]
 8011a68:	e001      	b.n	8011a6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011a6e:	f001 fe01 	bl	8013674 <vPortExitCritical>

	return xReturn;
 8011a72:	68fb      	ldr	r3, [r7, #12]
}
 8011a74:	4618      	mov	r0, r3
 8011a76:	3710      	adds	r7, #16
 8011a78:	46bd      	mov	sp, r7
 8011a7a:	bd80      	pop	{r7, pc}

08011a7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011a7c:	b580      	push	{r7, lr}
 8011a7e:	b084      	sub	sp, #16
 8011a80:	af00      	add	r7, sp, #0
 8011a82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011a84:	f001 fdc6 	bl	8013614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a90:	429a      	cmp	r2, r3
 8011a92:	d102      	bne.n	8011a9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011a94:	2301      	movs	r3, #1
 8011a96:	60fb      	str	r3, [r7, #12]
 8011a98:	e001      	b.n	8011a9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011a9e:	f001 fde9 	bl	8013674 <vPortExitCritical>

	return xReturn;
 8011aa2:	68fb      	ldr	r3, [r7, #12]
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3710      	adds	r7, #16
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}

08011aac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011aac:	b480      	push	{r7}
 8011aae:	b085      	sub	sp, #20
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
 8011ab4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	60fb      	str	r3, [r7, #12]
 8011aba:	e014      	b.n	8011ae6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011abc:	4a0f      	ldr	r2, [pc, #60]	; (8011afc <vQueueAddToRegistry+0x50>)
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d10b      	bne.n	8011ae0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011ac8:	490c      	ldr	r1, [pc, #48]	; (8011afc <vQueueAddToRegistry+0x50>)
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	683a      	ldr	r2, [r7, #0]
 8011ace:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011ad2:	4a0a      	ldr	r2, [pc, #40]	; (8011afc <vQueueAddToRegistry+0x50>)
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	00db      	lsls	r3, r3, #3
 8011ad8:	4413      	add	r3, r2
 8011ada:	687a      	ldr	r2, [r7, #4]
 8011adc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011ade:	e006      	b.n	8011aee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	3301      	adds	r3, #1
 8011ae4:	60fb      	str	r3, [r7, #12]
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	2b07      	cmp	r3, #7
 8011aea:	d9e7      	bls.n	8011abc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011aec:	bf00      	nop
 8011aee:	bf00      	nop
 8011af0:	3714      	adds	r7, #20
 8011af2:	46bd      	mov	sp, r7
 8011af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	200010e8 	.word	0x200010e8

08011b00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b086      	sub	sp, #24
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	60f8      	str	r0, [r7, #12]
 8011b08:	60b9      	str	r1, [r7, #8]
 8011b0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011b0c:	68fb      	ldr	r3, [r7, #12]
 8011b0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011b10:	f001 fd80 	bl	8013614 <vPortEnterCritical>
 8011b14:	697b      	ldr	r3, [r7, #20]
 8011b16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011b1a:	b25b      	sxtb	r3, r3
 8011b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b20:	d103      	bne.n	8011b2a <vQueueWaitForMessageRestricted+0x2a>
 8011b22:	697b      	ldr	r3, [r7, #20]
 8011b24:	2200      	movs	r2, #0
 8011b26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011b2a:	697b      	ldr	r3, [r7, #20]
 8011b2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011b30:	b25b      	sxtb	r3, r3
 8011b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b36:	d103      	bne.n	8011b40 <vQueueWaitForMessageRestricted+0x40>
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011b40:	f001 fd98 	bl	8013674 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011b44:	697b      	ldr	r3, [r7, #20]
 8011b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d106      	bne.n	8011b5a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011b4c:	697b      	ldr	r3, [r7, #20]
 8011b4e:	3324      	adds	r3, #36	; 0x24
 8011b50:	687a      	ldr	r2, [r7, #4]
 8011b52:	68b9      	ldr	r1, [r7, #8]
 8011b54:	4618      	mov	r0, r3
 8011b56:	f000 fcad 	bl	80124b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011b5a:	6978      	ldr	r0, [r7, #20]
 8011b5c:	f7ff ff26 	bl	80119ac <prvUnlockQueue>
	}
 8011b60:	bf00      	nop
 8011b62:	3718      	adds	r7, #24
 8011b64:	46bd      	mov	sp, r7
 8011b66:	bd80      	pop	{r7, pc}

08011b68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011b68:	b580      	push	{r7, lr}
 8011b6a:	b08e      	sub	sp, #56	; 0x38
 8011b6c:	af04      	add	r7, sp, #16
 8011b6e:	60f8      	str	r0, [r7, #12]
 8011b70:	60b9      	str	r1, [r7, #8]
 8011b72:	607a      	str	r2, [r7, #4]
 8011b74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d10a      	bne.n	8011b92 <xTaskCreateStatic+0x2a>
	__asm volatile
 8011b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b80:	f383 8811 	msr	BASEPRI, r3
 8011b84:	f3bf 8f6f 	isb	sy
 8011b88:	f3bf 8f4f 	dsb	sy
 8011b8c:	623b      	str	r3, [r7, #32]
}
 8011b8e:	bf00      	nop
 8011b90:	e7fe      	b.n	8011b90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b94:	2b00      	cmp	r3, #0
 8011b96:	d10a      	bne.n	8011bae <xTaskCreateStatic+0x46>
	__asm volatile
 8011b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b9c:	f383 8811 	msr	BASEPRI, r3
 8011ba0:	f3bf 8f6f 	isb	sy
 8011ba4:	f3bf 8f4f 	dsb	sy
 8011ba8:	61fb      	str	r3, [r7, #28]
}
 8011baa:	bf00      	nop
 8011bac:	e7fe      	b.n	8011bac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011bae:	235c      	movs	r3, #92	; 0x5c
 8011bb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011bb2:	693b      	ldr	r3, [r7, #16]
 8011bb4:	2b5c      	cmp	r3, #92	; 0x5c
 8011bb6:	d00a      	beq.n	8011bce <xTaskCreateStatic+0x66>
	__asm volatile
 8011bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bbc:	f383 8811 	msr	BASEPRI, r3
 8011bc0:	f3bf 8f6f 	isb	sy
 8011bc4:	f3bf 8f4f 	dsb	sy
 8011bc8:	61bb      	str	r3, [r7, #24]
}
 8011bca:	bf00      	nop
 8011bcc:	e7fe      	b.n	8011bcc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011bce:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d01e      	beq.n	8011c14 <xTaskCreateStatic+0xac>
 8011bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d01b      	beq.n	8011c14 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bde:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011be2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011be4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011be8:	2202      	movs	r2, #2
 8011bea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011bee:	2300      	movs	r3, #0
 8011bf0:	9303      	str	r3, [sp, #12]
 8011bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bf4:	9302      	str	r3, [sp, #8]
 8011bf6:	f107 0314 	add.w	r3, r7, #20
 8011bfa:	9301      	str	r3, [sp, #4]
 8011bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bfe:	9300      	str	r3, [sp, #0]
 8011c00:	683b      	ldr	r3, [r7, #0]
 8011c02:	687a      	ldr	r2, [r7, #4]
 8011c04:	68b9      	ldr	r1, [r7, #8]
 8011c06:	68f8      	ldr	r0, [r7, #12]
 8011c08:	f000 f850 	bl	8011cac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011c0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011c0e:	f000 f8dd 	bl	8011dcc <prvAddNewTaskToReadyList>
 8011c12:	e001      	b.n	8011c18 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8011c14:	2300      	movs	r3, #0
 8011c16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011c18:	697b      	ldr	r3, [r7, #20]
	}
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	3728      	adds	r7, #40	; 0x28
 8011c1e:	46bd      	mov	sp, r7
 8011c20:	bd80      	pop	{r7, pc}

08011c22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011c22:	b580      	push	{r7, lr}
 8011c24:	b08c      	sub	sp, #48	; 0x30
 8011c26:	af04      	add	r7, sp, #16
 8011c28:	60f8      	str	r0, [r7, #12]
 8011c2a:	60b9      	str	r1, [r7, #8]
 8011c2c:	603b      	str	r3, [r7, #0]
 8011c2e:	4613      	mov	r3, r2
 8011c30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011c32:	88fb      	ldrh	r3, [r7, #6]
 8011c34:	009b      	lsls	r3, r3, #2
 8011c36:	4618      	mov	r0, r3
 8011c38:	f001 fe0e 	bl	8013858 <pvPortMalloc>
 8011c3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011c3e:	697b      	ldr	r3, [r7, #20]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d00e      	beq.n	8011c62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011c44:	205c      	movs	r0, #92	; 0x5c
 8011c46:	f001 fe07 	bl	8013858 <pvPortMalloc>
 8011c4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011c4c:	69fb      	ldr	r3, [r7, #28]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d003      	beq.n	8011c5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011c52:	69fb      	ldr	r3, [r7, #28]
 8011c54:	697a      	ldr	r2, [r7, #20]
 8011c56:	631a      	str	r2, [r3, #48]	; 0x30
 8011c58:	e005      	b.n	8011c66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011c5a:	6978      	ldr	r0, [r7, #20]
 8011c5c:	f001 fec8 	bl	80139f0 <vPortFree>
 8011c60:	e001      	b.n	8011c66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011c62:	2300      	movs	r3, #0
 8011c64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011c66:	69fb      	ldr	r3, [r7, #28]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d017      	beq.n	8011c9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011c6c:	69fb      	ldr	r3, [r7, #28]
 8011c6e:	2200      	movs	r2, #0
 8011c70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011c74:	88fa      	ldrh	r2, [r7, #6]
 8011c76:	2300      	movs	r3, #0
 8011c78:	9303      	str	r3, [sp, #12]
 8011c7a:	69fb      	ldr	r3, [r7, #28]
 8011c7c:	9302      	str	r3, [sp, #8]
 8011c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c80:	9301      	str	r3, [sp, #4]
 8011c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c84:	9300      	str	r3, [sp, #0]
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	68b9      	ldr	r1, [r7, #8]
 8011c8a:	68f8      	ldr	r0, [r7, #12]
 8011c8c:	f000 f80e 	bl	8011cac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011c90:	69f8      	ldr	r0, [r7, #28]
 8011c92:	f000 f89b 	bl	8011dcc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011c96:	2301      	movs	r3, #1
 8011c98:	61bb      	str	r3, [r7, #24]
 8011c9a:	e002      	b.n	8011ca2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8011ca0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011ca2:	69bb      	ldr	r3, [r7, #24]
	}
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	3720      	adds	r7, #32
 8011ca8:	46bd      	mov	sp, r7
 8011caa:	bd80      	pop	{r7, pc}

08011cac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b088      	sub	sp, #32
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	60f8      	str	r0, [r7, #12]
 8011cb4:	60b9      	str	r1, [r7, #8]
 8011cb6:	607a      	str	r2, [r7, #4]
 8011cb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	009b      	lsls	r3, r3, #2
 8011cc2:	461a      	mov	r2, r3
 8011cc4:	21a5      	movs	r1, #165	; 0xa5
 8011cc6:	f005 fb45 	bl	8017354 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011cd4:	3b01      	subs	r3, #1
 8011cd6:	009b      	lsls	r3, r3, #2
 8011cd8:	4413      	add	r3, r2
 8011cda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011cdc:	69bb      	ldr	r3, [r7, #24]
 8011cde:	f023 0307 	bic.w	r3, r3, #7
 8011ce2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011ce4:	69bb      	ldr	r3, [r7, #24]
 8011ce6:	f003 0307 	and.w	r3, r3, #7
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d00a      	beq.n	8011d04 <prvInitialiseNewTask+0x58>
	__asm volatile
 8011cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cf2:	f383 8811 	msr	BASEPRI, r3
 8011cf6:	f3bf 8f6f 	isb	sy
 8011cfa:	f3bf 8f4f 	dsb	sy
 8011cfe:	617b      	str	r3, [r7, #20]
}
 8011d00:	bf00      	nop
 8011d02:	e7fe      	b.n	8011d02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011d04:	68bb      	ldr	r3, [r7, #8]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d01f      	beq.n	8011d4a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	61fb      	str	r3, [r7, #28]
 8011d0e:	e012      	b.n	8011d36 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011d10:	68ba      	ldr	r2, [r7, #8]
 8011d12:	69fb      	ldr	r3, [r7, #28]
 8011d14:	4413      	add	r3, r2
 8011d16:	7819      	ldrb	r1, [r3, #0]
 8011d18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d1a:	69fb      	ldr	r3, [r7, #28]
 8011d1c:	4413      	add	r3, r2
 8011d1e:	3334      	adds	r3, #52	; 0x34
 8011d20:	460a      	mov	r2, r1
 8011d22:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011d24:	68ba      	ldr	r2, [r7, #8]
 8011d26:	69fb      	ldr	r3, [r7, #28]
 8011d28:	4413      	add	r3, r2
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d006      	beq.n	8011d3e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011d30:	69fb      	ldr	r3, [r7, #28]
 8011d32:	3301      	adds	r3, #1
 8011d34:	61fb      	str	r3, [r7, #28]
 8011d36:	69fb      	ldr	r3, [r7, #28]
 8011d38:	2b0f      	cmp	r3, #15
 8011d3a:	d9e9      	bls.n	8011d10 <prvInitialiseNewTask+0x64>
 8011d3c:	e000      	b.n	8011d40 <prvInitialiseNewTask+0x94>
			{
				break;
 8011d3e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d42:	2200      	movs	r2, #0
 8011d44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8011d48:	e003      	b.n	8011d52 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d54:	2b37      	cmp	r3, #55	; 0x37
 8011d56:	d901      	bls.n	8011d5c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011d58:	2337      	movs	r3, #55	; 0x37
 8011d5a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d60:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d66:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d70:	3304      	adds	r3, #4
 8011d72:	4618      	mov	r0, r3
 8011d74:	f7ff f93e 	bl	8010ff4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d7a:	3318      	adds	r3, #24
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	f7ff f939 	bl	8010ff4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d86:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d8a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d90:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d96:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011da0:	2200      	movs	r2, #0
 8011da2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011da6:	683a      	ldr	r2, [r7, #0]
 8011da8:	68f9      	ldr	r1, [r7, #12]
 8011daa:	69b8      	ldr	r0, [r7, #24]
 8011dac:	f001 fb06 	bl	80133bc <pxPortInitialiseStack>
 8011db0:	4602      	mov	r2, r0
 8011db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011db4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d002      	beq.n	8011dc2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011dc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011dc2:	bf00      	nop
 8011dc4:	3720      	adds	r7, #32
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}
	...

08011dcc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011dcc:	b580      	push	{r7, lr}
 8011dce:	b082      	sub	sp, #8
 8011dd0:	af00      	add	r7, sp, #0
 8011dd2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011dd4:	f001 fc1e 	bl	8013614 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011dd8:	4b2d      	ldr	r3, [pc, #180]	; (8011e90 <prvAddNewTaskToReadyList+0xc4>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	3301      	adds	r3, #1
 8011dde:	4a2c      	ldr	r2, [pc, #176]	; (8011e90 <prvAddNewTaskToReadyList+0xc4>)
 8011de0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011de2:	4b2c      	ldr	r3, [pc, #176]	; (8011e94 <prvAddNewTaskToReadyList+0xc8>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d109      	bne.n	8011dfe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011dea:	4a2a      	ldr	r2, [pc, #168]	; (8011e94 <prvAddNewTaskToReadyList+0xc8>)
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011df0:	4b27      	ldr	r3, [pc, #156]	; (8011e90 <prvAddNewTaskToReadyList+0xc4>)
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	2b01      	cmp	r3, #1
 8011df6:	d110      	bne.n	8011e1a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011df8:	f000 fc88 	bl	801270c <prvInitialiseTaskLists>
 8011dfc:	e00d      	b.n	8011e1a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011dfe:	4b26      	ldr	r3, [pc, #152]	; (8011e98 <prvAddNewTaskToReadyList+0xcc>)
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d109      	bne.n	8011e1a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011e06:	4b23      	ldr	r3, [pc, #140]	; (8011e94 <prvAddNewTaskToReadyList+0xc8>)
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e10:	429a      	cmp	r2, r3
 8011e12:	d802      	bhi.n	8011e1a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011e14:	4a1f      	ldr	r2, [pc, #124]	; (8011e94 <prvAddNewTaskToReadyList+0xc8>)
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011e1a:	4b20      	ldr	r3, [pc, #128]	; (8011e9c <prvAddNewTaskToReadyList+0xd0>)
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	3301      	adds	r3, #1
 8011e20:	4a1e      	ldr	r2, [pc, #120]	; (8011e9c <prvAddNewTaskToReadyList+0xd0>)
 8011e22:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011e24:	4b1d      	ldr	r3, [pc, #116]	; (8011e9c <prvAddNewTaskToReadyList+0xd0>)
 8011e26:	681a      	ldr	r2, [r3, #0]
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e30:	4b1b      	ldr	r3, [pc, #108]	; (8011ea0 <prvAddNewTaskToReadyList+0xd4>)
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	429a      	cmp	r2, r3
 8011e36:	d903      	bls.n	8011e40 <prvAddNewTaskToReadyList+0x74>
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e3c:	4a18      	ldr	r2, [pc, #96]	; (8011ea0 <prvAddNewTaskToReadyList+0xd4>)
 8011e3e:	6013      	str	r3, [r2, #0]
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e44:	4613      	mov	r3, r2
 8011e46:	009b      	lsls	r3, r3, #2
 8011e48:	4413      	add	r3, r2
 8011e4a:	009b      	lsls	r3, r3, #2
 8011e4c:	4a15      	ldr	r2, [pc, #84]	; (8011ea4 <prvAddNewTaskToReadyList+0xd8>)
 8011e4e:	441a      	add	r2, r3
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	3304      	adds	r3, #4
 8011e54:	4619      	mov	r1, r3
 8011e56:	4610      	mov	r0, r2
 8011e58:	f7ff f8d9 	bl	801100e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011e5c:	f001 fc0a 	bl	8013674 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011e60:	4b0d      	ldr	r3, [pc, #52]	; (8011e98 <prvAddNewTaskToReadyList+0xcc>)
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d00e      	beq.n	8011e86 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011e68:	4b0a      	ldr	r3, [pc, #40]	; (8011e94 <prvAddNewTaskToReadyList+0xc8>)
 8011e6a:	681b      	ldr	r3, [r3, #0]
 8011e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e72:	429a      	cmp	r2, r3
 8011e74:	d207      	bcs.n	8011e86 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011e76:	4b0c      	ldr	r3, [pc, #48]	; (8011ea8 <prvAddNewTaskToReadyList+0xdc>)
 8011e78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e7c:	601a      	str	r2, [r3, #0]
 8011e7e:	f3bf 8f4f 	dsb	sy
 8011e82:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e86:	bf00      	nop
 8011e88:	3708      	adds	r7, #8
 8011e8a:	46bd      	mov	sp, r7
 8011e8c:	bd80      	pop	{r7, pc}
 8011e8e:	bf00      	nop
 8011e90:	200015fc 	.word	0x200015fc
 8011e94:	20001128 	.word	0x20001128
 8011e98:	20001608 	.word	0x20001608
 8011e9c:	20001618 	.word	0x20001618
 8011ea0:	20001604 	.word	0x20001604
 8011ea4:	2000112c 	.word	0x2000112c
 8011ea8:	e000ed04 	.word	0xe000ed04

08011eac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b084      	sub	sp, #16
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8011eb4:	f001 fbae 	bl	8013614 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d102      	bne.n	8011ec4 <vTaskDelete+0x18>
 8011ebe:	4b2c      	ldr	r3, [pc, #176]	; (8011f70 <vTaskDelete+0xc4>)
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	e000      	b.n	8011ec6 <vTaskDelete+0x1a>
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	3304      	adds	r3, #4
 8011ecc:	4618      	mov	r0, r3
 8011ece:	f7ff f8fb 	bl	80110c8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d004      	beq.n	8011ee4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	3318      	adds	r3, #24
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7ff f8f2 	bl	80110c8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8011ee4:	4b23      	ldr	r3, [pc, #140]	; (8011f74 <vTaskDelete+0xc8>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	3301      	adds	r3, #1
 8011eea:	4a22      	ldr	r2, [pc, #136]	; (8011f74 <vTaskDelete+0xc8>)
 8011eec:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8011eee:	4b20      	ldr	r3, [pc, #128]	; (8011f70 <vTaskDelete+0xc4>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	68fa      	ldr	r2, [r7, #12]
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d10b      	bne.n	8011f10 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	3304      	adds	r3, #4
 8011efc:	4619      	mov	r1, r3
 8011efe:	481e      	ldr	r0, [pc, #120]	; (8011f78 <vTaskDelete+0xcc>)
 8011f00:	f7ff f885 	bl	801100e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8011f04:	4b1d      	ldr	r3, [pc, #116]	; (8011f7c <vTaskDelete+0xd0>)
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	3301      	adds	r3, #1
 8011f0a:	4a1c      	ldr	r2, [pc, #112]	; (8011f7c <vTaskDelete+0xd0>)
 8011f0c:	6013      	str	r3, [r2, #0]
 8011f0e:	e009      	b.n	8011f24 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8011f10:	4b1b      	ldr	r3, [pc, #108]	; (8011f80 <vTaskDelete+0xd4>)
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	3b01      	subs	r3, #1
 8011f16:	4a1a      	ldr	r2, [pc, #104]	; (8011f80 <vTaskDelete+0xd4>)
 8011f18:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8011f1a:	68f8      	ldr	r0, [r7, #12]
 8011f1c:	f000 fc64 	bl	80127e8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8011f20:	f000 fc92 	bl	8012848 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8011f24:	f001 fba6 	bl	8013674 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8011f28:	4b16      	ldr	r3, [pc, #88]	; (8011f84 <vTaskDelete+0xd8>)
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d01b      	beq.n	8011f68 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8011f30:	4b0f      	ldr	r3, [pc, #60]	; (8011f70 <vTaskDelete+0xc4>)
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	68fa      	ldr	r2, [r7, #12]
 8011f36:	429a      	cmp	r2, r3
 8011f38:	d116      	bne.n	8011f68 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8011f3a:	4b13      	ldr	r3, [pc, #76]	; (8011f88 <vTaskDelete+0xdc>)
 8011f3c:	681b      	ldr	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d00a      	beq.n	8011f58 <vTaskDelete+0xac>
	__asm volatile
 8011f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f46:	f383 8811 	msr	BASEPRI, r3
 8011f4a:	f3bf 8f6f 	isb	sy
 8011f4e:	f3bf 8f4f 	dsb	sy
 8011f52:	60bb      	str	r3, [r7, #8]
}
 8011f54:	bf00      	nop
 8011f56:	e7fe      	b.n	8011f56 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8011f58:	4b0c      	ldr	r3, [pc, #48]	; (8011f8c <vTaskDelete+0xe0>)
 8011f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f5e:	601a      	str	r2, [r3, #0]
 8011f60:	f3bf 8f4f 	dsb	sy
 8011f64:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011f68:	bf00      	nop
 8011f6a:	3710      	adds	r7, #16
 8011f6c:	46bd      	mov	sp, r7
 8011f6e:	bd80      	pop	{r7, pc}
 8011f70:	20001128 	.word	0x20001128
 8011f74:	20001618 	.word	0x20001618
 8011f78:	200015d0 	.word	0x200015d0
 8011f7c:	200015e4 	.word	0x200015e4
 8011f80:	200015fc 	.word	0x200015fc
 8011f84:	20001608 	.word	0x20001608
 8011f88:	20001624 	.word	0x20001624
 8011f8c:	e000ed04 	.word	0xe000ed04

08011f90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011f90:	b580      	push	{r7, lr}
 8011f92:	b084      	sub	sp, #16
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011f98:	2300      	movs	r3, #0
 8011f9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d017      	beq.n	8011fd2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011fa2:	4b13      	ldr	r3, [pc, #76]	; (8011ff0 <vTaskDelay+0x60>)
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d00a      	beq.n	8011fc0 <vTaskDelay+0x30>
	__asm volatile
 8011faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fae:	f383 8811 	msr	BASEPRI, r3
 8011fb2:	f3bf 8f6f 	isb	sy
 8011fb6:	f3bf 8f4f 	dsb	sy
 8011fba:	60bb      	str	r3, [r7, #8]
}
 8011fbc:	bf00      	nop
 8011fbe:	e7fe      	b.n	8011fbe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011fc0:	f000 f880 	bl	80120c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011fc4:	2100      	movs	r1, #0
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f000 fdfa 	bl	8012bc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011fcc:	f000 f888 	bl	80120e0 <xTaskResumeAll>
 8011fd0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d107      	bne.n	8011fe8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8011fd8:	4b06      	ldr	r3, [pc, #24]	; (8011ff4 <vTaskDelay+0x64>)
 8011fda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011fde:	601a      	str	r2, [r3, #0]
 8011fe0:	f3bf 8f4f 	dsb	sy
 8011fe4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011fe8:	bf00      	nop
 8011fea:	3710      	adds	r7, #16
 8011fec:	46bd      	mov	sp, r7
 8011fee:	bd80      	pop	{r7, pc}
 8011ff0:	20001624 	.word	0x20001624
 8011ff4:	e000ed04 	.word	0xe000ed04

08011ff8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b08a      	sub	sp, #40	; 0x28
 8011ffc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011ffe:	2300      	movs	r3, #0
 8012000:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012002:	2300      	movs	r3, #0
 8012004:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012006:	463a      	mov	r2, r7
 8012008:	1d39      	adds	r1, r7, #4
 801200a:	f107 0308 	add.w	r3, r7, #8
 801200e:	4618      	mov	r0, r3
 8012010:	f7fe ff9c 	bl	8010f4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012014:	6839      	ldr	r1, [r7, #0]
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	68ba      	ldr	r2, [r7, #8]
 801201a:	9202      	str	r2, [sp, #8]
 801201c:	9301      	str	r3, [sp, #4]
 801201e:	2300      	movs	r3, #0
 8012020:	9300      	str	r3, [sp, #0]
 8012022:	2300      	movs	r3, #0
 8012024:	460a      	mov	r2, r1
 8012026:	4921      	ldr	r1, [pc, #132]	; (80120ac <vTaskStartScheduler+0xb4>)
 8012028:	4821      	ldr	r0, [pc, #132]	; (80120b0 <vTaskStartScheduler+0xb8>)
 801202a:	f7ff fd9d 	bl	8011b68 <xTaskCreateStatic>
 801202e:	4603      	mov	r3, r0
 8012030:	4a20      	ldr	r2, [pc, #128]	; (80120b4 <vTaskStartScheduler+0xbc>)
 8012032:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012034:	4b1f      	ldr	r3, [pc, #124]	; (80120b4 <vTaskStartScheduler+0xbc>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	2b00      	cmp	r3, #0
 801203a:	d002      	beq.n	8012042 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801203c:	2301      	movs	r3, #1
 801203e:	617b      	str	r3, [r7, #20]
 8012040:	e001      	b.n	8012046 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012042:	2300      	movs	r3, #0
 8012044:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012046:	697b      	ldr	r3, [r7, #20]
 8012048:	2b01      	cmp	r3, #1
 801204a:	d102      	bne.n	8012052 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801204c:	f000 fe0c 	bl	8012c68 <xTimerCreateTimerTask>
 8012050:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	2b01      	cmp	r3, #1
 8012056:	d116      	bne.n	8012086 <vTaskStartScheduler+0x8e>
	__asm volatile
 8012058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801205c:	f383 8811 	msr	BASEPRI, r3
 8012060:	f3bf 8f6f 	isb	sy
 8012064:	f3bf 8f4f 	dsb	sy
 8012068:	613b      	str	r3, [r7, #16]
}
 801206a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801206c:	4b12      	ldr	r3, [pc, #72]	; (80120b8 <vTaskStartScheduler+0xc0>)
 801206e:	f04f 32ff 	mov.w	r2, #4294967295
 8012072:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012074:	4b11      	ldr	r3, [pc, #68]	; (80120bc <vTaskStartScheduler+0xc4>)
 8012076:	2201      	movs	r2, #1
 8012078:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801207a:	4b11      	ldr	r3, [pc, #68]	; (80120c0 <vTaskStartScheduler+0xc8>)
 801207c:	2200      	movs	r2, #0
 801207e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012080:	f001 fa26 	bl	80134d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012084:	e00e      	b.n	80120a4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012086:	697b      	ldr	r3, [r7, #20]
 8012088:	f1b3 3fff 	cmp.w	r3, #4294967295
 801208c:	d10a      	bne.n	80120a4 <vTaskStartScheduler+0xac>
	__asm volatile
 801208e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012092:	f383 8811 	msr	BASEPRI, r3
 8012096:	f3bf 8f6f 	isb	sy
 801209a:	f3bf 8f4f 	dsb	sy
 801209e:	60fb      	str	r3, [r7, #12]
}
 80120a0:	bf00      	nop
 80120a2:	e7fe      	b.n	80120a2 <vTaskStartScheduler+0xaa>
}
 80120a4:	bf00      	nop
 80120a6:	3718      	adds	r7, #24
 80120a8:	46bd      	mov	sp, r7
 80120aa:	bd80      	pop	{r7, pc}
 80120ac:	0801cdb4 	.word	0x0801cdb4
 80120b0:	080126dd 	.word	0x080126dd
 80120b4:	20001620 	.word	0x20001620
 80120b8:	2000161c 	.word	0x2000161c
 80120bc:	20001608 	.word	0x20001608
 80120c0:	20001600 	.word	0x20001600

080120c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80120c4:	b480      	push	{r7}
 80120c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80120c8:	4b04      	ldr	r3, [pc, #16]	; (80120dc <vTaskSuspendAll+0x18>)
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	3301      	adds	r3, #1
 80120ce:	4a03      	ldr	r2, [pc, #12]	; (80120dc <vTaskSuspendAll+0x18>)
 80120d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80120d2:	bf00      	nop
 80120d4:	46bd      	mov	sp, r7
 80120d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120da:	4770      	bx	lr
 80120dc:	20001624 	.word	0x20001624

080120e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b084      	sub	sp, #16
 80120e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80120e6:	2300      	movs	r3, #0
 80120e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80120ea:	2300      	movs	r3, #0
 80120ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80120ee:	4b42      	ldr	r3, [pc, #264]	; (80121f8 <xTaskResumeAll+0x118>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d10a      	bne.n	801210c <xTaskResumeAll+0x2c>
	__asm volatile
 80120f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120fa:	f383 8811 	msr	BASEPRI, r3
 80120fe:	f3bf 8f6f 	isb	sy
 8012102:	f3bf 8f4f 	dsb	sy
 8012106:	603b      	str	r3, [r7, #0]
}
 8012108:	bf00      	nop
 801210a:	e7fe      	b.n	801210a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801210c:	f001 fa82 	bl	8013614 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012110:	4b39      	ldr	r3, [pc, #228]	; (80121f8 <xTaskResumeAll+0x118>)
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	3b01      	subs	r3, #1
 8012116:	4a38      	ldr	r2, [pc, #224]	; (80121f8 <xTaskResumeAll+0x118>)
 8012118:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801211a:	4b37      	ldr	r3, [pc, #220]	; (80121f8 <xTaskResumeAll+0x118>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d162      	bne.n	80121e8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012122:	4b36      	ldr	r3, [pc, #216]	; (80121fc <xTaskResumeAll+0x11c>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d05e      	beq.n	80121e8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801212a:	e02f      	b.n	801218c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801212c:	4b34      	ldr	r3, [pc, #208]	; (8012200 <xTaskResumeAll+0x120>)
 801212e:	68db      	ldr	r3, [r3, #12]
 8012130:	68db      	ldr	r3, [r3, #12]
 8012132:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	3318      	adds	r3, #24
 8012138:	4618      	mov	r0, r3
 801213a:	f7fe ffc5 	bl	80110c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	3304      	adds	r3, #4
 8012142:	4618      	mov	r0, r3
 8012144:	f7fe ffc0 	bl	80110c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801214c:	4b2d      	ldr	r3, [pc, #180]	; (8012204 <xTaskResumeAll+0x124>)
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	429a      	cmp	r2, r3
 8012152:	d903      	bls.n	801215c <xTaskResumeAll+0x7c>
 8012154:	68fb      	ldr	r3, [r7, #12]
 8012156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012158:	4a2a      	ldr	r2, [pc, #168]	; (8012204 <xTaskResumeAll+0x124>)
 801215a:	6013      	str	r3, [r2, #0]
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012160:	4613      	mov	r3, r2
 8012162:	009b      	lsls	r3, r3, #2
 8012164:	4413      	add	r3, r2
 8012166:	009b      	lsls	r3, r3, #2
 8012168:	4a27      	ldr	r2, [pc, #156]	; (8012208 <xTaskResumeAll+0x128>)
 801216a:	441a      	add	r2, r3
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	3304      	adds	r3, #4
 8012170:	4619      	mov	r1, r3
 8012172:	4610      	mov	r0, r2
 8012174:	f7fe ff4b 	bl	801100e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801217c:	4b23      	ldr	r3, [pc, #140]	; (801220c <xTaskResumeAll+0x12c>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012182:	429a      	cmp	r2, r3
 8012184:	d302      	bcc.n	801218c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012186:	4b22      	ldr	r3, [pc, #136]	; (8012210 <xTaskResumeAll+0x130>)
 8012188:	2201      	movs	r2, #1
 801218a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801218c:	4b1c      	ldr	r3, [pc, #112]	; (8012200 <xTaskResumeAll+0x120>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d1cb      	bne.n	801212c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012194:	68fb      	ldr	r3, [r7, #12]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d001      	beq.n	801219e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801219a:	f000 fb55 	bl	8012848 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801219e:	4b1d      	ldr	r3, [pc, #116]	; (8012214 <xTaskResumeAll+0x134>)
 80121a0:	681b      	ldr	r3, [r3, #0]
 80121a2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d010      	beq.n	80121cc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80121aa:	f000 f847 	bl	801223c <xTaskIncrementTick>
 80121ae:	4603      	mov	r3, r0
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d002      	beq.n	80121ba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80121b4:	4b16      	ldr	r3, [pc, #88]	; (8012210 <xTaskResumeAll+0x130>)
 80121b6:	2201      	movs	r2, #1
 80121b8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	3b01      	subs	r3, #1
 80121be:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d1f1      	bne.n	80121aa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80121c6:	4b13      	ldr	r3, [pc, #76]	; (8012214 <xTaskResumeAll+0x134>)
 80121c8:	2200      	movs	r2, #0
 80121ca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80121cc:	4b10      	ldr	r3, [pc, #64]	; (8012210 <xTaskResumeAll+0x130>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d009      	beq.n	80121e8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80121d4:	2301      	movs	r3, #1
 80121d6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80121d8:	4b0f      	ldr	r3, [pc, #60]	; (8012218 <xTaskResumeAll+0x138>)
 80121da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80121de:	601a      	str	r2, [r3, #0]
 80121e0:	f3bf 8f4f 	dsb	sy
 80121e4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80121e8:	f001 fa44 	bl	8013674 <vPortExitCritical>

	return xAlreadyYielded;
 80121ec:	68bb      	ldr	r3, [r7, #8]
}
 80121ee:	4618      	mov	r0, r3
 80121f0:	3710      	adds	r7, #16
 80121f2:	46bd      	mov	sp, r7
 80121f4:	bd80      	pop	{r7, pc}
 80121f6:	bf00      	nop
 80121f8:	20001624 	.word	0x20001624
 80121fc:	200015fc 	.word	0x200015fc
 8012200:	200015bc 	.word	0x200015bc
 8012204:	20001604 	.word	0x20001604
 8012208:	2000112c 	.word	0x2000112c
 801220c:	20001128 	.word	0x20001128
 8012210:	20001610 	.word	0x20001610
 8012214:	2000160c 	.word	0x2000160c
 8012218:	e000ed04 	.word	0xe000ed04

0801221c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801221c:	b480      	push	{r7}
 801221e:	b083      	sub	sp, #12
 8012220:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012222:	4b05      	ldr	r3, [pc, #20]	; (8012238 <xTaskGetTickCount+0x1c>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012228:	687b      	ldr	r3, [r7, #4]
}
 801222a:	4618      	mov	r0, r3
 801222c:	370c      	adds	r7, #12
 801222e:	46bd      	mov	sp, r7
 8012230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012234:	4770      	bx	lr
 8012236:	bf00      	nop
 8012238:	20001600 	.word	0x20001600

0801223c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b086      	sub	sp, #24
 8012240:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012242:	2300      	movs	r3, #0
 8012244:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012246:	4b4f      	ldr	r3, [pc, #316]	; (8012384 <xTaskIncrementTick+0x148>)
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	2b00      	cmp	r3, #0
 801224c:	f040 808f 	bne.w	801236e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012250:	4b4d      	ldr	r3, [pc, #308]	; (8012388 <xTaskIncrementTick+0x14c>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	3301      	adds	r3, #1
 8012256:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012258:	4a4b      	ldr	r2, [pc, #300]	; (8012388 <xTaskIncrementTick+0x14c>)
 801225a:	693b      	ldr	r3, [r7, #16]
 801225c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801225e:	693b      	ldr	r3, [r7, #16]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d120      	bne.n	80122a6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012264:	4b49      	ldr	r3, [pc, #292]	; (801238c <xTaskIncrementTick+0x150>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d00a      	beq.n	8012284 <xTaskIncrementTick+0x48>
	__asm volatile
 801226e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012272:	f383 8811 	msr	BASEPRI, r3
 8012276:	f3bf 8f6f 	isb	sy
 801227a:	f3bf 8f4f 	dsb	sy
 801227e:	603b      	str	r3, [r7, #0]
}
 8012280:	bf00      	nop
 8012282:	e7fe      	b.n	8012282 <xTaskIncrementTick+0x46>
 8012284:	4b41      	ldr	r3, [pc, #260]	; (801238c <xTaskIncrementTick+0x150>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	60fb      	str	r3, [r7, #12]
 801228a:	4b41      	ldr	r3, [pc, #260]	; (8012390 <xTaskIncrementTick+0x154>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	4a3f      	ldr	r2, [pc, #252]	; (801238c <xTaskIncrementTick+0x150>)
 8012290:	6013      	str	r3, [r2, #0]
 8012292:	4a3f      	ldr	r2, [pc, #252]	; (8012390 <xTaskIncrementTick+0x154>)
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	6013      	str	r3, [r2, #0]
 8012298:	4b3e      	ldr	r3, [pc, #248]	; (8012394 <xTaskIncrementTick+0x158>)
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	3301      	adds	r3, #1
 801229e:	4a3d      	ldr	r2, [pc, #244]	; (8012394 <xTaskIncrementTick+0x158>)
 80122a0:	6013      	str	r3, [r2, #0]
 80122a2:	f000 fad1 	bl	8012848 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80122a6:	4b3c      	ldr	r3, [pc, #240]	; (8012398 <xTaskIncrementTick+0x15c>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	693a      	ldr	r2, [r7, #16]
 80122ac:	429a      	cmp	r2, r3
 80122ae:	d349      	bcc.n	8012344 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80122b0:	4b36      	ldr	r3, [pc, #216]	; (801238c <xTaskIncrementTick+0x150>)
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d104      	bne.n	80122c4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80122ba:	4b37      	ldr	r3, [pc, #220]	; (8012398 <xTaskIncrementTick+0x15c>)
 80122bc:	f04f 32ff 	mov.w	r2, #4294967295
 80122c0:	601a      	str	r2, [r3, #0]
					break;
 80122c2:	e03f      	b.n	8012344 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80122c4:	4b31      	ldr	r3, [pc, #196]	; (801238c <xTaskIncrementTick+0x150>)
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	68db      	ldr	r3, [r3, #12]
 80122ca:	68db      	ldr	r3, [r3, #12]
 80122cc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80122ce:	68bb      	ldr	r3, [r7, #8]
 80122d0:	685b      	ldr	r3, [r3, #4]
 80122d2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80122d4:	693a      	ldr	r2, [r7, #16]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	429a      	cmp	r2, r3
 80122da:	d203      	bcs.n	80122e4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80122dc:	4a2e      	ldr	r2, [pc, #184]	; (8012398 <xTaskIncrementTick+0x15c>)
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80122e2:	e02f      	b.n	8012344 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	3304      	adds	r3, #4
 80122e8:	4618      	mov	r0, r3
 80122ea:	f7fe feed 	bl	80110c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d004      	beq.n	8012300 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	3318      	adds	r3, #24
 80122fa:	4618      	mov	r0, r3
 80122fc:	f7fe fee4 	bl	80110c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012300:	68bb      	ldr	r3, [r7, #8]
 8012302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012304:	4b25      	ldr	r3, [pc, #148]	; (801239c <xTaskIncrementTick+0x160>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	429a      	cmp	r2, r3
 801230a:	d903      	bls.n	8012314 <xTaskIncrementTick+0xd8>
 801230c:	68bb      	ldr	r3, [r7, #8]
 801230e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012310:	4a22      	ldr	r2, [pc, #136]	; (801239c <xTaskIncrementTick+0x160>)
 8012312:	6013      	str	r3, [r2, #0]
 8012314:	68bb      	ldr	r3, [r7, #8]
 8012316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012318:	4613      	mov	r3, r2
 801231a:	009b      	lsls	r3, r3, #2
 801231c:	4413      	add	r3, r2
 801231e:	009b      	lsls	r3, r3, #2
 8012320:	4a1f      	ldr	r2, [pc, #124]	; (80123a0 <xTaskIncrementTick+0x164>)
 8012322:	441a      	add	r2, r3
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	3304      	adds	r3, #4
 8012328:	4619      	mov	r1, r3
 801232a:	4610      	mov	r0, r2
 801232c:	f7fe fe6f 	bl	801100e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012334:	4b1b      	ldr	r3, [pc, #108]	; (80123a4 <xTaskIncrementTick+0x168>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801233a:	429a      	cmp	r2, r3
 801233c:	d3b8      	bcc.n	80122b0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801233e:	2301      	movs	r3, #1
 8012340:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012342:	e7b5      	b.n	80122b0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012344:	4b17      	ldr	r3, [pc, #92]	; (80123a4 <xTaskIncrementTick+0x168>)
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801234a:	4915      	ldr	r1, [pc, #84]	; (80123a0 <xTaskIncrementTick+0x164>)
 801234c:	4613      	mov	r3, r2
 801234e:	009b      	lsls	r3, r3, #2
 8012350:	4413      	add	r3, r2
 8012352:	009b      	lsls	r3, r3, #2
 8012354:	440b      	add	r3, r1
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	2b01      	cmp	r3, #1
 801235a:	d901      	bls.n	8012360 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801235c:	2301      	movs	r3, #1
 801235e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012360:	4b11      	ldr	r3, [pc, #68]	; (80123a8 <xTaskIncrementTick+0x16c>)
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	2b00      	cmp	r3, #0
 8012366:	d007      	beq.n	8012378 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012368:	2301      	movs	r3, #1
 801236a:	617b      	str	r3, [r7, #20]
 801236c:	e004      	b.n	8012378 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801236e:	4b0f      	ldr	r3, [pc, #60]	; (80123ac <xTaskIncrementTick+0x170>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	3301      	adds	r3, #1
 8012374:	4a0d      	ldr	r2, [pc, #52]	; (80123ac <xTaskIncrementTick+0x170>)
 8012376:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012378:	697b      	ldr	r3, [r7, #20]
}
 801237a:	4618      	mov	r0, r3
 801237c:	3718      	adds	r7, #24
 801237e:	46bd      	mov	sp, r7
 8012380:	bd80      	pop	{r7, pc}
 8012382:	bf00      	nop
 8012384:	20001624 	.word	0x20001624
 8012388:	20001600 	.word	0x20001600
 801238c:	200015b4 	.word	0x200015b4
 8012390:	200015b8 	.word	0x200015b8
 8012394:	20001614 	.word	0x20001614
 8012398:	2000161c 	.word	0x2000161c
 801239c:	20001604 	.word	0x20001604
 80123a0:	2000112c 	.word	0x2000112c
 80123a4:	20001128 	.word	0x20001128
 80123a8:	20001610 	.word	0x20001610
 80123ac:	2000160c 	.word	0x2000160c

080123b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80123b0:	b480      	push	{r7}
 80123b2:	b085      	sub	sp, #20
 80123b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80123b6:	4b28      	ldr	r3, [pc, #160]	; (8012458 <vTaskSwitchContext+0xa8>)
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d003      	beq.n	80123c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80123be:	4b27      	ldr	r3, [pc, #156]	; (801245c <vTaskSwitchContext+0xac>)
 80123c0:	2201      	movs	r2, #1
 80123c2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80123c4:	e041      	b.n	801244a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80123c6:	4b25      	ldr	r3, [pc, #148]	; (801245c <vTaskSwitchContext+0xac>)
 80123c8:	2200      	movs	r2, #0
 80123ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123cc:	4b24      	ldr	r3, [pc, #144]	; (8012460 <vTaskSwitchContext+0xb0>)
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	60fb      	str	r3, [r7, #12]
 80123d2:	e010      	b.n	80123f6 <vTaskSwitchContext+0x46>
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d10a      	bne.n	80123f0 <vTaskSwitchContext+0x40>
	__asm volatile
 80123da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123de:	f383 8811 	msr	BASEPRI, r3
 80123e2:	f3bf 8f6f 	isb	sy
 80123e6:	f3bf 8f4f 	dsb	sy
 80123ea:	607b      	str	r3, [r7, #4]
}
 80123ec:	bf00      	nop
 80123ee:	e7fe      	b.n	80123ee <vTaskSwitchContext+0x3e>
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	3b01      	subs	r3, #1
 80123f4:	60fb      	str	r3, [r7, #12]
 80123f6:	491b      	ldr	r1, [pc, #108]	; (8012464 <vTaskSwitchContext+0xb4>)
 80123f8:	68fa      	ldr	r2, [r7, #12]
 80123fa:	4613      	mov	r3, r2
 80123fc:	009b      	lsls	r3, r3, #2
 80123fe:	4413      	add	r3, r2
 8012400:	009b      	lsls	r3, r3, #2
 8012402:	440b      	add	r3, r1
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d0e4      	beq.n	80123d4 <vTaskSwitchContext+0x24>
 801240a:	68fa      	ldr	r2, [r7, #12]
 801240c:	4613      	mov	r3, r2
 801240e:	009b      	lsls	r3, r3, #2
 8012410:	4413      	add	r3, r2
 8012412:	009b      	lsls	r3, r3, #2
 8012414:	4a13      	ldr	r2, [pc, #76]	; (8012464 <vTaskSwitchContext+0xb4>)
 8012416:	4413      	add	r3, r2
 8012418:	60bb      	str	r3, [r7, #8]
 801241a:	68bb      	ldr	r3, [r7, #8]
 801241c:	685b      	ldr	r3, [r3, #4]
 801241e:	685a      	ldr	r2, [r3, #4]
 8012420:	68bb      	ldr	r3, [r7, #8]
 8012422:	605a      	str	r2, [r3, #4]
 8012424:	68bb      	ldr	r3, [r7, #8]
 8012426:	685a      	ldr	r2, [r3, #4]
 8012428:	68bb      	ldr	r3, [r7, #8]
 801242a:	3308      	adds	r3, #8
 801242c:	429a      	cmp	r2, r3
 801242e:	d104      	bne.n	801243a <vTaskSwitchContext+0x8a>
 8012430:	68bb      	ldr	r3, [r7, #8]
 8012432:	685b      	ldr	r3, [r3, #4]
 8012434:	685a      	ldr	r2, [r3, #4]
 8012436:	68bb      	ldr	r3, [r7, #8]
 8012438:	605a      	str	r2, [r3, #4]
 801243a:	68bb      	ldr	r3, [r7, #8]
 801243c:	685b      	ldr	r3, [r3, #4]
 801243e:	68db      	ldr	r3, [r3, #12]
 8012440:	4a09      	ldr	r2, [pc, #36]	; (8012468 <vTaskSwitchContext+0xb8>)
 8012442:	6013      	str	r3, [r2, #0]
 8012444:	4a06      	ldr	r2, [pc, #24]	; (8012460 <vTaskSwitchContext+0xb0>)
 8012446:	68fb      	ldr	r3, [r7, #12]
 8012448:	6013      	str	r3, [r2, #0]
}
 801244a:	bf00      	nop
 801244c:	3714      	adds	r7, #20
 801244e:	46bd      	mov	sp, r7
 8012450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012454:	4770      	bx	lr
 8012456:	bf00      	nop
 8012458:	20001624 	.word	0x20001624
 801245c:	20001610 	.word	0x20001610
 8012460:	20001604 	.word	0x20001604
 8012464:	2000112c 	.word	0x2000112c
 8012468:	20001128 	.word	0x20001128

0801246c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b084      	sub	sp, #16
 8012470:	af00      	add	r7, sp, #0
 8012472:	6078      	str	r0, [r7, #4]
 8012474:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d10a      	bne.n	8012492 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801247c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012480:	f383 8811 	msr	BASEPRI, r3
 8012484:	f3bf 8f6f 	isb	sy
 8012488:	f3bf 8f4f 	dsb	sy
 801248c:	60fb      	str	r3, [r7, #12]
}
 801248e:	bf00      	nop
 8012490:	e7fe      	b.n	8012490 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012492:	4b07      	ldr	r3, [pc, #28]	; (80124b0 <vTaskPlaceOnEventList+0x44>)
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	3318      	adds	r3, #24
 8012498:	4619      	mov	r1, r3
 801249a:	6878      	ldr	r0, [r7, #4]
 801249c:	f7fe fddb 	bl	8011056 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80124a0:	2101      	movs	r1, #1
 80124a2:	6838      	ldr	r0, [r7, #0]
 80124a4:	f000 fb8c 	bl	8012bc0 <prvAddCurrentTaskToDelayedList>
}
 80124a8:	bf00      	nop
 80124aa:	3710      	adds	r7, #16
 80124ac:	46bd      	mov	sp, r7
 80124ae:	bd80      	pop	{r7, pc}
 80124b0:	20001128 	.word	0x20001128

080124b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	b086      	sub	sp, #24
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	60f8      	str	r0, [r7, #12]
 80124bc:	60b9      	str	r1, [r7, #8]
 80124be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d10a      	bne.n	80124dc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80124c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124ca:	f383 8811 	msr	BASEPRI, r3
 80124ce:	f3bf 8f6f 	isb	sy
 80124d2:	f3bf 8f4f 	dsb	sy
 80124d6:	617b      	str	r3, [r7, #20]
}
 80124d8:	bf00      	nop
 80124da:	e7fe      	b.n	80124da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80124dc:	4b0a      	ldr	r3, [pc, #40]	; (8012508 <vTaskPlaceOnEventListRestricted+0x54>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	3318      	adds	r3, #24
 80124e2:	4619      	mov	r1, r3
 80124e4:	68f8      	ldr	r0, [r7, #12]
 80124e6:	f7fe fd92 	bl	801100e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d002      	beq.n	80124f6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80124f0:	f04f 33ff 	mov.w	r3, #4294967295
 80124f4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80124f6:	6879      	ldr	r1, [r7, #4]
 80124f8:	68b8      	ldr	r0, [r7, #8]
 80124fa:	f000 fb61 	bl	8012bc0 <prvAddCurrentTaskToDelayedList>
	}
 80124fe:	bf00      	nop
 8012500:	3718      	adds	r7, #24
 8012502:	46bd      	mov	sp, r7
 8012504:	bd80      	pop	{r7, pc}
 8012506:	bf00      	nop
 8012508:	20001128 	.word	0x20001128

0801250c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b086      	sub	sp, #24
 8012510:	af00      	add	r7, sp, #0
 8012512:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	68db      	ldr	r3, [r3, #12]
 8012518:	68db      	ldr	r3, [r3, #12]
 801251a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801251c:	693b      	ldr	r3, [r7, #16]
 801251e:	2b00      	cmp	r3, #0
 8012520:	d10a      	bne.n	8012538 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8012522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012526:	f383 8811 	msr	BASEPRI, r3
 801252a:	f3bf 8f6f 	isb	sy
 801252e:	f3bf 8f4f 	dsb	sy
 8012532:	60fb      	str	r3, [r7, #12]
}
 8012534:	bf00      	nop
 8012536:	e7fe      	b.n	8012536 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8012538:	693b      	ldr	r3, [r7, #16]
 801253a:	3318      	adds	r3, #24
 801253c:	4618      	mov	r0, r3
 801253e:	f7fe fdc3 	bl	80110c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012542:	4b1e      	ldr	r3, [pc, #120]	; (80125bc <xTaskRemoveFromEventList+0xb0>)
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d11d      	bne.n	8012586 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801254a:	693b      	ldr	r3, [r7, #16]
 801254c:	3304      	adds	r3, #4
 801254e:	4618      	mov	r0, r3
 8012550:	f7fe fdba 	bl	80110c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012554:	693b      	ldr	r3, [r7, #16]
 8012556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012558:	4b19      	ldr	r3, [pc, #100]	; (80125c0 <xTaskRemoveFromEventList+0xb4>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	429a      	cmp	r2, r3
 801255e:	d903      	bls.n	8012568 <xTaskRemoveFromEventList+0x5c>
 8012560:	693b      	ldr	r3, [r7, #16]
 8012562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012564:	4a16      	ldr	r2, [pc, #88]	; (80125c0 <xTaskRemoveFromEventList+0xb4>)
 8012566:	6013      	str	r3, [r2, #0]
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801256c:	4613      	mov	r3, r2
 801256e:	009b      	lsls	r3, r3, #2
 8012570:	4413      	add	r3, r2
 8012572:	009b      	lsls	r3, r3, #2
 8012574:	4a13      	ldr	r2, [pc, #76]	; (80125c4 <xTaskRemoveFromEventList+0xb8>)
 8012576:	441a      	add	r2, r3
 8012578:	693b      	ldr	r3, [r7, #16]
 801257a:	3304      	adds	r3, #4
 801257c:	4619      	mov	r1, r3
 801257e:	4610      	mov	r0, r2
 8012580:	f7fe fd45 	bl	801100e <vListInsertEnd>
 8012584:	e005      	b.n	8012592 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012586:	693b      	ldr	r3, [r7, #16]
 8012588:	3318      	adds	r3, #24
 801258a:	4619      	mov	r1, r3
 801258c:	480e      	ldr	r0, [pc, #56]	; (80125c8 <xTaskRemoveFromEventList+0xbc>)
 801258e:	f7fe fd3e 	bl	801100e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012592:	693b      	ldr	r3, [r7, #16]
 8012594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012596:	4b0d      	ldr	r3, [pc, #52]	; (80125cc <xTaskRemoveFromEventList+0xc0>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801259c:	429a      	cmp	r2, r3
 801259e:	d905      	bls.n	80125ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80125a0:	2301      	movs	r3, #1
 80125a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80125a4:	4b0a      	ldr	r3, [pc, #40]	; (80125d0 <xTaskRemoveFromEventList+0xc4>)
 80125a6:	2201      	movs	r2, #1
 80125a8:	601a      	str	r2, [r3, #0]
 80125aa:	e001      	b.n	80125b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80125ac:	2300      	movs	r3, #0
 80125ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80125b0:	697b      	ldr	r3, [r7, #20]
}
 80125b2:	4618      	mov	r0, r3
 80125b4:	3718      	adds	r7, #24
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd80      	pop	{r7, pc}
 80125ba:	bf00      	nop
 80125bc:	20001624 	.word	0x20001624
 80125c0:	20001604 	.word	0x20001604
 80125c4:	2000112c 	.word	0x2000112c
 80125c8:	200015bc 	.word	0x200015bc
 80125cc:	20001128 	.word	0x20001128
 80125d0:	20001610 	.word	0x20001610

080125d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80125d4:	b480      	push	{r7}
 80125d6:	b083      	sub	sp, #12
 80125d8:	af00      	add	r7, sp, #0
 80125da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80125dc:	4b06      	ldr	r3, [pc, #24]	; (80125f8 <vTaskInternalSetTimeOutState+0x24>)
 80125de:	681a      	ldr	r2, [r3, #0]
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80125e4:	4b05      	ldr	r3, [pc, #20]	; (80125fc <vTaskInternalSetTimeOutState+0x28>)
 80125e6:	681a      	ldr	r2, [r3, #0]
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	605a      	str	r2, [r3, #4]
}
 80125ec:	bf00      	nop
 80125ee:	370c      	adds	r7, #12
 80125f0:	46bd      	mov	sp, r7
 80125f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f6:	4770      	bx	lr
 80125f8:	20001614 	.word	0x20001614
 80125fc:	20001600 	.word	0x20001600

08012600 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b088      	sub	sp, #32
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
 8012608:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d10a      	bne.n	8012626 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8012610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012614:	f383 8811 	msr	BASEPRI, r3
 8012618:	f3bf 8f6f 	isb	sy
 801261c:	f3bf 8f4f 	dsb	sy
 8012620:	613b      	str	r3, [r7, #16]
}
 8012622:	bf00      	nop
 8012624:	e7fe      	b.n	8012624 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012626:	683b      	ldr	r3, [r7, #0]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d10a      	bne.n	8012642 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 801262c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012630:	f383 8811 	msr	BASEPRI, r3
 8012634:	f3bf 8f6f 	isb	sy
 8012638:	f3bf 8f4f 	dsb	sy
 801263c:	60fb      	str	r3, [r7, #12]
}
 801263e:	bf00      	nop
 8012640:	e7fe      	b.n	8012640 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012642:	f000 ffe7 	bl	8013614 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012646:	4b1d      	ldr	r3, [pc, #116]	; (80126bc <xTaskCheckForTimeOut+0xbc>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	685b      	ldr	r3, [r3, #4]
 8012650:	69ba      	ldr	r2, [r7, #24]
 8012652:	1ad3      	subs	r3, r2, r3
 8012654:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012656:	683b      	ldr	r3, [r7, #0]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801265e:	d102      	bne.n	8012666 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012660:	2300      	movs	r3, #0
 8012662:	61fb      	str	r3, [r7, #28]
 8012664:	e023      	b.n	80126ae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	681a      	ldr	r2, [r3, #0]
 801266a:	4b15      	ldr	r3, [pc, #84]	; (80126c0 <xTaskCheckForTimeOut+0xc0>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	429a      	cmp	r2, r3
 8012670:	d007      	beq.n	8012682 <xTaskCheckForTimeOut+0x82>
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	685b      	ldr	r3, [r3, #4]
 8012676:	69ba      	ldr	r2, [r7, #24]
 8012678:	429a      	cmp	r2, r3
 801267a:	d302      	bcc.n	8012682 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801267c:	2301      	movs	r3, #1
 801267e:	61fb      	str	r3, [r7, #28]
 8012680:	e015      	b.n	80126ae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012682:	683b      	ldr	r3, [r7, #0]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	697a      	ldr	r2, [r7, #20]
 8012688:	429a      	cmp	r2, r3
 801268a:	d20b      	bcs.n	80126a4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801268c:	683b      	ldr	r3, [r7, #0]
 801268e:	681a      	ldr	r2, [r3, #0]
 8012690:	697b      	ldr	r3, [r7, #20]
 8012692:	1ad2      	subs	r2, r2, r3
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f7ff ff9b 	bl	80125d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801269e:	2300      	movs	r3, #0
 80126a0:	61fb      	str	r3, [r7, #28]
 80126a2:	e004      	b.n	80126ae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80126a4:	683b      	ldr	r3, [r7, #0]
 80126a6:	2200      	movs	r2, #0
 80126a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80126aa:	2301      	movs	r3, #1
 80126ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80126ae:	f000 ffe1 	bl	8013674 <vPortExitCritical>

	return xReturn;
 80126b2:	69fb      	ldr	r3, [r7, #28]
}
 80126b4:	4618      	mov	r0, r3
 80126b6:	3720      	adds	r7, #32
 80126b8:	46bd      	mov	sp, r7
 80126ba:	bd80      	pop	{r7, pc}
 80126bc:	20001600 	.word	0x20001600
 80126c0:	20001614 	.word	0x20001614

080126c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80126c4:	b480      	push	{r7}
 80126c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80126c8:	4b03      	ldr	r3, [pc, #12]	; (80126d8 <vTaskMissedYield+0x14>)
 80126ca:	2201      	movs	r2, #1
 80126cc:	601a      	str	r2, [r3, #0]
}
 80126ce:	bf00      	nop
 80126d0:	46bd      	mov	sp, r7
 80126d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d6:	4770      	bx	lr
 80126d8:	20001610 	.word	0x20001610

080126dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80126dc:	b580      	push	{r7, lr}
 80126de:	b082      	sub	sp, #8
 80126e0:	af00      	add	r7, sp, #0
 80126e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80126e4:	f000 f852 	bl	801278c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80126e8:	4b06      	ldr	r3, [pc, #24]	; (8012704 <prvIdleTask+0x28>)
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	2b01      	cmp	r3, #1
 80126ee:	d9f9      	bls.n	80126e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80126f0:	4b05      	ldr	r3, [pc, #20]	; (8012708 <prvIdleTask+0x2c>)
 80126f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80126f6:	601a      	str	r2, [r3, #0]
 80126f8:	f3bf 8f4f 	dsb	sy
 80126fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012700:	e7f0      	b.n	80126e4 <prvIdleTask+0x8>
 8012702:	bf00      	nop
 8012704:	2000112c 	.word	0x2000112c
 8012708:	e000ed04 	.word	0xe000ed04

0801270c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b082      	sub	sp, #8
 8012710:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012712:	2300      	movs	r3, #0
 8012714:	607b      	str	r3, [r7, #4]
 8012716:	e00c      	b.n	8012732 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012718:	687a      	ldr	r2, [r7, #4]
 801271a:	4613      	mov	r3, r2
 801271c:	009b      	lsls	r3, r3, #2
 801271e:	4413      	add	r3, r2
 8012720:	009b      	lsls	r3, r3, #2
 8012722:	4a12      	ldr	r2, [pc, #72]	; (801276c <prvInitialiseTaskLists+0x60>)
 8012724:	4413      	add	r3, r2
 8012726:	4618      	mov	r0, r3
 8012728:	f7fe fc44 	bl	8010fb4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	3301      	adds	r3, #1
 8012730:	607b      	str	r3, [r7, #4]
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	2b37      	cmp	r3, #55	; 0x37
 8012736:	d9ef      	bls.n	8012718 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012738:	480d      	ldr	r0, [pc, #52]	; (8012770 <prvInitialiseTaskLists+0x64>)
 801273a:	f7fe fc3b 	bl	8010fb4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801273e:	480d      	ldr	r0, [pc, #52]	; (8012774 <prvInitialiseTaskLists+0x68>)
 8012740:	f7fe fc38 	bl	8010fb4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012744:	480c      	ldr	r0, [pc, #48]	; (8012778 <prvInitialiseTaskLists+0x6c>)
 8012746:	f7fe fc35 	bl	8010fb4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801274a:	480c      	ldr	r0, [pc, #48]	; (801277c <prvInitialiseTaskLists+0x70>)
 801274c:	f7fe fc32 	bl	8010fb4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012750:	480b      	ldr	r0, [pc, #44]	; (8012780 <prvInitialiseTaskLists+0x74>)
 8012752:	f7fe fc2f 	bl	8010fb4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012756:	4b0b      	ldr	r3, [pc, #44]	; (8012784 <prvInitialiseTaskLists+0x78>)
 8012758:	4a05      	ldr	r2, [pc, #20]	; (8012770 <prvInitialiseTaskLists+0x64>)
 801275a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801275c:	4b0a      	ldr	r3, [pc, #40]	; (8012788 <prvInitialiseTaskLists+0x7c>)
 801275e:	4a05      	ldr	r2, [pc, #20]	; (8012774 <prvInitialiseTaskLists+0x68>)
 8012760:	601a      	str	r2, [r3, #0]
}
 8012762:	bf00      	nop
 8012764:	3708      	adds	r7, #8
 8012766:	46bd      	mov	sp, r7
 8012768:	bd80      	pop	{r7, pc}
 801276a:	bf00      	nop
 801276c:	2000112c 	.word	0x2000112c
 8012770:	2000158c 	.word	0x2000158c
 8012774:	200015a0 	.word	0x200015a0
 8012778:	200015bc 	.word	0x200015bc
 801277c:	200015d0 	.word	0x200015d0
 8012780:	200015e8 	.word	0x200015e8
 8012784:	200015b4 	.word	0x200015b4
 8012788:	200015b8 	.word	0x200015b8

0801278c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b082      	sub	sp, #8
 8012790:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012792:	e019      	b.n	80127c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012794:	f000 ff3e 	bl	8013614 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012798:	4b10      	ldr	r3, [pc, #64]	; (80127dc <prvCheckTasksWaitingTermination+0x50>)
 801279a:	68db      	ldr	r3, [r3, #12]
 801279c:	68db      	ldr	r3, [r3, #12]
 801279e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	3304      	adds	r3, #4
 80127a4:	4618      	mov	r0, r3
 80127a6:	f7fe fc8f 	bl	80110c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80127aa:	4b0d      	ldr	r3, [pc, #52]	; (80127e0 <prvCheckTasksWaitingTermination+0x54>)
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	3b01      	subs	r3, #1
 80127b0:	4a0b      	ldr	r2, [pc, #44]	; (80127e0 <prvCheckTasksWaitingTermination+0x54>)
 80127b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80127b4:	4b0b      	ldr	r3, [pc, #44]	; (80127e4 <prvCheckTasksWaitingTermination+0x58>)
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	3b01      	subs	r3, #1
 80127ba:	4a0a      	ldr	r2, [pc, #40]	; (80127e4 <prvCheckTasksWaitingTermination+0x58>)
 80127bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80127be:	f000 ff59 	bl	8013674 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f000 f810 	bl	80127e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80127c8:	4b06      	ldr	r3, [pc, #24]	; (80127e4 <prvCheckTasksWaitingTermination+0x58>)
 80127ca:	681b      	ldr	r3, [r3, #0]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d1e1      	bne.n	8012794 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80127d0:	bf00      	nop
 80127d2:	bf00      	nop
 80127d4:	3708      	adds	r7, #8
 80127d6:	46bd      	mov	sp, r7
 80127d8:	bd80      	pop	{r7, pc}
 80127da:	bf00      	nop
 80127dc:	200015d0 	.word	0x200015d0
 80127e0:	200015fc 	.word	0x200015fc
 80127e4:	200015e4 	.word	0x200015e4

080127e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b084      	sub	sp, #16
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d108      	bne.n	801280c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80127fe:	4618      	mov	r0, r3
 8012800:	f001 f8f6 	bl	80139f0 <vPortFree>
				vPortFree( pxTCB );
 8012804:	6878      	ldr	r0, [r7, #4]
 8012806:	f001 f8f3 	bl	80139f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801280a:	e018      	b.n	801283e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012812:	2b01      	cmp	r3, #1
 8012814:	d103      	bne.n	801281e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012816:	6878      	ldr	r0, [r7, #4]
 8012818:	f001 f8ea 	bl	80139f0 <vPortFree>
	}
 801281c:	e00f      	b.n	801283e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012824:	2b02      	cmp	r3, #2
 8012826:	d00a      	beq.n	801283e <prvDeleteTCB+0x56>
	__asm volatile
 8012828:	f04f 0350 	mov.w	r3, #80	; 0x50
 801282c:	f383 8811 	msr	BASEPRI, r3
 8012830:	f3bf 8f6f 	isb	sy
 8012834:	f3bf 8f4f 	dsb	sy
 8012838:	60fb      	str	r3, [r7, #12]
}
 801283a:	bf00      	nop
 801283c:	e7fe      	b.n	801283c <prvDeleteTCB+0x54>
	}
 801283e:	bf00      	nop
 8012840:	3710      	adds	r7, #16
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
	...

08012848 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012848:	b480      	push	{r7}
 801284a:	b083      	sub	sp, #12
 801284c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801284e:	4b0c      	ldr	r3, [pc, #48]	; (8012880 <prvResetNextTaskUnblockTime+0x38>)
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d104      	bne.n	8012862 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012858:	4b0a      	ldr	r3, [pc, #40]	; (8012884 <prvResetNextTaskUnblockTime+0x3c>)
 801285a:	f04f 32ff 	mov.w	r2, #4294967295
 801285e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012860:	e008      	b.n	8012874 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012862:	4b07      	ldr	r3, [pc, #28]	; (8012880 <prvResetNextTaskUnblockTime+0x38>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	68db      	ldr	r3, [r3, #12]
 8012868:	68db      	ldr	r3, [r3, #12]
 801286a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	685b      	ldr	r3, [r3, #4]
 8012870:	4a04      	ldr	r2, [pc, #16]	; (8012884 <prvResetNextTaskUnblockTime+0x3c>)
 8012872:	6013      	str	r3, [r2, #0]
}
 8012874:	bf00      	nop
 8012876:	370c      	adds	r7, #12
 8012878:	46bd      	mov	sp, r7
 801287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287e:	4770      	bx	lr
 8012880:	200015b4 	.word	0x200015b4
 8012884:	2000161c 	.word	0x2000161c

08012888 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012888:	b480      	push	{r7}
 801288a:	b083      	sub	sp, #12
 801288c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801288e:	4b05      	ldr	r3, [pc, #20]	; (80128a4 <xTaskGetCurrentTaskHandle+0x1c>)
 8012890:	681b      	ldr	r3, [r3, #0]
 8012892:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012894:	687b      	ldr	r3, [r7, #4]
	}
 8012896:	4618      	mov	r0, r3
 8012898:	370c      	adds	r7, #12
 801289a:	46bd      	mov	sp, r7
 801289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a0:	4770      	bx	lr
 80128a2:	bf00      	nop
 80128a4:	20001128 	.word	0x20001128

080128a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80128a8:	b480      	push	{r7}
 80128aa:	b083      	sub	sp, #12
 80128ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80128ae:	4b0b      	ldr	r3, [pc, #44]	; (80128dc <xTaskGetSchedulerState+0x34>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d102      	bne.n	80128bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80128b6:	2301      	movs	r3, #1
 80128b8:	607b      	str	r3, [r7, #4]
 80128ba:	e008      	b.n	80128ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80128bc:	4b08      	ldr	r3, [pc, #32]	; (80128e0 <xTaskGetSchedulerState+0x38>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d102      	bne.n	80128ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80128c4:	2302      	movs	r3, #2
 80128c6:	607b      	str	r3, [r7, #4]
 80128c8:	e001      	b.n	80128ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80128ca:	2300      	movs	r3, #0
 80128cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80128ce:	687b      	ldr	r3, [r7, #4]
	}
 80128d0:	4618      	mov	r0, r3
 80128d2:	370c      	adds	r7, #12
 80128d4:	46bd      	mov	sp, r7
 80128d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128da:	4770      	bx	lr
 80128dc:	20001608 	.word	0x20001608
 80128e0:	20001624 	.word	0x20001624

080128e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80128e4:	b580      	push	{r7, lr}
 80128e6:	b086      	sub	sp, #24
 80128e8:	af00      	add	r7, sp, #0
 80128ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80128f0:	2300      	movs	r3, #0
 80128f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d056      	beq.n	80129a8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80128fa:	4b2e      	ldr	r3, [pc, #184]	; (80129b4 <xTaskPriorityDisinherit+0xd0>)
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	693a      	ldr	r2, [r7, #16]
 8012900:	429a      	cmp	r2, r3
 8012902:	d00a      	beq.n	801291a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8012904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012908:	f383 8811 	msr	BASEPRI, r3
 801290c:	f3bf 8f6f 	isb	sy
 8012910:	f3bf 8f4f 	dsb	sy
 8012914:	60fb      	str	r3, [r7, #12]
}
 8012916:	bf00      	nop
 8012918:	e7fe      	b.n	8012918 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801291a:	693b      	ldr	r3, [r7, #16]
 801291c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801291e:	2b00      	cmp	r3, #0
 8012920:	d10a      	bne.n	8012938 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8012922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012926:	f383 8811 	msr	BASEPRI, r3
 801292a:	f3bf 8f6f 	isb	sy
 801292e:	f3bf 8f4f 	dsb	sy
 8012932:	60bb      	str	r3, [r7, #8]
}
 8012934:	bf00      	nop
 8012936:	e7fe      	b.n	8012936 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8012938:	693b      	ldr	r3, [r7, #16]
 801293a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801293c:	1e5a      	subs	r2, r3, #1
 801293e:	693b      	ldr	r3, [r7, #16]
 8012940:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012942:	693b      	ldr	r3, [r7, #16]
 8012944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012946:	693b      	ldr	r3, [r7, #16]
 8012948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801294a:	429a      	cmp	r2, r3
 801294c:	d02c      	beq.n	80129a8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801294e:	693b      	ldr	r3, [r7, #16]
 8012950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012952:	2b00      	cmp	r3, #0
 8012954:	d128      	bne.n	80129a8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012956:	693b      	ldr	r3, [r7, #16]
 8012958:	3304      	adds	r3, #4
 801295a:	4618      	mov	r0, r3
 801295c:	f7fe fbb4 	bl	80110c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012960:	693b      	ldr	r3, [r7, #16]
 8012962:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012964:	693b      	ldr	r3, [r7, #16]
 8012966:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012968:	693b      	ldr	r3, [r7, #16]
 801296a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801296c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012974:	693b      	ldr	r3, [r7, #16]
 8012976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012978:	4b0f      	ldr	r3, [pc, #60]	; (80129b8 <xTaskPriorityDisinherit+0xd4>)
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	429a      	cmp	r2, r3
 801297e:	d903      	bls.n	8012988 <xTaskPriorityDisinherit+0xa4>
 8012980:	693b      	ldr	r3, [r7, #16]
 8012982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012984:	4a0c      	ldr	r2, [pc, #48]	; (80129b8 <xTaskPriorityDisinherit+0xd4>)
 8012986:	6013      	str	r3, [r2, #0]
 8012988:	693b      	ldr	r3, [r7, #16]
 801298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801298c:	4613      	mov	r3, r2
 801298e:	009b      	lsls	r3, r3, #2
 8012990:	4413      	add	r3, r2
 8012992:	009b      	lsls	r3, r3, #2
 8012994:	4a09      	ldr	r2, [pc, #36]	; (80129bc <xTaskPriorityDisinherit+0xd8>)
 8012996:	441a      	add	r2, r3
 8012998:	693b      	ldr	r3, [r7, #16]
 801299a:	3304      	adds	r3, #4
 801299c:	4619      	mov	r1, r3
 801299e:	4610      	mov	r0, r2
 80129a0:	f7fe fb35 	bl	801100e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80129a4:	2301      	movs	r3, #1
 80129a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80129a8:	697b      	ldr	r3, [r7, #20]
	}
 80129aa:	4618      	mov	r0, r3
 80129ac:	3718      	adds	r7, #24
 80129ae:	46bd      	mov	sp, r7
 80129b0:	bd80      	pop	{r7, pc}
 80129b2:	bf00      	nop
 80129b4:	20001128 	.word	0x20001128
 80129b8:	20001604 	.word	0x20001604
 80129bc:	2000112c 	.word	0x2000112c

080129c0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80129c0:	b580      	push	{r7, lr}
 80129c2:	b084      	sub	sp, #16
 80129c4:	af00      	add	r7, sp, #0
 80129c6:	6078      	str	r0, [r7, #4]
 80129c8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80129ca:	f000 fe23 	bl	8013614 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80129ce:	4b1e      	ldr	r3, [pc, #120]	; (8012a48 <ulTaskNotifyTake+0x88>)
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d113      	bne.n	8012a00 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80129d8:	4b1b      	ldr	r3, [pc, #108]	; (8012a48 <ulTaskNotifyTake+0x88>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	2201      	movs	r2, #1
 80129de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80129e2:	683b      	ldr	r3, [r7, #0]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d00b      	beq.n	8012a00 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80129e8:	2101      	movs	r1, #1
 80129ea:	6838      	ldr	r0, [r7, #0]
 80129ec:	f000 f8e8 	bl	8012bc0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80129f0:	4b16      	ldr	r3, [pc, #88]	; (8012a4c <ulTaskNotifyTake+0x8c>)
 80129f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80129f6:	601a      	str	r2, [r3, #0]
 80129f8:	f3bf 8f4f 	dsb	sy
 80129fc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012a00:	f000 fe38 	bl	8013674 <vPortExitCritical>

		taskENTER_CRITICAL();
 8012a04:	f000 fe06 	bl	8013614 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012a08:	4b0f      	ldr	r3, [pc, #60]	; (8012a48 <ulTaskNotifyTake+0x88>)
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012a0e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d00c      	beq.n	8012a30 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d004      	beq.n	8012a26 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012a1c:	4b0a      	ldr	r3, [pc, #40]	; (8012a48 <ulTaskNotifyTake+0x88>)
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	2200      	movs	r2, #0
 8012a22:	655a      	str	r2, [r3, #84]	; 0x54
 8012a24:	e004      	b.n	8012a30 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012a26:	4b08      	ldr	r3, [pc, #32]	; (8012a48 <ulTaskNotifyTake+0x88>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	68fa      	ldr	r2, [r7, #12]
 8012a2c:	3a01      	subs	r2, #1
 8012a2e:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012a30:	4b05      	ldr	r3, [pc, #20]	; (8012a48 <ulTaskNotifyTake+0x88>)
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	2200      	movs	r2, #0
 8012a36:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8012a3a:	f000 fe1b 	bl	8013674 <vPortExitCritical>

		return ulReturn;
 8012a3e:	68fb      	ldr	r3, [r7, #12]
	}
 8012a40:	4618      	mov	r0, r3
 8012a42:	3710      	adds	r7, #16
 8012a44:	46bd      	mov	sp, r7
 8012a46:	bd80      	pop	{r7, pc}
 8012a48:	20001128 	.word	0x20001128
 8012a4c:	e000ed04 	.word	0xe000ed04

08012a50 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8012a50:	b580      	push	{r7, lr}
 8012a52:	b08a      	sub	sp, #40	; 0x28
 8012a54:	af00      	add	r7, sp, #0
 8012a56:	60f8      	str	r0, [r7, #12]
 8012a58:	60b9      	str	r1, [r7, #8]
 8012a5a:	603b      	str	r3, [r7, #0]
 8012a5c:	4613      	mov	r3, r2
 8012a5e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8012a60:	2301      	movs	r3, #1
 8012a62:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d10a      	bne.n	8012a80 <xTaskGenericNotify+0x30>
	__asm volatile
 8012a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a6e:	f383 8811 	msr	BASEPRI, r3
 8012a72:	f3bf 8f6f 	isb	sy
 8012a76:	f3bf 8f4f 	dsb	sy
 8012a7a:	61bb      	str	r3, [r7, #24]
}
 8012a7c:	bf00      	nop
 8012a7e:	e7fe      	b.n	8012a7e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8012a84:	f000 fdc6 	bl	8013614 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d003      	beq.n	8012a96 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012a8e:	6a3b      	ldr	r3, [r7, #32]
 8012a90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012a92:	683b      	ldr	r3, [r7, #0]
 8012a94:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012a96:	6a3b      	ldr	r3, [r7, #32]
 8012a98:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012a9c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012a9e:	6a3b      	ldr	r3, [r7, #32]
 8012aa0:	2202      	movs	r2, #2
 8012aa2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8012aa6:	79fb      	ldrb	r3, [r7, #7]
 8012aa8:	2b04      	cmp	r3, #4
 8012aaa:	d828      	bhi.n	8012afe <xTaskGenericNotify+0xae>
 8012aac:	a201      	add	r2, pc, #4	; (adr r2, 8012ab4 <xTaskGenericNotify+0x64>)
 8012aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ab2:	bf00      	nop
 8012ab4:	08012b1f 	.word	0x08012b1f
 8012ab8:	08012ac9 	.word	0x08012ac9
 8012abc:	08012ad7 	.word	0x08012ad7
 8012ac0:	08012ae3 	.word	0x08012ae3
 8012ac4:	08012aeb 	.word	0x08012aeb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012ac8:	6a3b      	ldr	r3, [r7, #32]
 8012aca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012acc:	68bb      	ldr	r3, [r7, #8]
 8012ace:	431a      	orrs	r2, r3
 8012ad0:	6a3b      	ldr	r3, [r7, #32]
 8012ad2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012ad4:	e026      	b.n	8012b24 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8012ad6:	6a3b      	ldr	r3, [r7, #32]
 8012ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012ada:	1c5a      	adds	r2, r3, #1
 8012adc:	6a3b      	ldr	r3, [r7, #32]
 8012ade:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012ae0:	e020      	b.n	8012b24 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8012ae2:	6a3b      	ldr	r3, [r7, #32]
 8012ae4:	68ba      	ldr	r2, [r7, #8]
 8012ae6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012ae8:	e01c      	b.n	8012b24 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012aea:	7ffb      	ldrb	r3, [r7, #31]
 8012aec:	2b02      	cmp	r3, #2
 8012aee:	d003      	beq.n	8012af8 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8012af0:	6a3b      	ldr	r3, [r7, #32]
 8012af2:	68ba      	ldr	r2, [r7, #8]
 8012af4:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8012af6:	e015      	b.n	8012b24 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8012af8:	2300      	movs	r3, #0
 8012afa:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8012afc:	e012      	b.n	8012b24 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8012afe:	6a3b      	ldr	r3, [r7, #32]
 8012b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b06:	d00c      	beq.n	8012b22 <xTaskGenericNotify+0xd2>
	__asm volatile
 8012b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b0c:	f383 8811 	msr	BASEPRI, r3
 8012b10:	f3bf 8f6f 	isb	sy
 8012b14:	f3bf 8f4f 	dsb	sy
 8012b18:	617b      	str	r3, [r7, #20]
}
 8012b1a:	bf00      	nop
 8012b1c:	e7fe      	b.n	8012b1c <xTaskGenericNotify+0xcc>
					break;
 8012b1e:	bf00      	nop
 8012b20:	e000      	b.n	8012b24 <xTaskGenericNotify+0xd4>

					break;
 8012b22:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012b24:	7ffb      	ldrb	r3, [r7, #31]
 8012b26:	2b01      	cmp	r3, #1
 8012b28:	d13a      	bne.n	8012ba0 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012b2a:	6a3b      	ldr	r3, [r7, #32]
 8012b2c:	3304      	adds	r3, #4
 8012b2e:	4618      	mov	r0, r3
 8012b30:	f7fe faca 	bl	80110c8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8012b34:	6a3b      	ldr	r3, [r7, #32]
 8012b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b38:	4b1d      	ldr	r3, [pc, #116]	; (8012bb0 <xTaskGenericNotify+0x160>)
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	429a      	cmp	r2, r3
 8012b3e:	d903      	bls.n	8012b48 <xTaskGenericNotify+0xf8>
 8012b40:	6a3b      	ldr	r3, [r7, #32]
 8012b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b44:	4a1a      	ldr	r2, [pc, #104]	; (8012bb0 <xTaskGenericNotify+0x160>)
 8012b46:	6013      	str	r3, [r2, #0]
 8012b48:	6a3b      	ldr	r3, [r7, #32]
 8012b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b4c:	4613      	mov	r3, r2
 8012b4e:	009b      	lsls	r3, r3, #2
 8012b50:	4413      	add	r3, r2
 8012b52:	009b      	lsls	r3, r3, #2
 8012b54:	4a17      	ldr	r2, [pc, #92]	; (8012bb4 <xTaskGenericNotify+0x164>)
 8012b56:	441a      	add	r2, r3
 8012b58:	6a3b      	ldr	r3, [r7, #32]
 8012b5a:	3304      	adds	r3, #4
 8012b5c:	4619      	mov	r1, r3
 8012b5e:	4610      	mov	r0, r2
 8012b60:	f7fe fa55 	bl	801100e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012b64:	6a3b      	ldr	r3, [r7, #32]
 8012b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d00a      	beq.n	8012b82 <xTaskGenericNotify+0x132>
	__asm volatile
 8012b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b70:	f383 8811 	msr	BASEPRI, r3
 8012b74:	f3bf 8f6f 	isb	sy
 8012b78:	f3bf 8f4f 	dsb	sy
 8012b7c:	613b      	str	r3, [r7, #16]
}
 8012b7e:	bf00      	nop
 8012b80:	e7fe      	b.n	8012b80 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012b82:	6a3b      	ldr	r3, [r7, #32]
 8012b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b86:	4b0c      	ldr	r3, [pc, #48]	; (8012bb8 <xTaskGenericNotify+0x168>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b8c:	429a      	cmp	r2, r3
 8012b8e:	d907      	bls.n	8012ba0 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8012b90:	4b0a      	ldr	r3, [pc, #40]	; (8012bbc <xTaskGenericNotify+0x16c>)
 8012b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b96:	601a      	str	r2, [r3, #0]
 8012b98:	f3bf 8f4f 	dsb	sy
 8012b9c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012ba0:	f000 fd68 	bl	8013674 <vPortExitCritical>

		return xReturn;
 8012ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	3728      	adds	r7, #40	; 0x28
 8012baa:	46bd      	mov	sp, r7
 8012bac:	bd80      	pop	{r7, pc}
 8012bae:	bf00      	nop
 8012bb0:	20001604 	.word	0x20001604
 8012bb4:	2000112c 	.word	0x2000112c
 8012bb8:	20001128 	.word	0x20001128
 8012bbc:	e000ed04 	.word	0xe000ed04

08012bc0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012bc0:	b580      	push	{r7, lr}
 8012bc2:	b084      	sub	sp, #16
 8012bc4:	af00      	add	r7, sp, #0
 8012bc6:	6078      	str	r0, [r7, #4]
 8012bc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012bca:	4b21      	ldr	r3, [pc, #132]	; (8012c50 <prvAddCurrentTaskToDelayedList+0x90>)
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012bd0:	4b20      	ldr	r3, [pc, #128]	; (8012c54 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	3304      	adds	r3, #4
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	f7fe fa76 	bl	80110c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012be2:	d10a      	bne.n	8012bfa <prvAddCurrentTaskToDelayedList+0x3a>
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d007      	beq.n	8012bfa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012bea:	4b1a      	ldr	r3, [pc, #104]	; (8012c54 <prvAddCurrentTaskToDelayedList+0x94>)
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	3304      	adds	r3, #4
 8012bf0:	4619      	mov	r1, r3
 8012bf2:	4819      	ldr	r0, [pc, #100]	; (8012c58 <prvAddCurrentTaskToDelayedList+0x98>)
 8012bf4:	f7fe fa0b 	bl	801100e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012bf8:	e026      	b.n	8012c48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012bfa:	68fa      	ldr	r2, [r7, #12]
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	4413      	add	r3, r2
 8012c00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012c02:	4b14      	ldr	r3, [pc, #80]	; (8012c54 <prvAddCurrentTaskToDelayedList+0x94>)
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	68ba      	ldr	r2, [r7, #8]
 8012c08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012c0a:	68ba      	ldr	r2, [r7, #8]
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	429a      	cmp	r2, r3
 8012c10:	d209      	bcs.n	8012c26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012c12:	4b12      	ldr	r3, [pc, #72]	; (8012c5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8012c14:	681a      	ldr	r2, [r3, #0]
 8012c16:	4b0f      	ldr	r3, [pc, #60]	; (8012c54 <prvAddCurrentTaskToDelayedList+0x94>)
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	3304      	adds	r3, #4
 8012c1c:	4619      	mov	r1, r3
 8012c1e:	4610      	mov	r0, r2
 8012c20:	f7fe fa19 	bl	8011056 <vListInsert>
}
 8012c24:	e010      	b.n	8012c48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012c26:	4b0e      	ldr	r3, [pc, #56]	; (8012c60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012c28:	681a      	ldr	r2, [r3, #0]
 8012c2a:	4b0a      	ldr	r3, [pc, #40]	; (8012c54 <prvAddCurrentTaskToDelayedList+0x94>)
 8012c2c:	681b      	ldr	r3, [r3, #0]
 8012c2e:	3304      	adds	r3, #4
 8012c30:	4619      	mov	r1, r3
 8012c32:	4610      	mov	r0, r2
 8012c34:	f7fe fa0f 	bl	8011056 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012c38:	4b0a      	ldr	r3, [pc, #40]	; (8012c64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	68ba      	ldr	r2, [r7, #8]
 8012c3e:	429a      	cmp	r2, r3
 8012c40:	d202      	bcs.n	8012c48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012c42:	4a08      	ldr	r2, [pc, #32]	; (8012c64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012c44:	68bb      	ldr	r3, [r7, #8]
 8012c46:	6013      	str	r3, [r2, #0]
}
 8012c48:	bf00      	nop
 8012c4a:	3710      	adds	r7, #16
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd80      	pop	{r7, pc}
 8012c50:	20001600 	.word	0x20001600
 8012c54:	20001128 	.word	0x20001128
 8012c58:	200015e8 	.word	0x200015e8
 8012c5c:	200015b8 	.word	0x200015b8
 8012c60:	200015b4 	.word	0x200015b4
 8012c64:	2000161c 	.word	0x2000161c

08012c68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012c68:	b580      	push	{r7, lr}
 8012c6a:	b08a      	sub	sp, #40	; 0x28
 8012c6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012c6e:	2300      	movs	r3, #0
 8012c70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012c72:	f000 fb63 	bl	801333c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012c76:	4b1c      	ldr	r3, [pc, #112]	; (8012ce8 <xTimerCreateTimerTask+0x80>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d021      	beq.n	8012cc2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012c7e:	2300      	movs	r3, #0
 8012c80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012c82:	2300      	movs	r3, #0
 8012c84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012c86:	1d3a      	adds	r2, r7, #4
 8012c88:	f107 0108 	add.w	r1, r7, #8
 8012c8c:	f107 030c 	add.w	r3, r7, #12
 8012c90:	4618      	mov	r0, r3
 8012c92:	f7fe f975 	bl	8010f80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8012c96:	6879      	ldr	r1, [r7, #4]
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	68fa      	ldr	r2, [r7, #12]
 8012c9c:	9202      	str	r2, [sp, #8]
 8012c9e:	9301      	str	r3, [sp, #4]
 8012ca0:	2302      	movs	r3, #2
 8012ca2:	9300      	str	r3, [sp, #0]
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	460a      	mov	r2, r1
 8012ca8:	4910      	ldr	r1, [pc, #64]	; (8012cec <xTimerCreateTimerTask+0x84>)
 8012caa:	4811      	ldr	r0, [pc, #68]	; (8012cf0 <xTimerCreateTimerTask+0x88>)
 8012cac:	f7fe ff5c 	bl	8011b68 <xTaskCreateStatic>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	4a10      	ldr	r2, [pc, #64]	; (8012cf4 <xTimerCreateTimerTask+0x8c>)
 8012cb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8012cb6:	4b0f      	ldr	r3, [pc, #60]	; (8012cf4 <xTimerCreateTimerTask+0x8c>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d001      	beq.n	8012cc2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012cbe:	2301      	movs	r3, #1
 8012cc0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012cc2:	697b      	ldr	r3, [r7, #20]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d10a      	bne.n	8012cde <xTimerCreateTimerTask+0x76>
	__asm volatile
 8012cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ccc:	f383 8811 	msr	BASEPRI, r3
 8012cd0:	f3bf 8f6f 	isb	sy
 8012cd4:	f3bf 8f4f 	dsb	sy
 8012cd8:	613b      	str	r3, [r7, #16]
}
 8012cda:	bf00      	nop
 8012cdc:	e7fe      	b.n	8012cdc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012cde:	697b      	ldr	r3, [r7, #20]
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	3718      	adds	r7, #24
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}
 8012ce8:	20001658 	.word	0x20001658
 8012cec:	0801cdcc 	.word	0x0801cdcc
 8012cf0:	08012ee5 	.word	0x08012ee5
 8012cf4:	2000165c 	.word	0x2000165c

08012cf8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b088      	sub	sp, #32
 8012cfc:	af02      	add	r7, sp, #8
 8012cfe:	60f8      	str	r0, [r7, #12]
 8012d00:	60b9      	str	r1, [r7, #8]
 8012d02:	607a      	str	r2, [r7, #4]
 8012d04:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8012d06:	202c      	movs	r0, #44	; 0x2c
 8012d08:	f000 fda6 	bl	8013858 <pvPortMalloc>
 8012d0c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8012d0e:	697b      	ldr	r3, [r7, #20]
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d00d      	beq.n	8012d30 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8012d14:	697b      	ldr	r3, [r7, #20]
 8012d16:	2200      	movs	r2, #0
 8012d18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8012d1c:	697b      	ldr	r3, [r7, #20]
 8012d1e:	9301      	str	r3, [sp, #4]
 8012d20:	6a3b      	ldr	r3, [r7, #32]
 8012d22:	9300      	str	r3, [sp, #0]
 8012d24:	683b      	ldr	r3, [r7, #0]
 8012d26:	687a      	ldr	r2, [r7, #4]
 8012d28:	68b9      	ldr	r1, [r7, #8]
 8012d2a:	68f8      	ldr	r0, [r7, #12]
 8012d2c:	f000 f805 	bl	8012d3a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8012d30:	697b      	ldr	r3, [r7, #20]
	}
 8012d32:	4618      	mov	r0, r3
 8012d34:	3718      	adds	r7, #24
 8012d36:	46bd      	mov	sp, r7
 8012d38:	bd80      	pop	{r7, pc}

08012d3a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8012d3a:	b580      	push	{r7, lr}
 8012d3c:	b086      	sub	sp, #24
 8012d3e:	af00      	add	r7, sp, #0
 8012d40:	60f8      	str	r0, [r7, #12]
 8012d42:	60b9      	str	r1, [r7, #8]
 8012d44:	607a      	str	r2, [r7, #4]
 8012d46:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d10a      	bne.n	8012d64 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8012d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d52:	f383 8811 	msr	BASEPRI, r3
 8012d56:	f3bf 8f6f 	isb	sy
 8012d5a:	f3bf 8f4f 	dsb	sy
 8012d5e:	617b      	str	r3, [r7, #20]
}
 8012d60:	bf00      	nop
 8012d62:	e7fe      	b.n	8012d62 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8012d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d01e      	beq.n	8012da8 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8012d6a:	f000 fae7 	bl	801333c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8012d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d70:	68fa      	ldr	r2, [r7, #12]
 8012d72:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8012d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d76:	68ba      	ldr	r2, [r7, #8]
 8012d78:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8012d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d7c:	683a      	ldr	r2, [r7, #0]
 8012d7e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8012d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d82:	6a3a      	ldr	r2, [r7, #32]
 8012d84:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8012d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d88:	3304      	adds	r3, #4
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	f7fe f932 	bl	8010ff4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d008      	beq.n	8012da8 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8012d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012d9c:	f043 0304 	orr.w	r3, r3, #4
 8012da0:	b2da      	uxtb	r2, r3
 8012da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012da4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8012da8:	bf00      	nop
 8012daa:	3718      	adds	r7, #24
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bd80      	pop	{r7, pc}

08012db0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012db0:	b580      	push	{r7, lr}
 8012db2:	b08a      	sub	sp, #40	; 0x28
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	60f8      	str	r0, [r7, #12]
 8012db8:	60b9      	str	r1, [r7, #8]
 8012dba:	607a      	str	r2, [r7, #4]
 8012dbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8012dbe:	2300      	movs	r3, #0
 8012dc0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d10a      	bne.n	8012dde <xTimerGenericCommand+0x2e>
	__asm volatile
 8012dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dcc:	f383 8811 	msr	BASEPRI, r3
 8012dd0:	f3bf 8f6f 	isb	sy
 8012dd4:	f3bf 8f4f 	dsb	sy
 8012dd8:	623b      	str	r3, [r7, #32]
}
 8012dda:	bf00      	nop
 8012ddc:	e7fe      	b.n	8012ddc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012dde:	4b1a      	ldr	r3, [pc, #104]	; (8012e48 <xTimerGenericCommand+0x98>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d02a      	beq.n	8012e3c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012de6:	68bb      	ldr	r3, [r7, #8]
 8012de8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012df2:	68bb      	ldr	r3, [r7, #8]
 8012df4:	2b05      	cmp	r3, #5
 8012df6:	dc18      	bgt.n	8012e2a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012df8:	f7ff fd56 	bl	80128a8 <xTaskGetSchedulerState>
 8012dfc:	4603      	mov	r3, r0
 8012dfe:	2b02      	cmp	r3, #2
 8012e00:	d109      	bne.n	8012e16 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012e02:	4b11      	ldr	r3, [pc, #68]	; (8012e48 <xTimerGenericCommand+0x98>)
 8012e04:	6818      	ldr	r0, [r3, #0]
 8012e06:	f107 0110 	add.w	r1, r7, #16
 8012e0a:	2300      	movs	r3, #0
 8012e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012e0e:	f7fe fac3 	bl	8011398 <xQueueGenericSend>
 8012e12:	6278      	str	r0, [r7, #36]	; 0x24
 8012e14:	e012      	b.n	8012e3c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012e16:	4b0c      	ldr	r3, [pc, #48]	; (8012e48 <xTimerGenericCommand+0x98>)
 8012e18:	6818      	ldr	r0, [r3, #0]
 8012e1a:	f107 0110 	add.w	r1, r7, #16
 8012e1e:	2300      	movs	r3, #0
 8012e20:	2200      	movs	r2, #0
 8012e22:	f7fe fab9 	bl	8011398 <xQueueGenericSend>
 8012e26:	6278      	str	r0, [r7, #36]	; 0x24
 8012e28:	e008      	b.n	8012e3c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012e2a:	4b07      	ldr	r3, [pc, #28]	; (8012e48 <xTimerGenericCommand+0x98>)
 8012e2c:	6818      	ldr	r0, [r3, #0]
 8012e2e:	f107 0110 	add.w	r1, r7, #16
 8012e32:	2300      	movs	r3, #0
 8012e34:	683a      	ldr	r2, [r7, #0]
 8012e36:	f7fe fbad 	bl	8011594 <xQueueGenericSendFromISR>
 8012e3a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8012e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012e3e:	4618      	mov	r0, r3
 8012e40:	3728      	adds	r7, #40	; 0x28
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd80      	pop	{r7, pc}
 8012e46:	bf00      	nop
 8012e48:	20001658 	.word	0x20001658

08012e4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	b088      	sub	sp, #32
 8012e50:	af02      	add	r7, sp, #8
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e56:	4b22      	ldr	r3, [pc, #136]	; (8012ee0 <prvProcessExpiredTimer+0x94>)
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	68db      	ldr	r3, [r3, #12]
 8012e5c:	68db      	ldr	r3, [r3, #12]
 8012e5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012e60:	697b      	ldr	r3, [r7, #20]
 8012e62:	3304      	adds	r3, #4
 8012e64:	4618      	mov	r0, r3
 8012e66:	f7fe f92f 	bl	80110c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012e6a:	697b      	ldr	r3, [r7, #20]
 8012e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012e70:	f003 0304 	and.w	r3, r3, #4
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d022      	beq.n	8012ebe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012e78:	697b      	ldr	r3, [r7, #20]
 8012e7a:	699a      	ldr	r2, [r3, #24]
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	18d1      	adds	r1, r2, r3
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	6978      	ldr	r0, [r7, #20]
 8012e86:	f000 f8d1 	bl	801302c <prvInsertTimerInActiveList>
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	2b00      	cmp	r3, #0
 8012e8e:	d01f      	beq.n	8012ed0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012e90:	2300      	movs	r3, #0
 8012e92:	9300      	str	r3, [sp, #0]
 8012e94:	2300      	movs	r3, #0
 8012e96:	687a      	ldr	r2, [r7, #4]
 8012e98:	2100      	movs	r1, #0
 8012e9a:	6978      	ldr	r0, [r7, #20]
 8012e9c:	f7ff ff88 	bl	8012db0 <xTimerGenericCommand>
 8012ea0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012ea2:	693b      	ldr	r3, [r7, #16]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d113      	bne.n	8012ed0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8012ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012eac:	f383 8811 	msr	BASEPRI, r3
 8012eb0:	f3bf 8f6f 	isb	sy
 8012eb4:	f3bf 8f4f 	dsb	sy
 8012eb8:	60fb      	str	r3, [r7, #12]
}
 8012eba:	bf00      	nop
 8012ebc:	e7fe      	b.n	8012ebc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ebe:	697b      	ldr	r3, [r7, #20]
 8012ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012ec4:	f023 0301 	bic.w	r3, r3, #1
 8012ec8:	b2da      	uxtb	r2, r3
 8012eca:	697b      	ldr	r3, [r7, #20]
 8012ecc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012ed0:	697b      	ldr	r3, [r7, #20]
 8012ed2:	6a1b      	ldr	r3, [r3, #32]
 8012ed4:	6978      	ldr	r0, [r7, #20]
 8012ed6:	4798      	blx	r3
}
 8012ed8:	bf00      	nop
 8012eda:	3718      	adds	r7, #24
 8012edc:	46bd      	mov	sp, r7
 8012ede:	bd80      	pop	{r7, pc}
 8012ee0:	20001650 	.word	0x20001650

08012ee4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012ee4:	b580      	push	{r7, lr}
 8012ee6:	b084      	sub	sp, #16
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012eec:	f107 0308 	add.w	r3, r7, #8
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	f000 f857 	bl	8012fa4 <prvGetNextExpireTime>
 8012ef6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012ef8:	68bb      	ldr	r3, [r7, #8]
 8012efa:	4619      	mov	r1, r3
 8012efc:	68f8      	ldr	r0, [r7, #12]
 8012efe:	f000 f803 	bl	8012f08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012f02:	f000 f8d5 	bl	80130b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012f06:	e7f1      	b.n	8012eec <prvTimerTask+0x8>

08012f08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012f08:	b580      	push	{r7, lr}
 8012f0a:	b084      	sub	sp, #16
 8012f0c:	af00      	add	r7, sp, #0
 8012f0e:	6078      	str	r0, [r7, #4]
 8012f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012f12:	f7ff f8d7 	bl	80120c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012f16:	f107 0308 	add.w	r3, r7, #8
 8012f1a:	4618      	mov	r0, r3
 8012f1c:	f000 f866 	bl	8012fec <prvSampleTimeNow>
 8012f20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012f22:	68bb      	ldr	r3, [r7, #8]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d130      	bne.n	8012f8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012f28:	683b      	ldr	r3, [r7, #0]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d10a      	bne.n	8012f44 <prvProcessTimerOrBlockTask+0x3c>
 8012f2e:	687a      	ldr	r2, [r7, #4]
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	429a      	cmp	r2, r3
 8012f34:	d806      	bhi.n	8012f44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8012f36:	f7ff f8d3 	bl	80120e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012f3a:	68f9      	ldr	r1, [r7, #12]
 8012f3c:	6878      	ldr	r0, [r7, #4]
 8012f3e:	f7ff ff85 	bl	8012e4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8012f42:	e024      	b.n	8012f8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d008      	beq.n	8012f5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012f4a:	4b13      	ldr	r3, [pc, #76]	; (8012f98 <prvProcessTimerOrBlockTask+0x90>)
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d101      	bne.n	8012f58 <prvProcessTimerOrBlockTask+0x50>
 8012f54:	2301      	movs	r3, #1
 8012f56:	e000      	b.n	8012f5a <prvProcessTimerOrBlockTask+0x52>
 8012f58:	2300      	movs	r3, #0
 8012f5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012f5c:	4b0f      	ldr	r3, [pc, #60]	; (8012f9c <prvProcessTimerOrBlockTask+0x94>)
 8012f5e:	6818      	ldr	r0, [r3, #0]
 8012f60:	687a      	ldr	r2, [r7, #4]
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	1ad3      	subs	r3, r2, r3
 8012f66:	683a      	ldr	r2, [r7, #0]
 8012f68:	4619      	mov	r1, r3
 8012f6a:	f7fe fdc9 	bl	8011b00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012f6e:	f7ff f8b7 	bl	80120e0 <xTaskResumeAll>
 8012f72:	4603      	mov	r3, r0
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d10a      	bne.n	8012f8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012f78:	4b09      	ldr	r3, [pc, #36]	; (8012fa0 <prvProcessTimerOrBlockTask+0x98>)
 8012f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f7e:	601a      	str	r2, [r3, #0]
 8012f80:	f3bf 8f4f 	dsb	sy
 8012f84:	f3bf 8f6f 	isb	sy
}
 8012f88:	e001      	b.n	8012f8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012f8a:	f7ff f8a9 	bl	80120e0 <xTaskResumeAll>
}
 8012f8e:	bf00      	nop
 8012f90:	3710      	adds	r7, #16
 8012f92:	46bd      	mov	sp, r7
 8012f94:	bd80      	pop	{r7, pc}
 8012f96:	bf00      	nop
 8012f98:	20001654 	.word	0x20001654
 8012f9c:	20001658 	.word	0x20001658
 8012fa0:	e000ed04 	.word	0xe000ed04

08012fa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012fa4:	b480      	push	{r7}
 8012fa6:	b085      	sub	sp, #20
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012fac:	4b0e      	ldr	r3, [pc, #56]	; (8012fe8 <prvGetNextExpireTime+0x44>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d101      	bne.n	8012fba <prvGetNextExpireTime+0x16>
 8012fb6:	2201      	movs	r2, #1
 8012fb8:	e000      	b.n	8012fbc <prvGetNextExpireTime+0x18>
 8012fba:	2200      	movs	r2, #0
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d105      	bne.n	8012fd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012fc8:	4b07      	ldr	r3, [pc, #28]	; (8012fe8 <prvGetNextExpireTime+0x44>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	68db      	ldr	r3, [r3, #12]
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	60fb      	str	r3, [r7, #12]
 8012fd2:	e001      	b.n	8012fd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012fd8:	68fb      	ldr	r3, [r7, #12]
}
 8012fda:	4618      	mov	r0, r3
 8012fdc:	3714      	adds	r7, #20
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe4:	4770      	bx	lr
 8012fe6:	bf00      	nop
 8012fe8:	20001650 	.word	0x20001650

08012fec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012fec:	b580      	push	{r7, lr}
 8012fee:	b084      	sub	sp, #16
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012ff4:	f7ff f912 	bl	801221c <xTaskGetTickCount>
 8012ff8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012ffa:	4b0b      	ldr	r3, [pc, #44]	; (8013028 <prvSampleTimeNow+0x3c>)
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	68fa      	ldr	r2, [r7, #12]
 8013000:	429a      	cmp	r2, r3
 8013002:	d205      	bcs.n	8013010 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013004:	f000 f936 	bl	8013274 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2201      	movs	r2, #1
 801300c:	601a      	str	r2, [r3, #0]
 801300e:	e002      	b.n	8013016 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	2200      	movs	r2, #0
 8013014:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013016:	4a04      	ldr	r2, [pc, #16]	; (8013028 <prvSampleTimeNow+0x3c>)
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801301c:	68fb      	ldr	r3, [r7, #12]
}
 801301e:	4618      	mov	r0, r3
 8013020:	3710      	adds	r7, #16
 8013022:	46bd      	mov	sp, r7
 8013024:	bd80      	pop	{r7, pc}
 8013026:	bf00      	nop
 8013028:	20001660 	.word	0x20001660

0801302c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b086      	sub	sp, #24
 8013030:	af00      	add	r7, sp, #0
 8013032:	60f8      	str	r0, [r7, #12]
 8013034:	60b9      	str	r1, [r7, #8]
 8013036:	607a      	str	r2, [r7, #4]
 8013038:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801303a:	2300      	movs	r3, #0
 801303c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	68ba      	ldr	r2, [r7, #8]
 8013042:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	68fa      	ldr	r2, [r7, #12]
 8013048:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801304a:	68ba      	ldr	r2, [r7, #8]
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	429a      	cmp	r2, r3
 8013050:	d812      	bhi.n	8013078 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013052:	687a      	ldr	r2, [r7, #4]
 8013054:	683b      	ldr	r3, [r7, #0]
 8013056:	1ad2      	subs	r2, r2, r3
 8013058:	68fb      	ldr	r3, [r7, #12]
 801305a:	699b      	ldr	r3, [r3, #24]
 801305c:	429a      	cmp	r2, r3
 801305e:	d302      	bcc.n	8013066 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013060:	2301      	movs	r3, #1
 8013062:	617b      	str	r3, [r7, #20]
 8013064:	e01b      	b.n	801309e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013066:	4b10      	ldr	r3, [pc, #64]	; (80130a8 <prvInsertTimerInActiveList+0x7c>)
 8013068:	681a      	ldr	r2, [r3, #0]
 801306a:	68fb      	ldr	r3, [r7, #12]
 801306c:	3304      	adds	r3, #4
 801306e:	4619      	mov	r1, r3
 8013070:	4610      	mov	r0, r2
 8013072:	f7fd fff0 	bl	8011056 <vListInsert>
 8013076:	e012      	b.n	801309e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013078:	687a      	ldr	r2, [r7, #4]
 801307a:	683b      	ldr	r3, [r7, #0]
 801307c:	429a      	cmp	r2, r3
 801307e:	d206      	bcs.n	801308e <prvInsertTimerInActiveList+0x62>
 8013080:	68ba      	ldr	r2, [r7, #8]
 8013082:	683b      	ldr	r3, [r7, #0]
 8013084:	429a      	cmp	r2, r3
 8013086:	d302      	bcc.n	801308e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013088:	2301      	movs	r3, #1
 801308a:	617b      	str	r3, [r7, #20]
 801308c:	e007      	b.n	801309e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801308e:	4b07      	ldr	r3, [pc, #28]	; (80130ac <prvInsertTimerInActiveList+0x80>)
 8013090:	681a      	ldr	r2, [r3, #0]
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	3304      	adds	r3, #4
 8013096:	4619      	mov	r1, r3
 8013098:	4610      	mov	r0, r2
 801309a:	f7fd ffdc 	bl	8011056 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801309e:	697b      	ldr	r3, [r7, #20]
}
 80130a0:	4618      	mov	r0, r3
 80130a2:	3718      	adds	r7, #24
 80130a4:	46bd      	mov	sp, r7
 80130a6:	bd80      	pop	{r7, pc}
 80130a8:	20001654 	.word	0x20001654
 80130ac:	20001650 	.word	0x20001650

080130b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b08e      	sub	sp, #56	; 0x38
 80130b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80130b6:	e0ca      	b.n	801324e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	da18      	bge.n	80130f0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80130be:	1d3b      	adds	r3, r7, #4
 80130c0:	3304      	adds	r3, #4
 80130c2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80130c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	d10a      	bne.n	80130e0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80130ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130ce:	f383 8811 	msr	BASEPRI, r3
 80130d2:	f3bf 8f6f 	isb	sy
 80130d6:	f3bf 8f4f 	dsb	sy
 80130da:	61fb      	str	r3, [r7, #28]
}
 80130dc:	bf00      	nop
 80130de:	e7fe      	b.n	80130de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80130e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80130e6:	6850      	ldr	r0, [r2, #4]
 80130e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80130ea:	6892      	ldr	r2, [r2, #8]
 80130ec:	4611      	mov	r1, r2
 80130ee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	f2c0 80aa 	blt.w	801324c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80130fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130fe:	695b      	ldr	r3, [r3, #20]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d004      	beq.n	801310e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013106:	3304      	adds	r3, #4
 8013108:	4618      	mov	r0, r3
 801310a:	f7fd ffdd 	bl	80110c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801310e:	463b      	mov	r3, r7
 8013110:	4618      	mov	r0, r3
 8013112:	f7ff ff6b 	bl	8012fec <prvSampleTimeNow>
 8013116:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	2b09      	cmp	r3, #9
 801311c:	f200 8097 	bhi.w	801324e <prvProcessReceivedCommands+0x19e>
 8013120:	a201      	add	r2, pc, #4	; (adr r2, 8013128 <prvProcessReceivedCommands+0x78>)
 8013122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013126:	bf00      	nop
 8013128:	08013151 	.word	0x08013151
 801312c:	08013151 	.word	0x08013151
 8013130:	08013151 	.word	0x08013151
 8013134:	080131c5 	.word	0x080131c5
 8013138:	080131d9 	.word	0x080131d9
 801313c:	08013223 	.word	0x08013223
 8013140:	08013151 	.word	0x08013151
 8013144:	08013151 	.word	0x08013151
 8013148:	080131c5 	.word	0x080131c5
 801314c:	080131d9 	.word	0x080131d9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013152:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013156:	f043 0301 	orr.w	r3, r3, #1
 801315a:	b2da      	uxtb	r2, r3
 801315c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801315e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013162:	68ba      	ldr	r2, [r7, #8]
 8013164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013166:	699b      	ldr	r3, [r3, #24]
 8013168:	18d1      	adds	r1, r2, r3
 801316a:	68bb      	ldr	r3, [r7, #8]
 801316c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801316e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013170:	f7ff ff5c 	bl	801302c <prvInsertTimerInActiveList>
 8013174:	4603      	mov	r3, r0
 8013176:	2b00      	cmp	r3, #0
 8013178:	d069      	beq.n	801324e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801317a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801317c:	6a1b      	ldr	r3, [r3, #32]
 801317e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013180:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013184:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013188:	f003 0304 	and.w	r3, r3, #4
 801318c:	2b00      	cmp	r3, #0
 801318e:	d05e      	beq.n	801324e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013190:	68ba      	ldr	r2, [r7, #8]
 8013192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013194:	699b      	ldr	r3, [r3, #24]
 8013196:	441a      	add	r2, r3
 8013198:	2300      	movs	r3, #0
 801319a:	9300      	str	r3, [sp, #0]
 801319c:	2300      	movs	r3, #0
 801319e:	2100      	movs	r1, #0
 80131a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80131a2:	f7ff fe05 	bl	8012db0 <xTimerGenericCommand>
 80131a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80131a8:	6a3b      	ldr	r3, [r7, #32]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d14f      	bne.n	801324e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80131ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131b2:	f383 8811 	msr	BASEPRI, r3
 80131b6:	f3bf 8f6f 	isb	sy
 80131ba:	f3bf 8f4f 	dsb	sy
 80131be:	61bb      	str	r3, [r7, #24]
}
 80131c0:	bf00      	nop
 80131c2:	e7fe      	b.n	80131c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80131c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80131ca:	f023 0301 	bic.w	r3, r3, #1
 80131ce:	b2da      	uxtb	r2, r3
 80131d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80131d6:	e03a      	b.n	801324e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80131d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80131de:	f043 0301 	orr.w	r3, r3, #1
 80131e2:	b2da      	uxtb	r2, r3
 80131e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80131ea:	68ba      	ldr	r2, [r7, #8]
 80131ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131ee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80131f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131f2:	699b      	ldr	r3, [r3, #24]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d10a      	bne.n	801320e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80131f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131fc:	f383 8811 	msr	BASEPRI, r3
 8013200:	f3bf 8f6f 	isb	sy
 8013204:	f3bf 8f4f 	dsb	sy
 8013208:	617b      	str	r3, [r7, #20]
}
 801320a:	bf00      	nop
 801320c:	e7fe      	b.n	801320c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801320e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013210:	699a      	ldr	r2, [r3, #24]
 8013212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013214:	18d1      	adds	r1, r2, r3
 8013216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013218:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801321a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801321c:	f7ff ff06 	bl	801302c <prvInsertTimerInActiveList>
					break;
 8013220:	e015      	b.n	801324e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013224:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013228:	f003 0302 	and.w	r3, r3, #2
 801322c:	2b00      	cmp	r3, #0
 801322e:	d103      	bne.n	8013238 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013230:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013232:	f000 fbdd 	bl	80139f0 <vPortFree>
 8013236:	e00a      	b.n	801324e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801323a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801323e:	f023 0301 	bic.w	r3, r3, #1
 8013242:	b2da      	uxtb	r2, r3
 8013244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013246:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801324a:	e000      	b.n	801324e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 801324c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801324e:	4b08      	ldr	r3, [pc, #32]	; (8013270 <prvProcessReceivedCommands+0x1c0>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	1d39      	adds	r1, r7, #4
 8013254:	2200      	movs	r2, #0
 8013256:	4618      	mov	r0, r3
 8013258:	f7fe fa38 	bl	80116cc <xQueueReceive>
 801325c:	4603      	mov	r3, r0
 801325e:	2b00      	cmp	r3, #0
 8013260:	f47f af2a 	bne.w	80130b8 <prvProcessReceivedCommands+0x8>
	}
}
 8013264:	bf00      	nop
 8013266:	bf00      	nop
 8013268:	3730      	adds	r7, #48	; 0x30
 801326a:	46bd      	mov	sp, r7
 801326c:	bd80      	pop	{r7, pc}
 801326e:	bf00      	nop
 8013270:	20001658 	.word	0x20001658

08013274 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013274:	b580      	push	{r7, lr}
 8013276:	b088      	sub	sp, #32
 8013278:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801327a:	e048      	b.n	801330e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801327c:	4b2d      	ldr	r3, [pc, #180]	; (8013334 <prvSwitchTimerLists+0xc0>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	68db      	ldr	r3, [r3, #12]
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013286:	4b2b      	ldr	r3, [pc, #172]	; (8013334 <prvSwitchTimerLists+0xc0>)
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	68db      	ldr	r3, [r3, #12]
 801328c:	68db      	ldr	r3, [r3, #12]
 801328e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	3304      	adds	r3, #4
 8013294:	4618      	mov	r0, r3
 8013296:	f7fd ff17 	bl	80110c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	6a1b      	ldr	r3, [r3, #32]
 801329e:	68f8      	ldr	r0, [r7, #12]
 80132a0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80132a8:	f003 0304 	and.w	r3, r3, #4
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d02e      	beq.n	801330e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	699b      	ldr	r3, [r3, #24]
 80132b4:	693a      	ldr	r2, [r7, #16]
 80132b6:	4413      	add	r3, r2
 80132b8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80132ba:	68ba      	ldr	r2, [r7, #8]
 80132bc:	693b      	ldr	r3, [r7, #16]
 80132be:	429a      	cmp	r2, r3
 80132c0:	d90e      	bls.n	80132e0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	68ba      	ldr	r2, [r7, #8]
 80132c6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	68fa      	ldr	r2, [r7, #12]
 80132cc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80132ce:	4b19      	ldr	r3, [pc, #100]	; (8013334 <prvSwitchTimerLists+0xc0>)
 80132d0:	681a      	ldr	r2, [r3, #0]
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	3304      	adds	r3, #4
 80132d6:	4619      	mov	r1, r3
 80132d8:	4610      	mov	r0, r2
 80132da:	f7fd febc 	bl	8011056 <vListInsert>
 80132de:	e016      	b.n	801330e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80132e0:	2300      	movs	r3, #0
 80132e2:	9300      	str	r3, [sp, #0]
 80132e4:	2300      	movs	r3, #0
 80132e6:	693a      	ldr	r2, [r7, #16]
 80132e8:	2100      	movs	r1, #0
 80132ea:	68f8      	ldr	r0, [r7, #12]
 80132ec:	f7ff fd60 	bl	8012db0 <xTimerGenericCommand>
 80132f0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d10a      	bne.n	801330e <prvSwitchTimerLists+0x9a>
	__asm volatile
 80132f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132fc:	f383 8811 	msr	BASEPRI, r3
 8013300:	f3bf 8f6f 	isb	sy
 8013304:	f3bf 8f4f 	dsb	sy
 8013308:	603b      	str	r3, [r7, #0]
}
 801330a:	bf00      	nop
 801330c:	e7fe      	b.n	801330c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801330e:	4b09      	ldr	r3, [pc, #36]	; (8013334 <prvSwitchTimerLists+0xc0>)
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d1b1      	bne.n	801327c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013318:	4b06      	ldr	r3, [pc, #24]	; (8013334 <prvSwitchTimerLists+0xc0>)
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801331e:	4b06      	ldr	r3, [pc, #24]	; (8013338 <prvSwitchTimerLists+0xc4>)
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	4a04      	ldr	r2, [pc, #16]	; (8013334 <prvSwitchTimerLists+0xc0>)
 8013324:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013326:	4a04      	ldr	r2, [pc, #16]	; (8013338 <prvSwitchTimerLists+0xc4>)
 8013328:	697b      	ldr	r3, [r7, #20]
 801332a:	6013      	str	r3, [r2, #0]
}
 801332c:	bf00      	nop
 801332e:	3718      	adds	r7, #24
 8013330:	46bd      	mov	sp, r7
 8013332:	bd80      	pop	{r7, pc}
 8013334:	20001650 	.word	0x20001650
 8013338:	20001654 	.word	0x20001654

0801333c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801333c:	b580      	push	{r7, lr}
 801333e:	b082      	sub	sp, #8
 8013340:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013342:	f000 f967 	bl	8013614 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013346:	4b15      	ldr	r3, [pc, #84]	; (801339c <prvCheckForValidListAndQueue+0x60>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d120      	bne.n	8013390 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801334e:	4814      	ldr	r0, [pc, #80]	; (80133a0 <prvCheckForValidListAndQueue+0x64>)
 8013350:	f7fd fe30 	bl	8010fb4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013354:	4813      	ldr	r0, [pc, #76]	; (80133a4 <prvCheckForValidListAndQueue+0x68>)
 8013356:	f7fd fe2d 	bl	8010fb4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801335a:	4b13      	ldr	r3, [pc, #76]	; (80133a8 <prvCheckForValidListAndQueue+0x6c>)
 801335c:	4a10      	ldr	r2, [pc, #64]	; (80133a0 <prvCheckForValidListAndQueue+0x64>)
 801335e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013360:	4b12      	ldr	r3, [pc, #72]	; (80133ac <prvCheckForValidListAndQueue+0x70>)
 8013362:	4a10      	ldr	r2, [pc, #64]	; (80133a4 <prvCheckForValidListAndQueue+0x68>)
 8013364:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013366:	2300      	movs	r3, #0
 8013368:	9300      	str	r3, [sp, #0]
 801336a:	4b11      	ldr	r3, [pc, #68]	; (80133b0 <prvCheckForValidListAndQueue+0x74>)
 801336c:	4a11      	ldr	r2, [pc, #68]	; (80133b4 <prvCheckForValidListAndQueue+0x78>)
 801336e:	2110      	movs	r1, #16
 8013370:	200a      	movs	r0, #10
 8013372:	f7fd ff3b 	bl	80111ec <xQueueGenericCreateStatic>
 8013376:	4603      	mov	r3, r0
 8013378:	4a08      	ldr	r2, [pc, #32]	; (801339c <prvCheckForValidListAndQueue+0x60>)
 801337a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801337c:	4b07      	ldr	r3, [pc, #28]	; (801339c <prvCheckForValidListAndQueue+0x60>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d005      	beq.n	8013390 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013384:	4b05      	ldr	r3, [pc, #20]	; (801339c <prvCheckForValidListAndQueue+0x60>)
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	490b      	ldr	r1, [pc, #44]	; (80133b8 <prvCheckForValidListAndQueue+0x7c>)
 801338a:	4618      	mov	r0, r3
 801338c:	f7fe fb8e 	bl	8011aac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013390:	f000 f970 	bl	8013674 <vPortExitCritical>
}
 8013394:	bf00      	nop
 8013396:	46bd      	mov	sp, r7
 8013398:	bd80      	pop	{r7, pc}
 801339a:	bf00      	nop
 801339c:	20001658 	.word	0x20001658
 80133a0:	20001628 	.word	0x20001628
 80133a4:	2000163c 	.word	0x2000163c
 80133a8:	20001650 	.word	0x20001650
 80133ac:	20001654 	.word	0x20001654
 80133b0:	20001704 	.word	0x20001704
 80133b4:	20001664 	.word	0x20001664
 80133b8:	0801cdd4 	.word	0x0801cdd4

080133bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80133bc:	b480      	push	{r7}
 80133be:	b085      	sub	sp, #20
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	60f8      	str	r0, [r7, #12]
 80133c4:	60b9      	str	r1, [r7, #8]
 80133c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	3b04      	subs	r3, #4
 80133cc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80133d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	3b04      	subs	r3, #4
 80133da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80133dc:	68bb      	ldr	r3, [r7, #8]
 80133de:	f023 0201 	bic.w	r2, r3, #1
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	3b04      	subs	r3, #4
 80133ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80133ec:	4a0c      	ldr	r2, [pc, #48]	; (8013420 <pxPortInitialiseStack+0x64>)
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	3b14      	subs	r3, #20
 80133f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80133f8:	687a      	ldr	r2, [r7, #4]
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	3b04      	subs	r3, #4
 8013402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	f06f 0202 	mvn.w	r2, #2
 801340a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801340c:	68fb      	ldr	r3, [r7, #12]
 801340e:	3b20      	subs	r3, #32
 8013410:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013412:	68fb      	ldr	r3, [r7, #12]
}
 8013414:	4618      	mov	r0, r3
 8013416:	3714      	adds	r7, #20
 8013418:	46bd      	mov	sp, r7
 801341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801341e:	4770      	bx	lr
 8013420:	08013425 	.word	0x08013425

08013424 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013424:	b480      	push	{r7}
 8013426:	b085      	sub	sp, #20
 8013428:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801342a:	2300      	movs	r3, #0
 801342c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801342e:	4b12      	ldr	r3, [pc, #72]	; (8013478 <prvTaskExitError+0x54>)
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013436:	d00a      	beq.n	801344e <prvTaskExitError+0x2a>
	__asm volatile
 8013438:	f04f 0350 	mov.w	r3, #80	; 0x50
 801343c:	f383 8811 	msr	BASEPRI, r3
 8013440:	f3bf 8f6f 	isb	sy
 8013444:	f3bf 8f4f 	dsb	sy
 8013448:	60fb      	str	r3, [r7, #12]
}
 801344a:	bf00      	nop
 801344c:	e7fe      	b.n	801344c <prvTaskExitError+0x28>
	__asm volatile
 801344e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013452:	f383 8811 	msr	BASEPRI, r3
 8013456:	f3bf 8f6f 	isb	sy
 801345a:	f3bf 8f4f 	dsb	sy
 801345e:	60bb      	str	r3, [r7, #8]
}
 8013460:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013462:	bf00      	nop
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	2b00      	cmp	r3, #0
 8013468:	d0fc      	beq.n	8013464 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801346a:	bf00      	nop
 801346c:	bf00      	nop
 801346e:	3714      	adds	r7, #20
 8013470:	46bd      	mov	sp, r7
 8013472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013476:	4770      	bx	lr
 8013478:	20000030 	.word	0x20000030
 801347c:	00000000 	.word	0x00000000

08013480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013480:	4b07      	ldr	r3, [pc, #28]	; (80134a0 <pxCurrentTCBConst2>)
 8013482:	6819      	ldr	r1, [r3, #0]
 8013484:	6808      	ldr	r0, [r1, #0]
 8013486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801348a:	f380 8809 	msr	PSP, r0
 801348e:	f3bf 8f6f 	isb	sy
 8013492:	f04f 0000 	mov.w	r0, #0
 8013496:	f380 8811 	msr	BASEPRI, r0
 801349a:	4770      	bx	lr
 801349c:	f3af 8000 	nop.w

080134a0 <pxCurrentTCBConst2>:
 80134a0:	20001128 	.word	0x20001128
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80134a4:	bf00      	nop
 80134a6:	bf00      	nop

080134a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80134a8:	4808      	ldr	r0, [pc, #32]	; (80134cc <prvPortStartFirstTask+0x24>)
 80134aa:	6800      	ldr	r0, [r0, #0]
 80134ac:	6800      	ldr	r0, [r0, #0]
 80134ae:	f380 8808 	msr	MSP, r0
 80134b2:	f04f 0000 	mov.w	r0, #0
 80134b6:	f380 8814 	msr	CONTROL, r0
 80134ba:	b662      	cpsie	i
 80134bc:	b661      	cpsie	f
 80134be:	f3bf 8f4f 	dsb	sy
 80134c2:	f3bf 8f6f 	isb	sy
 80134c6:	df00      	svc	0
 80134c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80134ca:	bf00      	nop
 80134cc:	e000ed08 	.word	0xe000ed08

080134d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b086      	sub	sp, #24
 80134d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80134d6:	4b46      	ldr	r3, [pc, #280]	; (80135f0 <xPortStartScheduler+0x120>)
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	4a46      	ldr	r2, [pc, #280]	; (80135f4 <xPortStartScheduler+0x124>)
 80134dc:	4293      	cmp	r3, r2
 80134de:	d10a      	bne.n	80134f6 <xPortStartScheduler+0x26>
	__asm volatile
 80134e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134e4:	f383 8811 	msr	BASEPRI, r3
 80134e8:	f3bf 8f6f 	isb	sy
 80134ec:	f3bf 8f4f 	dsb	sy
 80134f0:	613b      	str	r3, [r7, #16]
}
 80134f2:	bf00      	nop
 80134f4:	e7fe      	b.n	80134f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80134f6:	4b3e      	ldr	r3, [pc, #248]	; (80135f0 <xPortStartScheduler+0x120>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	4a3f      	ldr	r2, [pc, #252]	; (80135f8 <xPortStartScheduler+0x128>)
 80134fc:	4293      	cmp	r3, r2
 80134fe:	d10a      	bne.n	8013516 <xPortStartScheduler+0x46>
	__asm volatile
 8013500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013504:	f383 8811 	msr	BASEPRI, r3
 8013508:	f3bf 8f6f 	isb	sy
 801350c:	f3bf 8f4f 	dsb	sy
 8013510:	60fb      	str	r3, [r7, #12]
}
 8013512:	bf00      	nop
 8013514:	e7fe      	b.n	8013514 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013516:	4b39      	ldr	r3, [pc, #228]	; (80135fc <xPortStartScheduler+0x12c>)
 8013518:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801351a:	697b      	ldr	r3, [r7, #20]
 801351c:	781b      	ldrb	r3, [r3, #0]
 801351e:	b2db      	uxtb	r3, r3
 8013520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013522:	697b      	ldr	r3, [r7, #20]
 8013524:	22ff      	movs	r2, #255	; 0xff
 8013526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013528:	697b      	ldr	r3, [r7, #20]
 801352a:	781b      	ldrb	r3, [r3, #0]
 801352c:	b2db      	uxtb	r3, r3
 801352e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013530:	78fb      	ldrb	r3, [r7, #3]
 8013532:	b2db      	uxtb	r3, r3
 8013534:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013538:	b2da      	uxtb	r2, r3
 801353a:	4b31      	ldr	r3, [pc, #196]	; (8013600 <xPortStartScheduler+0x130>)
 801353c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801353e:	4b31      	ldr	r3, [pc, #196]	; (8013604 <xPortStartScheduler+0x134>)
 8013540:	2207      	movs	r2, #7
 8013542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013544:	e009      	b.n	801355a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8013546:	4b2f      	ldr	r3, [pc, #188]	; (8013604 <xPortStartScheduler+0x134>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	3b01      	subs	r3, #1
 801354c:	4a2d      	ldr	r2, [pc, #180]	; (8013604 <xPortStartScheduler+0x134>)
 801354e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013550:	78fb      	ldrb	r3, [r7, #3]
 8013552:	b2db      	uxtb	r3, r3
 8013554:	005b      	lsls	r3, r3, #1
 8013556:	b2db      	uxtb	r3, r3
 8013558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801355a:	78fb      	ldrb	r3, [r7, #3]
 801355c:	b2db      	uxtb	r3, r3
 801355e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013562:	2b80      	cmp	r3, #128	; 0x80
 8013564:	d0ef      	beq.n	8013546 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013566:	4b27      	ldr	r3, [pc, #156]	; (8013604 <xPortStartScheduler+0x134>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	f1c3 0307 	rsb	r3, r3, #7
 801356e:	2b04      	cmp	r3, #4
 8013570:	d00a      	beq.n	8013588 <xPortStartScheduler+0xb8>
	__asm volatile
 8013572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013576:	f383 8811 	msr	BASEPRI, r3
 801357a:	f3bf 8f6f 	isb	sy
 801357e:	f3bf 8f4f 	dsb	sy
 8013582:	60bb      	str	r3, [r7, #8]
}
 8013584:	bf00      	nop
 8013586:	e7fe      	b.n	8013586 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013588:	4b1e      	ldr	r3, [pc, #120]	; (8013604 <xPortStartScheduler+0x134>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	021b      	lsls	r3, r3, #8
 801358e:	4a1d      	ldr	r2, [pc, #116]	; (8013604 <xPortStartScheduler+0x134>)
 8013590:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013592:	4b1c      	ldr	r3, [pc, #112]	; (8013604 <xPortStartScheduler+0x134>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801359a:	4a1a      	ldr	r2, [pc, #104]	; (8013604 <xPortStartScheduler+0x134>)
 801359c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	b2da      	uxtb	r2, r3
 80135a2:	697b      	ldr	r3, [r7, #20]
 80135a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80135a6:	4b18      	ldr	r3, [pc, #96]	; (8013608 <xPortStartScheduler+0x138>)
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	4a17      	ldr	r2, [pc, #92]	; (8013608 <xPortStartScheduler+0x138>)
 80135ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80135b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80135b2:	4b15      	ldr	r3, [pc, #84]	; (8013608 <xPortStartScheduler+0x138>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	4a14      	ldr	r2, [pc, #80]	; (8013608 <xPortStartScheduler+0x138>)
 80135b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80135bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80135be:	f000 f8dd 	bl	801377c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80135c2:	4b12      	ldr	r3, [pc, #72]	; (801360c <xPortStartScheduler+0x13c>)
 80135c4:	2200      	movs	r2, #0
 80135c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80135c8:	f000 f8fc 	bl	80137c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80135cc:	4b10      	ldr	r3, [pc, #64]	; (8013610 <xPortStartScheduler+0x140>)
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	4a0f      	ldr	r2, [pc, #60]	; (8013610 <xPortStartScheduler+0x140>)
 80135d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80135d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80135d8:	f7ff ff66 	bl	80134a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80135dc:	f7fe fee8 	bl	80123b0 <vTaskSwitchContext>
	prvTaskExitError();
 80135e0:	f7ff ff20 	bl	8013424 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80135e4:	2300      	movs	r3, #0
}
 80135e6:	4618      	mov	r0, r3
 80135e8:	3718      	adds	r7, #24
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}
 80135ee:	bf00      	nop
 80135f0:	e000ed00 	.word	0xe000ed00
 80135f4:	410fc271 	.word	0x410fc271
 80135f8:	410fc270 	.word	0x410fc270
 80135fc:	e000e400 	.word	0xe000e400
 8013600:	20001754 	.word	0x20001754
 8013604:	20001758 	.word	0x20001758
 8013608:	e000ed20 	.word	0xe000ed20
 801360c:	20000030 	.word	0x20000030
 8013610:	e000ef34 	.word	0xe000ef34

08013614 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013614:	b480      	push	{r7}
 8013616:	b083      	sub	sp, #12
 8013618:	af00      	add	r7, sp, #0
	__asm volatile
 801361a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801361e:	f383 8811 	msr	BASEPRI, r3
 8013622:	f3bf 8f6f 	isb	sy
 8013626:	f3bf 8f4f 	dsb	sy
 801362a:	607b      	str	r3, [r7, #4]
}
 801362c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801362e:	4b0f      	ldr	r3, [pc, #60]	; (801366c <vPortEnterCritical+0x58>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	3301      	adds	r3, #1
 8013634:	4a0d      	ldr	r2, [pc, #52]	; (801366c <vPortEnterCritical+0x58>)
 8013636:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013638:	4b0c      	ldr	r3, [pc, #48]	; (801366c <vPortEnterCritical+0x58>)
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	2b01      	cmp	r3, #1
 801363e:	d10f      	bne.n	8013660 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013640:	4b0b      	ldr	r3, [pc, #44]	; (8013670 <vPortEnterCritical+0x5c>)
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	b2db      	uxtb	r3, r3
 8013646:	2b00      	cmp	r3, #0
 8013648:	d00a      	beq.n	8013660 <vPortEnterCritical+0x4c>
	__asm volatile
 801364a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801364e:	f383 8811 	msr	BASEPRI, r3
 8013652:	f3bf 8f6f 	isb	sy
 8013656:	f3bf 8f4f 	dsb	sy
 801365a:	603b      	str	r3, [r7, #0]
}
 801365c:	bf00      	nop
 801365e:	e7fe      	b.n	801365e <vPortEnterCritical+0x4a>
	}
}
 8013660:	bf00      	nop
 8013662:	370c      	adds	r7, #12
 8013664:	46bd      	mov	sp, r7
 8013666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366a:	4770      	bx	lr
 801366c:	20000030 	.word	0x20000030
 8013670:	e000ed04 	.word	0xe000ed04

08013674 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013674:	b480      	push	{r7}
 8013676:	b083      	sub	sp, #12
 8013678:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801367a:	4b12      	ldr	r3, [pc, #72]	; (80136c4 <vPortExitCritical+0x50>)
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	2b00      	cmp	r3, #0
 8013680:	d10a      	bne.n	8013698 <vPortExitCritical+0x24>
	__asm volatile
 8013682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013686:	f383 8811 	msr	BASEPRI, r3
 801368a:	f3bf 8f6f 	isb	sy
 801368e:	f3bf 8f4f 	dsb	sy
 8013692:	607b      	str	r3, [r7, #4]
}
 8013694:	bf00      	nop
 8013696:	e7fe      	b.n	8013696 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013698:	4b0a      	ldr	r3, [pc, #40]	; (80136c4 <vPortExitCritical+0x50>)
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	3b01      	subs	r3, #1
 801369e:	4a09      	ldr	r2, [pc, #36]	; (80136c4 <vPortExitCritical+0x50>)
 80136a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80136a2:	4b08      	ldr	r3, [pc, #32]	; (80136c4 <vPortExitCritical+0x50>)
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d105      	bne.n	80136b6 <vPortExitCritical+0x42>
 80136aa:	2300      	movs	r3, #0
 80136ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80136ae:	683b      	ldr	r3, [r7, #0]
 80136b0:	f383 8811 	msr	BASEPRI, r3
}
 80136b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80136b6:	bf00      	nop
 80136b8:	370c      	adds	r7, #12
 80136ba:	46bd      	mov	sp, r7
 80136bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c0:	4770      	bx	lr
 80136c2:	bf00      	nop
 80136c4:	20000030 	.word	0x20000030
	...

080136d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80136d0:	f3ef 8009 	mrs	r0, PSP
 80136d4:	f3bf 8f6f 	isb	sy
 80136d8:	4b15      	ldr	r3, [pc, #84]	; (8013730 <pxCurrentTCBConst>)
 80136da:	681a      	ldr	r2, [r3, #0]
 80136dc:	f01e 0f10 	tst.w	lr, #16
 80136e0:	bf08      	it	eq
 80136e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80136e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136ea:	6010      	str	r0, [r2, #0]
 80136ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80136f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80136f4:	f380 8811 	msr	BASEPRI, r0
 80136f8:	f3bf 8f4f 	dsb	sy
 80136fc:	f3bf 8f6f 	isb	sy
 8013700:	f7fe fe56 	bl	80123b0 <vTaskSwitchContext>
 8013704:	f04f 0000 	mov.w	r0, #0
 8013708:	f380 8811 	msr	BASEPRI, r0
 801370c:	bc09      	pop	{r0, r3}
 801370e:	6819      	ldr	r1, [r3, #0]
 8013710:	6808      	ldr	r0, [r1, #0]
 8013712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013716:	f01e 0f10 	tst.w	lr, #16
 801371a:	bf08      	it	eq
 801371c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013720:	f380 8809 	msr	PSP, r0
 8013724:	f3bf 8f6f 	isb	sy
 8013728:	4770      	bx	lr
 801372a:	bf00      	nop
 801372c:	f3af 8000 	nop.w

08013730 <pxCurrentTCBConst>:
 8013730:	20001128 	.word	0x20001128
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013734:	bf00      	nop
 8013736:	bf00      	nop

08013738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b082      	sub	sp, #8
 801373c:	af00      	add	r7, sp, #0
	__asm volatile
 801373e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013742:	f383 8811 	msr	BASEPRI, r3
 8013746:	f3bf 8f6f 	isb	sy
 801374a:	f3bf 8f4f 	dsb	sy
 801374e:	607b      	str	r3, [r7, #4]
}
 8013750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013752:	f7fe fd73 	bl	801223c <xTaskIncrementTick>
 8013756:	4603      	mov	r3, r0
 8013758:	2b00      	cmp	r3, #0
 801375a:	d003      	beq.n	8013764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801375c:	4b06      	ldr	r3, [pc, #24]	; (8013778 <xPortSysTickHandler+0x40>)
 801375e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013762:	601a      	str	r2, [r3, #0]
 8013764:	2300      	movs	r3, #0
 8013766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013768:	683b      	ldr	r3, [r7, #0]
 801376a:	f383 8811 	msr	BASEPRI, r3
}
 801376e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013770:	bf00      	nop
 8013772:	3708      	adds	r7, #8
 8013774:	46bd      	mov	sp, r7
 8013776:	bd80      	pop	{r7, pc}
 8013778:	e000ed04 	.word	0xe000ed04

0801377c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801377c:	b480      	push	{r7}
 801377e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013780:	4b0b      	ldr	r3, [pc, #44]	; (80137b0 <vPortSetupTimerInterrupt+0x34>)
 8013782:	2200      	movs	r2, #0
 8013784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013786:	4b0b      	ldr	r3, [pc, #44]	; (80137b4 <vPortSetupTimerInterrupt+0x38>)
 8013788:	2200      	movs	r2, #0
 801378a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801378c:	4b0a      	ldr	r3, [pc, #40]	; (80137b8 <vPortSetupTimerInterrupt+0x3c>)
 801378e:	681b      	ldr	r3, [r3, #0]
 8013790:	4a0a      	ldr	r2, [pc, #40]	; (80137bc <vPortSetupTimerInterrupt+0x40>)
 8013792:	fba2 2303 	umull	r2, r3, r2, r3
 8013796:	099b      	lsrs	r3, r3, #6
 8013798:	4a09      	ldr	r2, [pc, #36]	; (80137c0 <vPortSetupTimerInterrupt+0x44>)
 801379a:	3b01      	subs	r3, #1
 801379c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801379e:	4b04      	ldr	r3, [pc, #16]	; (80137b0 <vPortSetupTimerInterrupt+0x34>)
 80137a0:	2207      	movs	r2, #7
 80137a2:	601a      	str	r2, [r3, #0]
}
 80137a4:	bf00      	nop
 80137a6:	46bd      	mov	sp, r7
 80137a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ac:	4770      	bx	lr
 80137ae:	bf00      	nop
 80137b0:	e000e010 	.word	0xe000e010
 80137b4:	e000e018 	.word	0xe000e018
 80137b8:	20000000 	.word	0x20000000
 80137bc:	10624dd3 	.word	0x10624dd3
 80137c0:	e000e014 	.word	0xe000e014

080137c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80137c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80137d4 <vPortEnableVFP+0x10>
 80137c8:	6801      	ldr	r1, [r0, #0]
 80137ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80137ce:	6001      	str	r1, [r0, #0]
 80137d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80137d2:	bf00      	nop
 80137d4:	e000ed88 	.word	0xe000ed88

080137d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80137d8:	b480      	push	{r7}
 80137da:	b085      	sub	sp, #20
 80137dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80137de:	f3ef 8305 	mrs	r3, IPSR
 80137e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	2b0f      	cmp	r3, #15
 80137e8:	d914      	bls.n	8013814 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80137ea:	4a17      	ldr	r2, [pc, #92]	; (8013848 <vPortValidateInterruptPriority+0x70>)
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	4413      	add	r3, r2
 80137f0:	781b      	ldrb	r3, [r3, #0]
 80137f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80137f4:	4b15      	ldr	r3, [pc, #84]	; (801384c <vPortValidateInterruptPriority+0x74>)
 80137f6:	781b      	ldrb	r3, [r3, #0]
 80137f8:	7afa      	ldrb	r2, [r7, #11]
 80137fa:	429a      	cmp	r2, r3
 80137fc:	d20a      	bcs.n	8013814 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80137fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013802:	f383 8811 	msr	BASEPRI, r3
 8013806:	f3bf 8f6f 	isb	sy
 801380a:	f3bf 8f4f 	dsb	sy
 801380e:	607b      	str	r3, [r7, #4]
}
 8013810:	bf00      	nop
 8013812:	e7fe      	b.n	8013812 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013814:	4b0e      	ldr	r3, [pc, #56]	; (8013850 <vPortValidateInterruptPriority+0x78>)
 8013816:	681b      	ldr	r3, [r3, #0]
 8013818:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801381c:	4b0d      	ldr	r3, [pc, #52]	; (8013854 <vPortValidateInterruptPriority+0x7c>)
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	429a      	cmp	r2, r3
 8013822:	d90a      	bls.n	801383a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013828:	f383 8811 	msr	BASEPRI, r3
 801382c:	f3bf 8f6f 	isb	sy
 8013830:	f3bf 8f4f 	dsb	sy
 8013834:	603b      	str	r3, [r7, #0]
}
 8013836:	bf00      	nop
 8013838:	e7fe      	b.n	8013838 <vPortValidateInterruptPriority+0x60>
	}
 801383a:	bf00      	nop
 801383c:	3714      	adds	r7, #20
 801383e:	46bd      	mov	sp, r7
 8013840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013844:	4770      	bx	lr
 8013846:	bf00      	nop
 8013848:	e000e3f0 	.word	0xe000e3f0
 801384c:	20001754 	.word	0x20001754
 8013850:	e000ed0c 	.word	0xe000ed0c
 8013854:	20001758 	.word	0x20001758

08013858 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b08a      	sub	sp, #40	; 0x28
 801385c:	af00      	add	r7, sp, #0
 801385e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013860:	2300      	movs	r3, #0
 8013862:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013864:	f7fe fc2e 	bl	80120c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013868:	4b5b      	ldr	r3, [pc, #364]	; (80139d8 <pvPortMalloc+0x180>)
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d101      	bne.n	8013874 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013870:	f000 f920 	bl	8013ab4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013874:	4b59      	ldr	r3, [pc, #356]	; (80139dc <pvPortMalloc+0x184>)
 8013876:	681a      	ldr	r2, [r3, #0]
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	4013      	ands	r3, r2
 801387c:	2b00      	cmp	r3, #0
 801387e:	f040 8093 	bne.w	80139a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d01d      	beq.n	80138c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013888:	2208      	movs	r2, #8
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	4413      	add	r3, r2
 801388e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f003 0307 	and.w	r3, r3, #7
 8013896:	2b00      	cmp	r3, #0
 8013898:	d014      	beq.n	80138c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	f023 0307 	bic.w	r3, r3, #7
 80138a0:	3308      	adds	r3, #8
 80138a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f003 0307 	and.w	r3, r3, #7
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d00a      	beq.n	80138c4 <pvPortMalloc+0x6c>
	__asm volatile
 80138ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138b2:	f383 8811 	msr	BASEPRI, r3
 80138b6:	f3bf 8f6f 	isb	sy
 80138ba:	f3bf 8f4f 	dsb	sy
 80138be:	617b      	str	r3, [r7, #20]
}
 80138c0:	bf00      	nop
 80138c2:	e7fe      	b.n	80138c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d06e      	beq.n	80139a8 <pvPortMalloc+0x150>
 80138ca:	4b45      	ldr	r3, [pc, #276]	; (80139e0 <pvPortMalloc+0x188>)
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	687a      	ldr	r2, [r7, #4]
 80138d0:	429a      	cmp	r2, r3
 80138d2:	d869      	bhi.n	80139a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80138d4:	4b43      	ldr	r3, [pc, #268]	; (80139e4 <pvPortMalloc+0x18c>)
 80138d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80138d8:	4b42      	ldr	r3, [pc, #264]	; (80139e4 <pvPortMalloc+0x18c>)
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80138de:	e004      	b.n	80138ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80138e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80138e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80138ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138ec:	685b      	ldr	r3, [r3, #4]
 80138ee:	687a      	ldr	r2, [r7, #4]
 80138f0:	429a      	cmp	r2, r3
 80138f2:	d903      	bls.n	80138fc <pvPortMalloc+0xa4>
 80138f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d1f1      	bne.n	80138e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80138fc:	4b36      	ldr	r3, [pc, #216]	; (80139d8 <pvPortMalloc+0x180>)
 80138fe:	681b      	ldr	r3, [r3, #0]
 8013900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013902:	429a      	cmp	r2, r3
 8013904:	d050      	beq.n	80139a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013906:	6a3b      	ldr	r3, [r7, #32]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	2208      	movs	r2, #8
 801390c:	4413      	add	r3, r2
 801390e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013912:	681a      	ldr	r2, [r3, #0]
 8013914:	6a3b      	ldr	r3, [r7, #32]
 8013916:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801391a:	685a      	ldr	r2, [r3, #4]
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	1ad2      	subs	r2, r2, r3
 8013920:	2308      	movs	r3, #8
 8013922:	005b      	lsls	r3, r3, #1
 8013924:	429a      	cmp	r2, r3
 8013926:	d91f      	bls.n	8013968 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	4413      	add	r3, r2
 801392e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013930:	69bb      	ldr	r3, [r7, #24]
 8013932:	f003 0307 	and.w	r3, r3, #7
 8013936:	2b00      	cmp	r3, #0
 8013938:	d00a      	beq.n	8013950 <pvPortMalloc+0xf8>
	__asm volatile
 801393a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801393e:	f383 8811 	msr	BASEPRI, r3
 8013942:	f3bf 8f6f 	isb	sy
 8013946:	f3bf 8f4f 	dsb	sy
 801394a:	613b      	str	r3, [r7, #16]
}
 801394c:	bf00      	nop
 801394e:	e7fe      	b.n	801394e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013952:	685a      	ldr	r2, [r3, #4]
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	1ad2      	subs	r2, r2, r3
 8013958:	69bb      	ldr	r3, [r7, #24]
 801395a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801395e:	687a      	ldr	r2, [r7, #4]
 8013960:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013962:	69b8      	ldr	r0, [r7, #24]
 8013964:	f000 f908 	bl	8013b78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013968:	4b1d      	ldr	r3, [pc, #116]	; (80139e0 <pvPortMalloc+0x188>)
 801396a:	681a      	ldr	r2, [r3, #0]
 801396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801396e:	685b      	ldr	r3, [r3, #4]
 8013970:	1ad3      	subs	r3, r2, r3
 8013972:	4a1b      	ldr	r2, [pc, #108]	; (80139e0 <pvPortMalloc+0x188>)
 8013974:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013976:	4b1a      	ldr	r3, [pc, #104]	; (80139e0 <pvPortMalloc+0x188>)
 8013978:	681a      	ldr	r2, [r3, #0]
 801397a:	4b1b      	ldr	r3, [pc, #108]	; (80139e8 <pvPortMalloc+0x190>)
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	429a      	cmp	r2, r3
 8013980:	d203      	bcs.n	801398a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013982:	4b17      	ldr	r3, [pc, #92]	; (80139e0 <pvPortMalloc+0x188>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	4a18      	ldr	r2, [pc, #96]	; (80139e8 <pvPortMalloc+0x190>)
 8013988:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801398c:	685a      	ldr	r2, [r3, #4]
 801398e:	4b13      	ldr	r3, [pc, #76]	; (80139dc <pvPortMalloc+0x184>)
 8013990:	681b      	ldr	r3, [r3, #0]
 8013992:	431a      	orrs	r2, r3
 8013994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013996:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801399a:	2200      	movs	r2, #0
 801399c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801399e:	4b13      	ldr	r3, [pc, #76]	; (80139ec <pvPortMalloc+0x194>)
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	3301      	adds	r3, #1
 80139a4:	4a11      	ldr	r2, [pc, #68]	; (80139ec <pvPortMalloc+0x194>)
 80139a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80139a8:	f7fe fb9a 	bl	80120e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80139ac:	69fb      	ldr	r3, [r7, #28]
 80139ae:	f003 0307 	and.w	r3, r3, #7
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d00a      	beq.n	80139cc <pvPortMalloc+0x174>
	__asm volatile
 80139b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139ba:	f383 8811 	msr	BASEPRI, r3
 80139be:	f3bf 8f6f 	isb	sy
 80139c2:	f3bf 8f4f 	dsb	sy
 80139c6:	60fb      	str	r3, [r7, #12]
}
 80139c8:	bf00      	nop
 80139ca:	e7fe      	b.n	80139ca <pvPortMalloc+0x172>
	return pvReturn;
 80139cc:	69fb      	ldr	r3, [r7, #28]
}
 80139ce:	4618      	mov	r0, r3
 80139d0:	3728      	adds	r7, #40	; 0x28
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}
 80139d6:	bf00      	nop
 80139d8:	20005364 	.word	0x20005364
 80139dc:	20005378 	.word	0x20005378
 80139e0:	20005368 	.word	0x20005368
 80139e4:	2000535c 	.word	0x2000535c
 80139e8:	2000536c 	.word	0x2000536c
 80139ec:	20005370 	.word	0x20005370

080139f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80139f0:	b580      	push	{r7, lr}
 80139f2:	b086      	sub	sp, #24
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d04d      	beq.n	8013a9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013a02:	2308      	movs	r3, #8
 8013a04:	425b      	negs	r3, r3
 8013a06:	697a      	ldr	r2, [r7, #20]
 8013a08:	4413      	add	r3, r2
 8013a0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013a0c:	697b      	ldr	r3, [r7, #20]
 8013a0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013a10:	693b      	ldr	r3, [r7, #16]
 8013a12:	685a      	ldr	r2, [r3, #4]
 8013a14:	4b24      	ldr	r3, [pc, #144]	; (8013aa8 <vPortFree+0xb8>)
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	4013      	ands	r3, r2
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d10a      	bne.n	8013a34 <vPortFree+0x44>
	__asm volatile
 8013a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a22:	f383 8811 	msr	BASEPRI, r3
 8013a26:	f3bf 8f6f 	isb	sy
 8013a2a:	f3bf 8f4f 	dsb	sy
 8013a2e:	60fb      	str	r3, [r7, #12]
}
 8013a30:	bf00      	nop
 8013a32:	e7fe      	b.n	8013a32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013a34:	693b      	ldr	r3, [r7, #16]
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d00a      	beq.n	8013a52 <vPortFree+0x62>
	__asm volatile
 8013a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a40:	f383 8811 	msr	BASEPRI, r3
 8013a44:	f3bf 8f6f 	isb	sy
 8013a48:	f3bf 8f4f 	dsb	sy
 8013a4c:	60bb      	str	r3, [r7, #8]
}
 8013a4e:	bf00      	nop
 8013a50:	e7fe      	b.n	8013a50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013a52:	693b      	ldr	r3, [r7, #16]
 8013a54:	685a      	ldr	r2, [r3, #4]
 8013a56:	4b14      	ldr	r3, [pc, #80]	; (8013aa8 <vPortFree+0xb8>)
 8013a58:	681b      	ldr	r3, [r3, #0]
 8013a5a:	4013      	ands	r3, r2
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d01e      	beq.n	8013a9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013a60:	693b      	ldr	r3, [r7, #16]
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d11a      	bne.n	8013a9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013a68:	693b      	ldr	r3, [r7, #16]
 8013a6a:	685a      	ldr	r2, [r3, #4]
 8013a6c:	4b0e      	ldr	r3, [pc, #56]	; (8013aa8 <vPortFree+0xb8>)
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	43db      	mvns	r3, r3
 8013a72:	401a      	ands	r2, r3
 8013a74:	693b      	ldr	r3, [r7, #16]
 8013a76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013a78:	f7fe fb24 	bl	80120c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013a7c:	693b      	ldr	r3, [r7, #16]
 8013a7e:	685a      	ldr	r2, [r3, #4]
 8013a80:	4b0a      	ldr	r3, [pc, #40]	; (8013aac <vPortFree+0xbc>)
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	4413      	add	r3, r2
 8013a86:	4a09      	ldr	r2, [pc, #36]	; (8013aac <vPortFree+0xbc>)
 8013a88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013a8a:	6938      	ldr	r0, [r7, #16]
 8013a8c:	f000 f874 	bl	8013b78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013a90:	4b07      	ldr	r3, [pc, #28]	; (8013ab0 <vPortFree+0xc0>)
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	3301      	adds	r3, #1
 8013a96:	4a06      	ldr	r2, [pc, #24]	; (8013ab0 <vPortFree+0xc0>)
 8013a98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013a9a:	f7fe fb21 	bl	80120e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013a9e:	bf00      	nop
 8013aa0:	3718      	adds	r7, #24
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}
 8013aa6:	bf00      	nop
 8013aa8:	20005378 	.word	0x20005378
 8013aac:	20005368 	.word	0x20005368
 8013ab0:	20005374 	.word	0x20005374

08013ab4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b085      	sub	sp, #20
 8013ab8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013aba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8013abe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013ac0:	4b27      	ldr	r3, [pc, #156]	; (8013b60 <prvHeapInit+0xac>)
 8013ac2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	f003 0307 	and.w	r3, r3, #7
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d00c      	beq.n	8013ae8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013ace:	68fb      	ldr	r3, [r7, #12]
 8013ad0:	3307      	adds	r3, #7
 8013ad2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	f023 0307 	bic.w	r3, r3, #7
 8013ada:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013adc:	68ba      	ldr	r2, [r7, #8]
 8013ade:	68fb      	ldr	r3, [r7, #12]
 8013ae0:	1ad3      	subs	r3, r2, r3
 8013ae2:	4a1f      	ldr	r2, [pc, #124]	; (8013b60 <prvHeapInit+0xac>)
 8013ae4:	4413      	add	r3, r2
 8013ae6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013aec:	4a1d      	ldr	r2, [pc, #116]	; (8013b64 <prvHeapInit+0xb0>)
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013af2:	4b1c      	ldr	r3, [pc, #112]	; (8013b64 <prvHeapInit+0xb0>)
 8013af4:	2200      	movs	r2, #0
 8013af6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	68ba      	ldr	r2, [r7, #8]
 8013afc:	4413      	add	r3, r2
 8013afe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013b00:	2208      	movs	r2, #8
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	1a9b      	subs	r3, r3, r2
 8013b06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	f023 0307 	bic.w	r3, r3, #7
 8013b0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	4a15      	ldr	r2, [pc, #84]	; (8013b68 <prvHeapInit+0xb4>)
 8013b14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013b16:	4b14      	ldr	r3, [pc, #80]	; (8013b68 <prvHeapInit+0xb4>)
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	2200      	movs	r2, #0
 8013b1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013b1e:	4b12      	ldr	r3, [pc, #72]	; (8013b68 <prvHeapInit+0xb4>)
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	2200      	movs	r2, #0
 8013b24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013b2a:	683b      	ldr	r3, [r7, #0]
 8013b2c:	68fa      	ldr	r2, [r7, #12]
 8013b2e:	1ad2      	subs	r2, r2, r3
 8013b30:	683b      	ldr	r3, [r7, #0]
 8013b32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013b34:	4b0c      	ldr	r3, [pc, #48]	; (8013b68 <prvHeapInit+0xb4>)
 8013b36:	681a      	ldr	r2, [r3, #0]
 8013b38:	683b      	ldr	r3, [r7, #0]
 8013b3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013b3c:	683b      	ldr	r3, [r7, #0]
 8013b3e:	685b      	ldr	r3, [r3, #4]
 8013b40:	4a0a      	ldr	r2, [pc, #40]	; (8013b6c <prvHeapInit+0xb8>)
 8013b42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013b44:	683b      	ldr	r3, [r7, #0]
 8013b46:	685b      	ldr	r3, [r3, #4]
 8013b48:	4a09      	ldr	r2, [pc, #36]	; (8013b70 <prvHeapInit+0xbc>)
 8013b4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013b4c:	4b09      	ldr	r3, [pc, #36]	; (8013b74 <prvHeapInit+0xc0>)
 8013b4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8013b52:	601a      	str	r2, [r3, #0]
}
 8013b54:	bf00      	nop
 8013b56:	3714      	adds	r7, #20
 8013b58:	46bd      	mov	sp, r7
 8013b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b5e:	4770      	bx	lr
 8013b60:	2000175c 	.word	0x2000175c
 8013b64:	2000535c 	.word	0x2000535c
 8013b68:	20005364 	.word	0x20005364
 8013b6c:	2000536c 	.word	0x2000536c
 8013b70:	20005368 	.word	0x20005368
 8013b74:	20005378 	.word	0x20005378

08013b78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013b78:	b480      	push	{r7}
 8013b7a:	b085      	sub	sp, #20
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013b80:	4b28      	ldr	r3, [pc, #160]	; (8013c24 <prvInsertBlockIntoFreeList+0xac>)
 8013b82:	60fb      	str	r3, [r7, #12]
 8013b84:	e002      	b.n	8013b8c <prvInsertBlockIntoFreeList+0x14>
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	60fb      	str	r3, [r7, #12]
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	687a      	ldr	r2, [r7, #4]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d8f7      	bhi.n	8013b86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013b96:	68fb      	ldr	r3, [r7, #12]
 8013b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	685b      	ldr	r3, [r3, #4]
 8013b9e:	68ba      	ldr	r2, [r7, #8]
 8013ba0:	4413      	add	r3, r2
 8013ba2:	687a      	ldr	r2, [r7, #4]
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	d108      	bne.n	8013bba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	685a      	ldr	r2, [r3, #4]
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	685b      	ldr	r3, [r3, #4]
 8013bb0:	441a      	add	r2, r3
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	685b      	ldr	r3, [r3, #4]
 8013bc2:	68ba      	ldr	r2, [r7, #8]
 8013bc4:	441a      	add	r2, r3
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	429a      	cmp	r2, r3
 8013bcc:	d118      	bne.n	8013c00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	681a      	ldr	r2, [r3, #0]
 8013bd2:	4b15      	ldr	r3, [pc, #84]	; (8013c28 <prvInsertBlockIntoFreeList+0xb0>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	429a      	cmp	r2, r3
 8013bd8:	d00d      	beq.n	8013bf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	685a      	ldr	r2, [r3, #4]
 8013bde:	68fb      	ldr	r3, [r7, #12]
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	685b      	ldr	r3, [r3, #4]
 8013be4:	441a      	add	r2, r3
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	681a      	ldr	r2, [r3, #0]
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	601a      	str	r2, [r3, #0]
 8013bf4:	e008      	b.n	8013c08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8013bf6:	4b0c      	ldr	r3, [pc, #48]	; (8013c28 <prvInsertBlockIntoFreeList+0xb0>)
 8013bf8:	681a      	ldr	r2, [r3, #0]
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	601a      	str	r2, [r3, #0]
 8013bfe:	e003      	b.n	8013c08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	681a      	ldr	r2, [r3, #0]
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013c08:	68fa      	ldr	r2, [r7, #12]
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	429a      	cmp	r2, r3
 8013c0e:	d002      	beq.n	8013c16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	687a      	ldr	r2, [r7, #4]
 8013c14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013c16:	bf00      	nop
 8013c18:	3714      	adds	r7, #20
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c20:	4770      	bx	lr
 8013c22:	bf00      	nop
 8013c24:	2000535c 	.word	0x2000535c
 8013c28:	20005364 	.word	0x20005364

08013c2c <USB_Init>:
USBH_HandleTypeDef g_hUSBHost;    /* USB Host */

void tsk_USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id);	/*USB */

void USB_Init(void)
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	af00      	add	r7, sp, #0
	USBH_Init(&g_hUSBHost, tsk_USBH_UserProcess, HOST_FS);
 8013c30:	2201      	movs	r2, #1
 8013c32:	4906      	ldr	r1, [pc, #24]	; (8013c4c <USB_Init+0x20>)
 8013c34:	4806      	ldr	r0, [pc, #24]	; (8013c50 <USB_Init+0x24>)
 8013c36:	f001 ffa5 	bl	8015b84 <USBH_Init>
	USBH_RegisterClass(&g_hUSBHost, USBH_MSC_CLASS);
 8013c3a:	4906      	ldr	r1, [pc, #24]	; (8013c54 <USB_Init+0x28>)
 8013c3c:	4804      	ldr	r0, [pc, #16]	; (8013c50 <USB_Init+0x24>)
 8013c3e:	f002 f830 	bl	8015ca2 <USBH_RegisterClass>
	USBH_Start(&g_hUSBHost);
 8013c42:	4803      	ldr	r0, [pc, #12]	; (8013c50 <USB_Init+0x24>)
 8013c44:	f002 f8ba 	bl	8015dbc <USBH_Start>
}
 8013c48:	bf00      	nop
 8013c4a:	bd80      	pop	{r7, pc}
 8013c4c:	080022f9 	.word	0x080022f9
 8013c50:	20005680 	.word	0x20005680
 8013c54:	20000034 	.word	0x20000034

08013c58 <OTG_FS_IRQHandler>:
 *   @note      USB
 * @param       
 * @retval      
 */
void OTG_FS_IRQHandler(void)
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	af00      	add	r7, sp, #0
    HAL_HCD_IRQHandler(&g_hhcd_USB_OTG_FS);
 8013c5c:	4802      	ldr	r0, [pc, #8]	; (8013c68 <OTG_FS_IRQHandler+0x10>)
 8013c5e:	f7f1 fe03 	bl	8005868 <HAL_HCD_IRQHandler>
}
 8013c62:	bf00      	nop
 8013c64:	bd80      	pop	{r7, pc}
 8013c66:	bf00      	nop
 8013c68:	2000537c 	.word	0x2000537c

08013c6c <HAL_HCD_MspInit>:
 *   @note      , stm32f4xx_hal_hcd.c
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_MspInit(HCD_HandleTypeDef *hcdHandle)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b08a      	sub	sp, #40	; 0x28
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct= { 0 };
 8013c74:	f107 0314 	add.w	r3, r7, #20
 8013c78:	2200      	movs	r2, #0
 8013c7a:	601a      	str	r2, [r3, #0]
 8013c7c:	605a      	str	r2, [r3, #4]
 8013c7e:	609a      	str	r2, [r3, #8]
 8013c80:	60da      	str	r2, [r3, #12]
 8013c82:	611a      	str	r2, [r3, #16]

    if (hcdHandle->Instance == USB_OTG_FS)
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8013c8c:	d13d      	bne.n	8013d0a <HAL_HCD_MspInit+0x9e>
    {
        __HAL_RCC_GPIOA_CLK_ENABLE();                           /* GPIOA */
 8013c8e:	2300      	movs	r3, #0
 8013c90:	613b      	str	r3, [r7, #16]
 8013c92:	4b20      	ldr	r3, [pc, #128]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013c96:	4a1f      	ldr	r2, [pc, #124]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013c98:	f043 0301 	orr.w	r3, r3, #1
 8013c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8013c9e:	4b1d      	ldr	r3, [pc, #116]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013ca2:	f003 0301 	and.w	r3, r3, #1
 8013ca6:	613b      	str	r3, [r7, #16]
 8013ca8:	693b      	ldr	r3, [r7, #16]

        gpio_init_struct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8013caa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8013cae:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 8013cb0:	2302      	movs	r3, #2
 8013cb2:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_NOPULL;                    /*  */
 8013cb4:	2300      	movs	r3, #0
 8013cb6:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 8013cb8:	2303      	movs	r3, #3
 8013cba:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Alternate = GPIO_AF10_OTG_FS;          /* OTG_FS */
 8013cbc:	230a      	movs	r3, #10
 8013cbe:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &gpio_init_struct);                /* PA11PA12 */
 8013cc0:	f107 0314 	add.w	r3, r7, #20
 8013cc4:	4619      	mov	r1, r3
 8013cc6:	4814      	ldr	r0, [pc, #80]	; (8013d18 <HAL_HCD_MspInit+0xac>)
 8013cc8:	f7f1 f97c 	bl	8004fc4 <HAL_GPIO_Init>

        USBH_Delay(100);
 8013ccc:	2064      	movs	r0, #100	; 0x64
 8013cce:	f000 fa88 	bl	80141e2 <USBH_Delay>

        __HAL_RCC_USB_OTG_FS_CLK_ENABLE();          /* OTG FS */
 8013cd2:	4b10      	ldr	r3, [pc, #64]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013cd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013cd6:	4a0f      	ldr	r2, [pc, #60]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013cdc:	6353      	str	r3, [r2, #52]	; 0x34
 8013cde:	2300      	movs	r3, #0
 8013ce0:	60fb      	str	r3, [r7, #12]
 8013ce2:	4b0c      	ldr	r3, [pc, #48]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013ce6:	4a0b      	ldr	r2, [pc, #44]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013ce8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8013cec:	6453      	str	r3, [r2, #68]	; 0x44
 8013cee:	4b09      	ldr	r3, [pc, #36]	; (8013d14 <HAL_HCD_MspInit+0xa8>)
 8013cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013cf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013cf6:	60fb      	str	r3, [r7, #12]
 8013cf8:	68fb      	ldr	r3, [r7, #12]

        HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 2);    /* 1,2 */
 8013cfa:	2202      	movs	r2, #2
 8013cfc:	2101      	movs	r1, #1
 8013cfe:	2043      	movs	r0, #67	; 0x43
 8013d00:	f7f0 fe95 	bl	8004a2e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(OTG_FS_IRQn);            /* OTG FS */
 8013d04:	2043      	movs	r0, #67	; 0x43
 8013d06:	f7f0 feae 	bl	8004a66 <HAL_NVIC_EnableIRQ>
    }
}
 8013d0a:	bf00      	nop
 8013d0c:	3728      	adds	r7, #40	; 0x28
 8013d0e:	46bd      	mov	sp, r7
 8013d10:	bd80      	pop	{r7, pc}
 8013d12:	bf00      	nop
 8013d14:	40023800 	.word	0x40023800
 8013d18:	40020000 	.word	0x40020000

08013d1c <HAL_HCD_SOF_Callback>:
 * @brief       USBH SOF
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d1c:	b580      	push	{r7, lr}
 8013d1e:	b082      	sub	sp, #8
 8013d20:	af00      	add	r7, sp, #0
 8013d22:	6078      	str	r0, [r7, #4]
    USBH_LL_IncTimer(hhcd->pData);
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	f002 fc2b 	bl	8016586 <USBH_LL_IncTimer>
}
 8013d30:	bf00      	nop
 8013d32:	3708      	adds	r7, #8
 8013d34:	46bd      	mov	sp, r7
 8013d36:	bd80      	pop	{r7, pc}

08013d38 <HAL_HCD_Connect_Callback>:
 * @brief       USBH 
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b082      	sub	sp, #8
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
    printf("Connected \r\n");
 8013d40:	4806      	ldr	r0, [pc, #24]	; (8013d5c <HAL_HCD_Connect_Callback+0x24>)
 8013d42:	f004 fc5f 	bl	8018604 <puts>
    USBH_LL_Connect(hhcd->pData);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	f002 fc60 	bl	8016612 <USBH_LL_Connect>
}
 8013d52:	bf00      	nop
 8013d54:	3708      	adds	r7, #8
 8013d56:	46bd      	mov	sp, r7
 8013d58:	bd80      	pop	{r7, pc}
 8013d5a:	bf00      	nop
 8013d5c:	0801cddc 	.word	0x0801cddc

08013d60 <HAL_HCD_Disconnect_Callback>:
 * @brief       USBH 
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b082      	sub	sp, #8
 8013d64:	af00      	add	r7, sp, #0
 8013d66:	6078      	str	r0, [r7, #4]
    printf("Disconnected \r\n");
 8013d68:	4806      	ldr	r0, [pc, #24]	; (8013d84 <HAL_HCD_Disconnect_Callback+0x24>)
 8013d6a:	f004 fc4b 	bl	8018604 <puts>
    USBH_LL_Disconnect(hhcd->pData);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8013d74:	4618      	mov	r0, r3
 8013d76:	f002 fc63 	bl	8016640 <USBH_LL_Disconnect>
}
 8013d7a:	bf00      	nop
 8013d7c:	3708      	adds	r7, #8
 8013d7e:	46bd      	mov	sp, r7
 8013d80:	bd80      	pop	{r7, pc}
 8013d82:	bf00      	nop
 8013d84:	0801cde8 	.word	0x0801cde8

08013d88 <HAL_HCD_PortEnabled_Callback>:
 * @brief       USBH (V3.3.3 USB)
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b082      	sub	sp, #8
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
    printf("connect port open \r\n");
 8013d90:	4806      	ldr	r0, [pc, #24]	; (8013dac <HAL_HCD_PortEnabled_Callback+0x24>)
 8013d92:	f004 fc37 	bl	8018604 <puts>
    USBH_LL_PortEnabled(hhcd->pData);
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	f002 fc1c 	bl	80165da <USBH_LL_PortEnabled>
}
 8013da2:	bf00      	nop
 8013da4:	3708      	adds	r7, #8
 8013da6:	46bd      	mov	sp, r7
 8013da8:	bd80      	pop	{r7, pc}
 8013daa:	bf00      	nop
 8013dac:	0801cdf8 	.word	0x0801cdf8

08013db0 <HAL_HCD_PortDisabled_Callback>:
 * @brief       USBH (V3.3.3 USB)
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	b082      	sub	sp, #8
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
    printf("connect port close \r\n");
 8013db8:	4806      	ldr	r0, [pc, #24]	; (8013dd4 <HAL_HCD_PortDisabled_Callback+0x24>)
 8013dba:	f004 fc23 	bl	8018604 <puts>
    USBH_LL_PortDisabled(hhcd->pData);
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8013dc4:	4618      	mov	r0, r3
 8013dc6:	f002 fc16 	bl	80165f6 <USBH_LL_PortDisabled>
}
 8013dca:	bf00      	nop
 8013dcc:	3708      	adds	r7, #8
 8013dce:	46bd      	mov	sp, r7
 8013dd0:	bd80      	pop	{r7, pc}
 8013dd2:	bf00      	nop
 8013dd4:	0801ce0c 	.word	0x0801ce0c

08013dd8 <HAL_HCD_HC_NotifyURBChange_Callback>:
 * @param       chnum       : 
 * @param       urb_state   : URB
 * @retval      
 */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8013dd8:	b480      	push	{r7}
 8013dda:	b083      	sub	sp, #12
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	6078      	str	r0, [r7, #4]
 8013de0:	460b      	mov	r3, r1
 8013de2:	70fb      	strb	r3, [r7, #3]
 8013de4:	4613      	mov	r3, r2
 8013de6:	70bb      	strb	r3, [r7, #2]
    /* To be used with OS to sync URB state with the global state machine */
//    printf("USB check callback \r\n");
}
 8013de8:	bf00      	nop
 8013dea:	370c      	adds	r7, #12
 8013dec:	46bd      	mov	sp, r7
 8013dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df2:	4770      	bx	lr

08013df4 <USBH_LL_Init>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8013df4:	b580      	push	{r7, lr}
 8013df6:	b082      	sub	sp, #8
 8013df8:	af00      	add	r7, sp, #0
 8013dfa:	6078      	str	r0, [r7, #4]
    /* Init USB_IP */
    if (phost->id == HOST_FS)
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8013e02:	2b01      	cmp	r3, #1
 8013e04:	d138      	bne.n	8013e78 <USBH_LL_Init+0x84>
    {
        /* Link the driver to the stack. */
        g_hhcd_USB_OTG_FS.Instance = USB_OTG_FS;                /* USB_OTG */
 8013e06:	4b1f      	ldr	r3, [pc, #124]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e08:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8013e0c:	601a      	str	r2, [r3, #0]
        g_hhcd_USB_OTG_FS.Init.Host_channels = 8;               /* 8 */
 8013e0e:	4b1d      	ldr	r3, [pc, #116]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e10:	2208      	movs	r2, #8
 8013e12:	609a      	str	r2, [r3, #8]
        g_hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;          /* USB 12M */
 8013e14:	4b1b      	ldr	r3, [pc, #108]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e16:	2201      	movs	r2, #1
 8013e18:	60da      	str	r2, [r3, #12]
        g_hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;            /* DMA */
 8013e1a:	4b1a      	ldr	r3, [pc, #104]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e1c:	2200      	movs	r2, #0
 8013e1e:	611a      	str	r2, [r3, #16]
        g_hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;   /* PHY */
 8013e20:	4b18      	ldr	r3, [pc, #96]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e22:	2202      	movs	r2, #2
 8013e24:	619a      	str	r2, [r3, #24]
        g_hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;            /* SOF */
 8013e26:	4b17      	ldr	r3, [pc, #92]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e28:	2200      	movs	r2, #0
 8013e2a:	61da      	str	r2, [r3, #28]
        g_hhcd_USB_OTG_FS.Init.vbus_sensing_enable = 0;         /* VBUS */
 8013e2c:	4b15      	ldr	r3, [pc, #84]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e2e:	2200      	movs	r2, #0
 8013e30:	62da      	str	r2, [r3, #44]	; 0x2c
        g_hhcd_USB_OTG_FS.Init.lpm_enable = 0;                  /*  */
 8013e32:	4b14      	ldr	r3, [pc, #80]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e34:	2200      	movs	r2, #0
 8013e36:	625a      	str	r2, [r3, #36]	; 0x24
        g_hhcd_USB_OTG_FS.Init.low_power_enable = 0;            /*  */
 8013e38:	4b12      	ldr	r3, [pc, #72]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e3a:	2200      	movs	r2, #0
 8013e3c:	621a      	str	r2, [r3, #32]

        g_hhcd_USB_OTG_FS.pData = phost;    /* g_hhcd_USB_OTG_FSpDataphost */
 8013e3e:	4a11      	ldr	r2, [pc, #68]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
        phost->pData = &g_hhcd_USB_OTG_FS;  /* phostpDatag_hhcd_USB_OTG_FS */
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	4a0e      	ldr	r2, [pc, #56]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e4a:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0

        
        if (HAL_HCD_Init(&g_hhcd_USB_OTG_FS) != HAL_OK)     /* LL */
 8013e4e:	480d      	ldr	r0, [pc, #52]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e50:	f7f1 faa0 	bl	8005394 <HAL_HCD_Init>
 8013e54:	4603      	mov	r3, r0
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d003      	beq.n	8013e62 <USBH_LL_Init+0x6e>
        {
            printf("USB Init ERROR \r\n");
 8013e5a:	480b      	ldr	r0, [pc, #44]	; (8013e88 <USBH_LL_Init+0x94>)
 8013e5c:	f004 fbd2 	bl	8018604 <puts>
 8013e60:	e002      	b.n	8013e68 <USBH_LL_Init+0x74>
        }
        else
        {
            printf("USB Init OK \r\n");
 8013e62:	480a      	ldr	r0, [pc, #40]	; (8013e8c <USBH_LL_Init+0x98>)
 8013e64:	f004 fbce 	bl	8018604 <puts>
        }
        USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&g_hhcd_USB_OTG_FS));
 8013e68:	4806      	ldr	r0, [pc, #24]	; (8013e84 <USBH_LL_Init+0x90>)
 8013e6a:	f7f1 fe77 	bl	8005b5c <HAL_HCD_GetCurrentFrame>
 8013e6e:	4603      	mov	r3, r0
 8013e70:	4619      	mov	r1, r3
 8013e72:	6878      	ldr	r0, [r7, #4]
 8013e74:	f002 fb78 	bl	8016568 <USBH_LL_SetTimer>
    }

    return USBH_OK;
 8013e78:	2300      	movs	r3, #0
}
 8013e7a:	4618      	mov	r0, r3
 8013e7c:	3708      	adds	r7, #8
 8013e7e:	46bd      	mov	sp, r7
 8013e80:	bd80      	pop	{r7, pc}
 8013e82:	bf00      	nop
 8013e84:	2000537c 	.word	0x2000537c
 8013e88:	0801ce24 	.word	0x0801ce24
 8013e8c:	0801ce38 	.word	0x0801ce38

08013e90 <USBH_LL_Start>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8013e90:	b580      	push	{r7, lr}
 8013e92:	b084      	sub	sp, #16
 8013e94:	af00      	add	r7, sp, #0
 8013e96:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8013e98:	2300      	movs	r3, #0
 8013e9a:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_Start(phost->pData);
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f7f1 fde2 	bl	8005a70 <HAL_HCD_Start>
 8013eac:	4603      	mov	r3, r0
 8013eae:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8013eb0:	7bfb      	ldrb	r3, [r7, #15]
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	f000 f9a0 	bl	80141f8 <USBH_Get_USB_Status>
 8013eb8:	4603      	mov	r3, r0
 8013eba:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8013ebc:	7bbb      	ldrb	r3, [r7, #14]
}
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	3710      	adds	r7, #16
 8013ec2:	46bd      	mov	sp, r7
 8013ec4:	bd80      	pop	{r7, pc}

08013ec6 <USBH_LL_Stop>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8013ec6:	b580      	push	{r7, lr}
 8013ec8:	b084      	sub	sp, #16
 8013eca:	af00      	add	r7, sp, #0
 8013ecc:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8013ece:	2300      	movs	r3, #0
 8013ed0:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8013ed2:	2300      	movs	r3, #0
 8013ed4:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_Stop(phost->pData);
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8013edc:	4618      	mov	r0, r3
 8013ede:	f7f1 fdea 	bl	8005ab6 <HAL_HCD_Stop>
 8013ee2:	4603      	mov	r3, r0
 8013ee4:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8013ee6:	7bfb      	ldrb	r3, [r7, #15]
 8013ee8:	4618      	mov	r0, r3
 8013eea:	f000 f985 	bl	80141f8 <USBH_Get_USB_Status>
 8013eee:	4603      	mov	r3, r0
 8013ef0:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8013ef2:	7bbb      	ldrb	r3, [r7, #14]
}
 8013ef4:	4618      	mov	r0, r3
 8013ef6:	3710      	adds	r7, #16
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	bd80      	pop	{r7, pc}

08013efc <USBH_LL_GetSpeed>:
 * @brief       USBH USB
 * @param       phost       : USBH
 * @retval      USBH 
 */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b084      	sub	sp, #16
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
    USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8013f04:	2301      	movs	r3, #1
 8013f06:	73fb      	strb	r3, [r7, #15]

    switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8013f0e:	4618      	mov	r0, r3
 8013f10:	f7f1 fe32 	bl	8005b78 <HAL_HCD_GetCurrentSpeed>
 8013f14:	4603      	mov	r3, r0
 8013f16:	2b02      	cmp	r3, #2
 8013f18:	d012      	beq.n	8013f40 <USBH_LL_GetSpeed+0x44>
 8013f1a:	2b02      	cmp	r3, #2
 8013f1c:	d816      	bhi.n	8013f4c <USBH_LL_GetSpeed+0x50>
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d002      	beq.n	8013f28 <USBH_LL_GetSpeed+0x2c>
 8013f22:	2b01      	cmp	r3, #1
 8013f24:	d006      	beq.n	8013f34 <USBH_LL_GetSpeed+0x38>
 8013f26:	e011      	b.n	8013f4c <USBH_LL_GetSpeed+0x50>
    {
        case 0 :
            speed = USBH_SPEED_HIGH;
 8013f28:	2300      	movs	r3, #0
 8013f2a:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [HS]\r\n");
 8013f2c:	480d      	ldr	r0, [pc, #52]	; (8013f64 <USBH_LL_GetSpeed+0x68>)
 8013f2e:	f004 fb69 	bl	8018604 <puts>
            break;
 8013f32:	e011      	b.n	8013f58 <USBH_LL_GetSpeed+0x5c>

        case 1 :
            speed = USBH_SPEED_FULL;
 8013f34:	2301      	movs	r3, #1
 8013f36:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [FS]\r\n");
 8013f38:	480b      	ldr	r0, [pc, #44]	; (8013f68 <USBH_LL_GetSpeed+0x6c>)
 8013f3a:	f004 fb63 	bl	8018604 <puts>
            break;
 8013f3e:	e00b      	b.n	8013f58 <USBH_LL_GetSpeed+0x5c>

        case 2 :
            speed = USBH_SPEED_LOW;
 8013f40:	2302      	movs	r3, #2
 8013f42:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [LS]\r\n");
 8013f44:	4809      	ldr	r0, [pc, #36]	; (8013f6c <USBH_LL_GetSpeed+0x70>)
 8013f46:	f004 fb5d 	bl	8018604 <puts>
            break;
 8013f4a:	e005      	b.n	8013f58 <USBH_LL_GetSpeed+0x5c>

        default:
            printf("USB Host [FS?]\r\n");
 8013f4c:	4808      	ldr	r0, [pc, #32]	; (8013f70 <USBH_LL_GetSpeed+0x74>)
 8013f4e:	f004 fb59 	bl	8018604 <puts>
            speed = USBH_SPEED_FULL;
 8013f52:	2301      	movs	r3, #1
 8013f54:	73fb      	strb	r3, [r7, #15]
            break;
 8013f56:	bf00      	nop
    }

    return  speed;
 8013f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	3710      	adds	r7, #16
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}
 8013f62:	bf00      	nop
 8013f64:	0801ce48 	.word	0x0801ce48
 8013f68:	0801ce58 	.word	0x0801ce58
 8013f6c:	0801ce68 	.word	0x0801ce68
 8013f70:	0801ce78 	.word	0x0801ce78

08013f74 <USBH_LL_ResetPort>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8013f74:	b580      	push	{r7, lr}
 8013f76:	b084      	sub	sp, #16
 8013f78:	af00      	add	r7, sp, #0
 8013f7a:	6078      	str	r0, [r7, #4]
    printf("USB reset port \r\n");
 8013f7c:	480e      	ldr	r0, [pc, #56]	; (8013fb8 <USBH_LL_ResetPort+0x44>)
 8013f7e:	f004 fb41 	bl	8018604 <puts>
    delay_ms(100);
 8013f82:	2064      	movs	r0, #100	; 0x64
 8013f84:	f7f7 faa6 	bl	800b4d4 <delay_ms>

    HAL_StatusTypeDef hal_status = HAL_OK;
 8013f88:	2300      	movs	r3, #0
 8013f8a:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_ResetPort(phost->pData);
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8013f96:	4618      	mov	r0, r3
 8013f98:	f7f1 fdaa 	bl	8005af0 <HAL_HCD_ResetPort>
 8013f9c:	4603      	mov	r3, r0
 8013f9e:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8013fa0:	7bfb      	ldrb	r3, [r7, #15]
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	f000 f928 	bl	80141f8 <USBH_Get_USB_Status>
 8013fa8:	4603      	mov	r3, r0
 8013faa:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8013fac:	7bbb      	ldrb	r3, [r7, #14]
}
 8013fae:	4618      	mov	r0, r3
 8013fb0:	3710      	adds	r7, #16
 8013fb2:	46bd      	mov	sp, r7
 8013fb4:	bd80      	pop	{r7, pc}
 8013fb6:	bf00      	nop
 8013fb8:	0801ce88 	.word	0x0801ce88

08013fbc <USBH_LL_GetLastXferSize>:
 * @param       phost       : USBH
 * @param       pipe        : 
 * @retval      
 */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8013fbc:	b580      	push	{r7, lr}
 8013fbe:	b082      	sub	sp, #8
 8013fc0:	af00      	add	r7, sp, #0
 8013fc2:	6078      	str	r0, [r7, #4]
 8013fc4:	460b      	mov	r3, r1
 8013fc6:	70fb      	strb	r3, [r7, #3]
    return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8013fce:	78fa      	ldrb	r2, [r7, #3]
 8013fd0:	4611      	mov	r1, r2
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	f7f1 fdae 	bl	8005b34 <HAL_HCD_HC_GetXferCount>
 8013fd8:	4603      	mov	r3, r0
}
 8013fda:	4618      	mov	r0, r3
 8013fdc:	3708      	adds	r7, #8
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	bd80      	pop	{r7, pc}

08013fe2 <USBH_LL_OpenPipe>:
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8013fe2:	b590      	push	{r4, r7, lr}
 8013fe4:	b089      	sub	sp, #36	; 0x24
 8013fe6:	af04      	add	r7, sp, #16
 8013fe8:	6078      	str	r0, [r7, #4]
 8013fea:	4608      	mov	r0, r1
 8013fec:	4611      	mov	r1, r2
 8013fee:	461a      	mov	r2, r3
 8013ff0:	4603      	mov	r3, r0
 8013ff2:	70fb      	strb	r3, [r7, #3]
 8013ff4:	460b      	mov	r3, r1
 8013ff6:	70bb      	strb	r3, [r7, #2]
 8013ff8:	4613      	mov	r3, r2
 8013ffa:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014000:	2300      	movs	r3, #0
 8014002:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f8d3 04d0 	ldr.w	r0, [r3, #1232]	; 0x4d0
 801400a:	787c      	ldrb	r4, [r7, #1]
 801400c:	78ba      	ldrb	r2, [r7, #2]
 801400e:	78f9      	ldrb	r1, [r7, #3]
 8014010:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014012:	9302      	str	r3, [sp, #8]
 8014014:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014018:	9301      	str	r3, [sp, #4]
 801401a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801401e:	9300      	str	r3, [sp, #0]
 8014020:	4623      	mov	r3, r4
 8014022:	f7f1 fa19 	bl	8005458 <HAL_HCD_HC_Init>
 8014026:	4603      	mov	r3, r0
 8014028:	73fb      	strb	r3, [r7, #15]
                                 dev_address, speed, ep_type, mps);

    usb_status = USBH_Get_USB_Status(hal_status);
 801402a:	7bfb      	ldrb	r3, [r7, #15]
 801402c:	4618      	mov	r0, r3
 801402e:	f000 f8e3 	bl	80141f8 <USBH_Get_USB_Status>
 8014032:	4603      	mov	r3, r0
 8014034:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8014036:	7bbb      	ldrb	r3, [r7, #14]
}
 8014038:	4618      	mov	r0, r3
 801403a:	3714      	adds	r7, #20
 801403c:	46bd      	mov	sp, r7
 801403e:	bd90      	pop	{r4, r7, pc}

08014040 <USBH_LL_ClosePipe>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b084      	sub	sp, #16
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
 8014048:	460b      	mov	r3, r1
 801404a:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 801404c:	2300      	movs	r3, #0
 801404e:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014050:	2300      	movs	r3, #0
 8014052:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 801405a:	78fa      	ldrb	r2, [r7, #3]
 801405c:	4611      	mov	r1, r2
 801405e:	4618      	mov	r0, r3
 8014060:	f7f1 fa89 	bl	8005576 <HAL_HCD_HC_Halt>
 8014064:	4603      	mov	r3, r0
 8014066:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8014068:	7bfb      	ldrb	r3, [r7, #15]
 801406a:	4618      	mov	r0, r3
 801406c:	f000 f8c4 	bl	80141f8 <USBH_Get_USB_Status>
 8014070:	4603      	mov	r3, r0
 8014072:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8014074:	7bbb      	ldrb	r3, [r7, #14]
}
 8014076:	4618      	mov	r0, r3
 8014078:	3710      	adds	r7, #16
 801407a:	46bd      	mov	sp, r7
 801407c:	bd80      	pop	{r7, pc}

0801407e <USBH_LL_SubmitURB>:
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801407e:	b590      	push	{r4, r7, lr}
 8014080:	b089      	sub	sp, #36	; 0x24
 8014082:	af04      	add	r7, sp, #16
 8014084:	6078      	str	r0, [r7, #4]
 8014086:	4608      	mov	r0, r1
 8014088:	4611      	mov	r1, r2
 801408a:	461a      	mov	r2, r3
 801408c:	4603      	mov	r3, r0
 801408e:	70fb      	strb	r3, [r7, #3]
 8014090:	460b      	mov	r3, r1
 8014092:	70bb      	strb	r3, [r7, #2]
 8014094:	4613      	mov	r3, r2
 8014096:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8014098:	2300      	movs	r3, #0
 801409a:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 801409c:	2300      	movs	r3, #0
 801409e:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction,
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	f8d3 04d0 	ldr.w	r0, [r3, #1232]	; 0x4d0
 80140a6:	787c      	ldrb	r4, [r7, #1]
 80140a8:	78ba      	ldrb	r2, [r7, #2]
 80140aa:	78f9      	ldrb	r1, [r7, #3]
 80140ac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80140b0:	9303      	str	r3, [sp, #12]
 80140b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80140b4:	9302      	str	r3, [sp, #8]
 80140b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140b8:	9301      	str	r3, [sp, #4]
 80140ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80140be:	9300      	str	r3, [sp, #0]
 80140c0:	4623      	mov	r3, r4
 80140c2:	f7f1 fa7b 	bl	80055bc <HAL_HCD_HC_SubmitRequest>
 80140c6:	4603      	mov	r3, r0
 80140c8:	73fb      	strb	r3, [r7, #15]
                                          ep_type, token, pbuff, length,
                                          do_ping);
    usb_status =  USBH_Get_USB_Status(hal_status);
 80140ca:	7bfb      	ldrb	r3, [r7, #15]
 80140cc:	4618      	mov	r0, r3
 80140ce:	f000 f893 	bl	80141f8 <USBH_Get_USB_Status>
 80140d2:	4603      	mov	r3, r0
 80140d4:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 80140d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80140d8:	4618      	mov	r0, r3
 80140da:	3714      	adds	r7, #20
 80140dc:	46bd      	mov	sp, r7
 80140de:	bd90      	pop	{r4, r7, pc}

080140e0 <USBH_LL_GetURBState>:
  *     @arg URB_NYET
  *     @arg URB_ERROR
  *     @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b082      	sub	sp, #8
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
 80140e8:	460b      	mov	r3, r1
 80140ea:	70fb      	strb	r3, [r7, #3]
    return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80140f2:	78fa      	ldrb	r2, [r7, #3]
 80140f4:	4611      	mov	r1, r2
 80140f6:	4618      	mov	r0, r3
 80140f8:	f7f1 fd08 	bl	8005b0c <HAL_HCD_HC_GetURBState>
 80140fc:	4603      	mov	r3, r0
}
 80140fe:	4618      	mov	r0, r3
 8014100:	3708      	adds	r7, #8
 8014102:	46bd      	mov	sp, r7
 8014104:	bd80      	pop	{r7, pc}

08014106 <USBH_LL_DriverVBUS>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014106:	b580      	push	{r7, lr}
 8014108:	b082      	sub	sp, #8
 801410a:	af00      	add	r7, sp, #0
 801410c:	6078      	str	r0, [r7, #4]
 801410e:	460b      	mov	r3, r1
 8014110:	70fb      	strb	r3, [r7, #3]
        {
            /* VBUS */
        }
    }

    USBH_Delay(200);
 8014112:	20c8      	movs	r0, #200	; 0xc8
 8014114:	f000 f865 	bl	80141e2 <USBH_Delay>
    return USBH_OK;
 8014118:	2300      	movs	r3, #0
}
 801411a:	4618      	mov	r0, r3
 801411c:	3708      	adds	r7, #8
 801411e:	46bd      	mov	sp, r7
 8014120:	bd80      	pop	{r7, pc}

08014122 <USBH_LL_SetToggle>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014122:	b480      	push	{r7}
 8014124:	b085      	sub	sp, #20
 8014126:	af00      	add	r7, sp, #0
 8014128:	6078      	str	r0, [r7, #4]
 801412a:	460b      	mov	r3, r1
 801412c:	70fb      	strb	r3, [r7, #3]
 801412e:	4613      	mov	r3, r2
 8014130:	70bb      	strb	r3, [r7, #2]
    HCD_HandleTypeDef *pHandle;
    pHandle = phost->pData;
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8014138:	60fb      	str	r3, [r7, #12]

    if (pHandle->hc[pipe].ep_is_in)
 801413a:	78fb      	ldrb	r3, [r7, #3]
 801413c:	68fa      	ldr	r2, [r7, #12]
 801413e:	212c      	movs	r1, #44	; 0x2c
 8014140:	fb01 f303 	mul.w	r3, r1, r3
 8014144:	4413      	add	r3, r2
 8014146:	333b      	adds	r3, #59	; 0x3b
 8014148:	781b      	ldrb	r3, [r3, #0]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d009      	beq.n	8014162 <USBH_LL_SetToggle+0x40>
    {
        pHandle->hc[pipe].toggle_in = toggle;
 801414e:	78fb      	ldrb	r3, [r7, #3]
 8014150:	68fa      	ldr	r2, [r7, #12]
 8014152:	212c      	movs	r1, #44	; 0x2c
 8014154:	fb01 f303 	mul.w	r3, r1, r3
 8014158:	4413      	add	r3, r2
 801415a:	3354      	adds	r3, #84	; 0x54
 801415c:	78ba      	ldrb	r2, [r7, #2]
 801415e:	701a      	strb	r2, [r3, #0]
 8014160:	e008      	b.n	8014174 <USBH_LL_SetToggle+0x52>
    }
    else
    {
        pHandle->hc[pipe].toggle_out = toggle;
 8014162:	78fb      	ldrb	r3, [r7, #3]
 8014164:	68fa      	ldr	r2, [r7, #12]
 8014166:	212c      	movs	r1, #44	; 0x2c
 8014168:	fb01 f303 	mul.w	r3, r1, r3
 801416c:	4413      	add	r3, r2
 801416e:	3355      	adds	r3, #85	; 0x55
 8014170:	78ba      	ldrb	r2, [r7, #2]
 8014172:	701a      	strb	r2, [r3, #0]
    }

    return USBH_OK;
 8014174:	2300      	movs	r3, #0
}
 8014176:	4618      	mov	r0, r3
 8014178:	3714      	adds	r7, #20
 801417a:	46bd      	mov	sp, r7
 801417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014180:	4770      	bx	lr

08014182 <USBH_LL_GetToggle>:
 * @param       phost       : USBH
 * @param       pipe        : 
 * @retval      
 */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014182:	b480      	push	{r7}
 8014184:	b085      	sub	sp, #20
 8014186:	af00      	add	r7, sp, #0
 8014188:	6078      	str	r0, [r7, #4]
 801418a:	460b      	mov	r3, r1
 801418c:	70fb      	strb	r3, [r7, #3]
    uint8_t toggle = 0;
 801418e:	2300      	movs	r3, #0
 8014190:	73fb      	strb	r3, [r7, #15]
    HCD_HandleTypeDef *pHandle;
    pHandle = phost->pData;
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8014198:	60bb      	str	r3, [r7, #8]

    if (pHandle->hc[pipe].ep_is_in)
 801419a:	78fb      	ldrb	r3, [r7, #3]
 801419c:	68ba      	ldr	r2, [r7, #8]
 801419e:	212c      	movs	r1, #44	; 0x2c
 80141a0:	fb01 f303 	mul.w	r3, r1, r3
 80141a4:	4413      	add	r3, r2
 80141a6:	333b      	adds	r3, #59	; 0x3b
 80141a8:	781b      	ldrb	r3, [r3, #0]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d009      	beq.n	80141c2 <USBH_LL_GetToggle+0x40>
    {
        toggle = pHandle->hc[pipe].toggle_in;
 80141ae:	78fb      	ldrb	r3, [r7, #3]
 80141b0:	68ba      	ldr	r2, [r7, #8]
 80141b2:	212c      	movs	r1, #44	; 0x2c
 80141b4:	fb01 f303 	mul.w	r3, r1, r3
 80141b8:	4413      	add	r3, r2
 80141ba:	3354      	adds	r3, #84	; 0x54
 80141bc:	781b      	ldrb	r3, [r3, #0]
 80141be:	73fb      	strb	r3, [r7, #15]
 80141c0:	e008      	b.n	80141d4 <USBH_LL_GetToggle+0x52>
    }
    else
    {
        toggle = pHandle->hc[pipe].toggle_out;
 80141c2:	78fb      	ldrb	r3, [r7, #3]
 80141c4:	68ba      	ldr	r2, [r7, #8]
 80141c6:	212c      	movs	r1, #44	; 0x2c
 80141c8:	fb01 f303 	mul.w	r3, r1, r3
 80141cc:	4413      	add	r3, r2
 80141ce:	3355      	adds	r3, #85	; 0x55
 80141d0:	781b      	ldrb	r3, [r3, #0]
 80141d2:	73fb      	strb	r3, [r7, #15]
    }

    return toggle;
 80141d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80141d6:	4618      	mov	r0, r3
 80141d8:	3714      	adds	r7, #20
 80141da:	46bd      	mov	sp, r7
 80141dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141e0:	4770      	bx	lr

080141e2 <USBH_Delay>:
 * @brief       USBH (ms)
 * @param       Delay       : ms
 * @retval      
 */
void USBH_Delay(uint32_t Delay)
{
 80141e2:	b580      	push	{r7, lr}
 80141e4:	b082      	sub	sp, #8
 80141e6:	af00      	add	r7, sp, #0
 80141e8:	6078      	str	r0, [r7, #4]
    HAL_Delay(Delay);
 80141ea:	6878      	ldr	r0, [r7, #4]
 80141ec:	f7f7 f9a6 	bl	800b53c <HAL_Delay>
}
 80141f0:	bf00      	nop
 80141f2:	3708      	adds	r7, #8
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}

080141f8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b085      	sub	sp, #20
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	4603      	mov	r3, r0
 8014200:	71fb      	strb	r3, [r7, #7]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014202:	2300      	movs	r3, #0
 8014204:	73fb      	strb	r3, [r7, #15]

    switch (hal_status)
 8014206:	79fb      	ldrb	r3, [r7, #7]
 8014208:	2b03      	cmp	r3, #3
 801420a:	d817      	bhi.n	801423c <USBH_Get_USB_Status+0x44>
 801420c:	a201      	add	r2, pc, #4	; (adr r2, 8014214 <USBH_Get_USB_Status+0x1c>)
 801420e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014212:	bf00      	nop
 8014214:	08014225 	.word	0x08014225
 8014218:	0801422b 	.word	0x0801422b
 801421c:	08014231 	.word	0x08014231
 8014220:	08014237 	.word	0x08014237
    {
        case HAL_OK :
            usb_status = USBH_OK;
 8014224:	2300      	movs	r3, #0
 8014226:	73fb      	strb	r3, [r7, #15]
            break;
 8014228:	e00b      	b.n	8014242 <USBH_Get_USB_Status+0x4a>

        case HAL_ERROR :
            usb_status = USBH_FAIL;
 801422a:	2302      	movs	r3, #2
 801422c:	73fb      	strb	r3, [r7, #15]
            break;
 801422e:	e008      	b.n	8014242 <USBH_Get_USB_Status+0x4a>

        case HAL_BUSY :
            usb_status = USBH_BUSY;
 8014230:	2301      	movs	r3, #1
 8014232:	73fb      	strb	r3, [r7, #15]
            break;
 8014234:	e005      	b.n	8014242 <USBH_Get_USB_Status+0x4a>

        case HAL_TIMEOUT :
            usb_status = USBH_FAIL;
 8014236:	2302      	movs	r3, #2
 8014238:	73fb      	strb	r3, [r7, #15]
            break;
 801423a:	e002      	b.n	8014242 <USBH_Get_USB_Status+0x4a>

        default :
            usb_status = USBH_FAIL;
 801423c:	2302      	movs	r3, #2
 801423e:	73fb      	strb	r3, [r7, #15]
            break;
 8014240:	bf00      	nop
    }

    return usb_status;
 8014242:	7bfb      	ldrb	r3, [r7, #15]
}
 8014244:	4618      	mov	r0, r3
 8014246:	3714      	adds	r7, #20
 8014248:	46bd      	mov	sp, r7
 801424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801424e:	4770      	bx	lr

08014250 <USBH_initialize>:
 * @brief        USBH
 * @param       
 * @retval      
 */
DSTATUS USBH_initialize(void)
{
 8014250:	b480      	push	{r7}
 8014252:	af00      	add	r7, sp, #0
    return RES_OK;
 8014254:	2300      	movs	r3, #0
}
 8014256:	4618      	mov	r0, r3
 8014258:	46bd      	mov	sp, r7
 801425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425e:	4770      	bx	lr

08014260 <USBH_read>:
 * @param       sector : 
 * @param       count  : 
 * @retval      (DRESULT)
 */
DRESULT USBH_read(BYTE *buff, DWORD sector, UINT count)
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b096      	sub	sp, #88	; 0x58
 8014264:	af02      	add	r7, sp, #8
 8014266:	60f8      	str	r0, [r7, #12]
 8014268:	60b9      	str	r1, [r7, #8]
 801426a:	607a      	str	r2, [r7, #4]
    DRESULT res = RES_ERROR;
 801426c:	2301      	movs	r3, #1
 801426e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 8014272:	4b1e      	ldr	r3, [pc, #120]	; (80142ec <USBH_read+0x8c>)
 8014274:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014278:	69db      	ldr	r3, [r3, #28]
 801427a:	64bb      	str	r3, [r7, #72]	; 0x48
    
    if (USBH_MSC_Read(&g_hUSBHost, MSC_Handle->current_lun, sector, buff, count) == USBH_OK)
 801427c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801427e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014282:	b2d9      	uxtb	r1, r3
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	9300      	str	r3, [sp, #0]
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	68ba      	ldr	r2, [r7, #8]
 801428c:	4817      	ldr	r0, [pc, #92]	; (80142ec <USBH_read+0x8c>)
 801428e:	f000 fe59 	bl	8014f44 <USBH_MSC_Read>
 8014292:	4603      	mov	r3, r0
 8014294:	2b00      	cmp	r3, #0
 8014296:	d103      	bne.n	80142a0 <USBH_read+0x40>
    {
        res = RES_OK;
 8014298:	2300      	movs	r3, #0
 801429a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801429e:	e01e      	b.n	80142de <USBH_read+0x7e>
    }
    else
    {
        printf("U\r\n");
 80142a0:	4813      	ldr	r0, [pc, #76]	; (80142f0 <USBH_read+0x90>)
 80142a2:	f004 f9af 	bl	8018604 <puts>
        USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info);
 80142a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80142a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80142ac:	b2db      	uxtb	r3, r3
 80142ae:	f107 0214 	add.w	r2, r7, #20
 80142b2:	4619      	mov	r1, r3
 80142b4:	480d      	ldr	r0, [pc, #52]	; (80142ec <USBH_read+0x8c>)
 80142b6:	f000 fe21 	bl	8014efc <USBH_MSC_GetLUNInfo>
        switch (info.sense.asc)
 80142ba:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80142be:	2b3a      	cmp	r3, #58	; 0x3a
 80142c0:	d005      	beq.n	80142ce <USBH_read+0x6e>
 80142c2:	2b3a      	cmp	r3, #58	; 0x3a
 80142c4:	dc07      	bgt.n	80142d6 <USBH_read+0x76>
 80142c6:	2b04      	cmp	r3, #4
 80142c8:	d001      	beq.n	80142ce <USBH_read+0x6e>
 80142ca:	2b28      	cmp	r3, #40	; 0x28
 80142cc:	d103      	bne.n	80142d6 <USBH_read+0x76>
        {
            case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
            case SCSI_ASC_MEDIUM_NOT_PRESENT:
            case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
                USBH_ErrLog("USB Disk is not ready!");
                res = RES_NOTRDY;
 80142ce:	2303      	movs	r3, #3
 80142d0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 80142d4:	e003      	b.n	80142de <USBH_read+0x7e>
            default:
                res = RES_ERROR;
 80142d6:	2301      	movs	r3, #1
 80142d8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 80142dc:	bf00      	nop
        }
    }
    return res;
 80142de:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80142e2:	4618      	mov	r0, r3
 80142e4:	3750      	adds	r7, #80	; 0x50
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}
 80142ea:	bf00      	nop
 80142ec:	20005680 	.word	0x20005680
 80142f0:	0801cec4 	.word	0x0801cec4

080142f4 <USBH_write>:
 * @param       sector : 
 * @param       count  : 
 * @retval      (DRESULT)
 */
DRESULT USBH_write(const BYTE *buff, DWORD sector, UINT count)
{
 80142f4:	b580      	push	{r7, lr}
 80142f6:	b096      	sub	sp, #88	; 0x58
 80142f8:	af02      	add	r7, sp, #8
 80142fa:	60f8      	str	r0, [r7, #12]
 80142fc:	60b9      	str	r1, [r7, #8]
 80142fe:	607a      	str	r2, [r7, #4]
    DRESULT res = RES_ERROR;
 8014300:	2301      	movs	r3, #1
 8014302:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 8014306:	4b22      	ldr	r3, [pc, #136]	; (8014390 <USBH_write+0x9c>)
 8014308:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801430c:	69db      	ldr	r3, [r3, #28]
 801430e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (USBH_MSC_Write(&g_hUSBHost, MSC_Handle->current_lun, sector, (BYTE *)buff, count) == USBH_OK)
 8014310:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014312:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014316:	b2d9      	uxtb	r1, r3
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	9300      	str	r3, [sp, #0]
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	68ba      	ldr	r2, [r7, #8]
 8014320:	481b      	ldr	r0, [pc, #108]	; (8014390 <USBH_write+0x9c>)
 8014322:	f000 fe78 	bl	8015016 <USBH_MSC_Write>
 8014326:	4603      	mov	r3, r0
 8014328:	2b00      	cmp	r3, #0
 801432a:	d103      	bne.n	8014334 <USBH_write+0x40>
    {
        res = RES_OK;
 801432c:	2300      	movs	r3, #0
 801432e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8014332:	e026      	b.n	8014382 <USBH_write+0x8e>
    }
    else
    {
        printf("U\r\n");
 8014334:	4817      	ldr	r0, [pc, #92]	; (8014394 <USBH_write+0xa0>)
 8014336:	f004 f965 	bl	8018604 <puts>
        USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info);
 801433a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801433c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014340:	b2db      	uxtb	r3, r3
 8014342:	f107 0214 	add.w	r2, r7, #20
 8014346:	4619      	mov	r1, r3
 8014348:	4811      	ldr	r0, [pc, #68]	; (8014390 <USBH_write+0x9c>)
 801434a:	f000 fdd7 	bl	8014efc <USBH_MSC_GetLUNInfo>
        switch (info.sense.asc)
 801434e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8014352:	2b3a      	cmp	r3, #58	; 0x3a
 8014354:	d00d      	beq.n	8014372 <USBH_write+0x7e>
 8014356:	2b3a      	cmp	r3, #58	; 0x3a
 8014358:	dc0f      	bgt.n	801437a <USBH_write+0x86>
 801435a:	2b28      	cmp	r3, #40	; 0x28
 801435c:	d009      	beq.n	8014372 <USBH_write+0x7e>
 801435e:	2b28      	cmp	r3, #40	; 0x28
 8014360:	dc0b      	bgt.n	801437a <USBH_write+0x86>
 8014362:	2b04      	cmp	r3, #4
 8014364:	d005      	beq.n	8014372 <USBH_write+0x7e>
 8014366:	2b27      	cmp	r3, #39	; 0x27
 8014368:	d107      	bne.n	801437a <USBH_write+0x86>
        {
            case SCSI_ASC_WRITE_PROTECTED:
                USBH_ErrLog("USB Disk is Write protected!");
                res = RES_WRPRT;
 801436a:	2302      	movs	r3, #2
 801436c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 8014370:	e007      	b.n	8014382 <USBH_write+0x8e>
            case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
            case SCSI_ASC_MEDIUM_NOT_PRESENT:
            case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
                USBH_ErrLog("USB Disk is not ready!");
                res = RES_NOTRDY;
 8014372:	2303      	movs	r3, #3
 8014374:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 8014378:	e003      	b.n	8014382 <USBH_write+0x8e>
            default:
                res = RES_ERROR;
 801437a:	2301      	movs	r3, #1
 801437c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 8014380:	bf00      	nop
        }
    }
    return res;
 8014382:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8014386:	4618      	mov	r0, r3
 8014388:	3750      	adds	r7, #80	; 0x50
 801438a:	46bd      	mov	sp, r7
 801438c:	bd80      	pop	{r7, pc}
 801438e:	bf00      	nop
 8014390:	20005680 	.word	0x20005680
 8014394:	0801ced4 	.word	0x0801ced4

08014398 <USBH_ioctl>:
 * @param       cmd    : 
 * @param       buff   : 
 * @retval      (DRESULT)
 */
DRESULT USBH_ioctl(BYTE cmd,void *buff)
{
 8014398:	b580      	push	{r7, lr}
 801439a:	b092      	sub	sp, #72	; 0x48
 801439c:	af00      	add	r7, sp, #0
 801439e:	4603      	mov	r3, r0
 80143a0:	6039      	str	r1, [r7, #0]
 80143a2:	71fb      	strb	r3, [r7, #7]
    DRESULT res = RES_ERROR;
 80143a4:	2301      	movs	r3, #1
 80143a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 80143aa:	4b3f      	ldr	r3, [pc, #252]	; (80144a8 <USBH_ioctl+0x110>)
 80143ac:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80143b0:	69db      	ldr	r3, [r3, #28]
 80143b2:	643b      	str	r3, [r7, #64]	; 0x40
    switch(cmd)
 80143b4:	79fb      	ldrb	r3, [r7, #7]
 80143b6:	2b03      	cmp	r3, #3
 80143b8:	d86b      	bhi.n	8014492 <USBH_ioctl+0xfa>
 80143ba:	a201      	add	r2, pc, #4	; (adr r2, 80143c0 <USBH_ioctl+0x28>)
 80143bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143c0:	080143d1 	.word	0x080143d1
 80143c4:	080143d9 	.word	0x080143d9
 80143c8:	08014413 	.word	0x08014413
 80143cc:	0801444f 	.word	0x0801444f
    {
        case CTRL_SYNC:
            res = RES_OK;
 80143d0:	2300      	movs	r3, #0
 80143d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80143d6:	e060      	b.n	801449a <USBH_ioctl+0x102>
        case GET_SECTOR_COUNT : /*  */
            if (USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 80143d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80143da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80143de:	b2db      	uxtb	r3, r3
 80143e0:	f107 020c 	add.w	r2, r7, #12
 80143e4:	4619      	mov	r1, r3
 80143e6:	4830      	ldr	r0, [pc, #192]	; (80144a8 <USBH_ioctl+0x110>)
 80143e8:	f000 fd88 	bl	8014efc <USBH_MSC_GetLUNInfo>
 80143ec:	4603      	mov	r3, r0
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d10b      	bne.n	801440a <USBH_ioctl+0x72>
            {
                *(DWORD*)buff = info.capacity.block_nbr;
 80143f2:	693a      	ldr	r2, [r7, #16]
 80143f4:	683b      	ldr	r3, [r7, #0]
 80143f6:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 80143f8:	2300      	movs	r3, #0
 80143fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                printf(":%d\r\n", info.capacity.block_nbr);
 80143fe:	693b      	ldr	r3, [r7, #16]
 8014400:	4619      	mov	r1, r3
 8014402:	482a      	ldr	r0, [pc, #168]	; (80144ac <USBH_ioctl+0x114>)
 8014404:	f004 f862 	bl	80184cc <iprintf>
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 8014408:	e047      	b.n	801449a <USBH_ioctl+0x102>
                res = RES_ERROR;
 801440a:	2301      	movs	r3, #1
 801440c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8014410:	e043      	b.n	801449a <USBH_ioctl+0x102>
        case GET_SECTOR_SIZE : /*  */
            if (USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 8014412:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014414:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014418:	b2db      	uxtb	r3, r3
 801441a:	f107 020c 	add.w	r2, r7, #12
 801441e:	4619      	mov	r1, r3
 8014420:	4821      	ldr	r0, [pc, #132]	; (80144a8 <USBH_ioctl+0x110>)
 8014422:	f000 fd6b 	bl	8014efc <USBH_MSC_GetLUNInfo>
 8014426:	4603      	mov	r3, r0
 8014428:	2b00      	cmp	r3, #0
 801442a:	d10c      	bne.n	8014446 <USBH_ioctl+0xae>
            {
                *(DWORD*)buff = info.capacity.block_size;
 801442c:	8abb      	ldrh	r3, [r7, #20]
 801442e:	461a      	mov	r2, r3
 8014430:	683b      	ldr	r3, [r7, #0]
 8014432:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 8014434:	2300      	movs	r3, #0
 8014436:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                printf(":%d\r\n", info.capacity.block_size);
 801443a:	8abb      	ldrh	r3, [r7, #20]
 801443c:	4619      	mov	r1, r3
 801443e:	481c      	ldr	r0, [pc, #112]	; (80144b0 <USBH_ioctl+0x118>)
 8014440:	f004 f844 	bl	80184cc <iprintf>
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 8014444:	e029      	b.n	801449a <USBH_ioctl+0x102>
                res = RES_ERROR;
 8014446:	2301      	movs	r3, #1
 8014448:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 801444c:	e025      	b.n	801449a <USBH_ioctl+0x102>
        case GET_BLOCK_SIZE :   /*  */

            if(USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 801444e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014450:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014454:	b2db      	uxtb	r3, r3
 8014456:	f107 020c 	add.w	r2, r7, #12
 801445a:	4619      	mov	r1, r3
 801445c:	4812      	ldr	r0, [pc, #72]	; (80144a8 <USBH_ioctl+0x110>)
 801445e:	f000 fd4d 	bl	8014efc <USBH_MSC_GetLUNInfo>
 8014462:	4603      	mov	r3, r0
 8014464:	2b00      	cmp	r3, #0
 8014466:	d110      	bne.n	801448a <USBH_ioctl+0xf2>
            {
                *(DWORD*)buff = info.capacity.block_size/USB_DEFAULT_BLOCK_SIZE;
 8014468:	8abb      	ldrh	r3, [r7, #20]
 801446a:	0a5b      	lsrs	r3, r3, #9
 801446c:	b29b      	uxth	r3, r3
 801446e:	461a      	mov	r2, r3
 8014470:	683b      	ldr	r3, [r7, #0]
 8014472:	601a      	str	r2, [r3, #0]
                printf(":%d\r\n", info.capacity.block_size/USB_DEFAULT_BLOCK_SIZE);
 8014474:	8abb      	ldrh	r3, [r7, #20]
 8014476:	0a5b      	lsrs	r3, r3, #9
 8014478:	b29b      	uxth	r3, r3
 801447a:	4619      	mov	r1, r3
 801447c:	480d      	ldr	r0, [pc, #52]	; (80144b4 <USBH_ioctl+0x11c>)
 801447e:	f004 f825 	bl	80184cc <iprintf>
                res = RES_OK;
 8014482:	2300      	movs	r3, #0
 8014484:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 8014488:	e007      	b.n	801449a <USBH_ioctl+0x102>
                res = RES_ERROR;
 801448a:	2301      	movs	r3, #1
 801448c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8014490:	e003      	b.n	801449a <USBH_ioctl+0x102>
        default:
            res = RES_PARERR;
 8014492:	2304      	movs	r3, #4
 8014494:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8014498:	bf00      	nop
    }
    return res;
 801449a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801449e:	4618      	mov	r0, r3
 80144a0:	3748      	adds	r7, #72	; 0x48
 80144a2:	46bd      	mov	sp, r7
 80144a4:	bd80      	pop	{r7, pc}
 80144a6:	bf00      	nop
 80144a8:	20005680 	.word	0x20005680
 80144ac:	0801cee4 	.word	0x0801cee4
 80144b0:	0801cef4 	.word	0x0801cef4
 80144b4:	0801cf04 	.word	0x0801cf04

080144b8 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80144b8:	b590      	push	{r4, r7, lr}
 80144ba:	b089      	sub	sp, #36	; 0x24
 80144bc:	af04      	add	r7, sp, #16
 80144be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80144c6:	7919      	ldrb	r1, [r3, #4]
 80144c8:	2350      	movs	r3, #80	; 0x50
 80144ca:	2206      	movs	r2, #6
 80144cc:	6878      	ldr	r0, [r7, #4]
 80144ce:	f001 fc2f 	bl	8015d30 <USBH_FindInterface>
 80144d2:	4603      	mov	r3, r0
 80144d4:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80144d6:	7bfb      	ldrb	r3, [r7, #15]
 80144d8:	2bff      	cmp	r3, #255	; 0xff
 80144da:	d002      	beq.n	80144e2 <USBH_MSC_InterfaceInit+0x2a>
 80144dc:	7bfb      	ldrb	r3, [r7, #15]
 80144de:	2b01      	cmp	r3, #1
 80144e0:	d901      	bls.n	80144e6 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80144e2:	2302      	movs	r3, #2
 80144e4:	e0ef      	b.n	80146c6 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 80144e6:	7bfb      	ldrb	r3, [r7, #15]
 80144e8:	4619      	mov	r1, r3
 80144ea:	6878      	ldr	r0, [r7, #4]
 80144ec:	f001 fc04 	bl	8015cf8 <USBH_SelectInterface>
 80144f0:	4603      	mov	r3, r0
 80144f2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80144f4:	7bbb      	ldrb	r3, [r7, #14]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d001      	beq.n	80144fe <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 80144fa:	2302      	movs	r3, #2
 80144fc:	e0e3      	b.n	80146c6 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	f8d3 447c 	ldr.w	r4, [r3, #1148]	; 0x47c
 8014504:	f44f 7080 	mov.w	r0, #256	; 0x100
 8014508:	f002 fef6 	bl	80172f8 <malloc>
 801450c:	4603      	mov	r3, r0
 801450e:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014516:	69db      	ldr	r3, [r3, #28]
 8014518:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 801451a:	68bb      	ldr	r3, [r7, #8]
 801451c:	2b00      	cmp	r3, #0
 801451e:	d101      	bne.n	8014524 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8014520:	2302      	movs	r3, #2
 8014522:	e0d0      	b.n	80146c6 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8014524:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014528:	2100      	movs	r1, #0
 801452a:	68b8      	ldr	r0, [r7, #8]
 801452c:	f002 ff12 	bl	8017354 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8014530:	7bfb      	ldrb	r3, [r7, #15]
 8014532:	687a      	ldr	r2, [r7, #4]
 8014534:	211a      	movs	r1, #26
 8014536:	fb01 f303 	mul.w	r3, r1, r3
 801453a:	4413      	add	r3, r2
 801453c:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 8014540:	781b      	ldrb	r3, [r3, #0]
 8014542:	b25b      	sxtb	r3, r3
 8014544:	2b00      	cmp	r3, #0
 8014546:	da16      	bge.n	8014576 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8014548:	7bfb      	ldrb	r3, [r7, #15]
 801454a:	687a      	ldr	r2, [r7, #4]
 801454c:	211a      	movs	r1, #26
 801454e:	fb01 f303 	mul.w	r3, r1, r3
 8014552:	4413      	add	r3, r2
 8014554:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 8014558:	781a      	ldrb	r2, [r3, #0]
 801455a:	68bb      	ldr	r3, [r7, #8]
 801455c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 801455e:	7bfb      	ldrb	r3, [r7, #15]
 8014560:	687a      	ldr	r2, [r7, #4]
 8014562:	211a      	movs	r1, #26
 8014564:	fb01 f303 	mul.w	r3, r1, r3
 8014568:	4413      	add	r3, r2
 801456a:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 801456e:	881a      	ldrh	r2, [r3, #0]
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	815a      	strh	r2, [r3, #10]
 8014574:	e015      	b.n	80145a2 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8014576:	7bfb      	ldrb	r3, [r7, #15]
 8014578:	687a      	ldr	r2, [r7, #4]
 801457a:	211a      	movs	r1, #26
 801457c:	fb01 f303 	mul.w	r3, r1, r3
 8014580:	4413      	add	r3, r2
 8014582:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 8014586:	781a      	ldrb	r2, [r3, #0]
 8014588:	68bb      	ldr	r3, [r7, #8]
 801458a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 801458c:	7bfb      	ldrb	r3, [r7, #15]
 801458e:	687a      	ldr	r2, [r7, #4]
 8014590:	211a      	movs	r1, #26
 8014592:	fb01 f303 	mul.w	r3, r1, r3
 8014596:	4413      	add	r3, r2
 8014598:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 801459c:	881a      	ldrh	r2, [r3, #0]
 801459e:	68bb      	ldr	r3, [r7, #8]
 80145a0:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80145a2:	7bfb      	ldrb	r3, [r7, #15]
 80145a4:	687a      	ldr	r2, [r7, #4]
 80145a6:	211a      	movs	r1, #26
 80145a8:	fb01 f303 	mul.w	r3, r1, r3
 80145ac:	4413      	add	r3, r2
 80145ae:	f203 4356 	addw	r3, r3, #1110	; 0x456
 80145b2:	781b      	ldrb	r3, [r3, #0]
 80145b4:	b25b      	sxtb	r3, r3
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	da16      	bge.n	80145e8 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80145ba:	7bfb      	ldrb	r3, [r7, #15]
 80145bc:	687a      	ldr	r2, [r7, #4]
 80145be:	211a      	movs	r1, #26
 80145c0:	fb01 f303 	mul.w	r3, r1, r3
 80145c4:	4413      	add	r3, r2
 80145c6:	f203 4356 	addw	r3, r3, #1110	; 0x456
 80145ca:	781a      	ldrb	r2, [r3, #0]
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80145d0:	7bfb      	ldrb	r3, [r7, #15]
 80145d2:	687a      	ldr	r2, [r7, #4]
 80145d4:	211a      	movs	r1, #26
 80145d6:	fb01 f303 	mul.w	r3, r1, r3
 80145da:	4413      	add	r3, r2
 80145dc:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 80145e0:	881a      	ldrh	r2, [r3, #0]
 80145e2:	68bb      	ldr	r3, [r7, #8]
 80145e4:	815a      	strh	r2, [r3, #10]
 80145e6:	e015      	b.n	8014614 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80145e8:	7bfb      	ldrb	r3, [r7, #15]
 80145ea:	687a      	ldr	r2, [r7, #4]
 80145ec:	211a      	movs	r1, #26
 80145ee:	fb01 f303 	mul.w	r3, r1, r3
 80145f2:	4413      	add	r3, r2
 80145f4:	f203 4356 	addw	r3, r3, #1110	; 0x456
 80145f8:	781a      	ldrb	r2, [r3, #0]
 80145fa:	68bb      	ldr	r3, [r7, #8]
 80145fc:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80145fe:	7bfb      	ldrb	r3, [r7, #15]
 8014600:	687a      	ldr	r2, [r7, #4]
 8014602:	211a      	movs	r1, #26
 8014604:	fb01 f303 	mul.w	r3, r1, r3
 8014608:	4413      	add	r3, r2
 801460a:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 801460e:	881a      	ldrh	r2, [r3, #0]
 8014610:	68bb      	ldr	r3, [r7, #8]
 8014612:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8014614:	68bb      	ldr	r3, [r7, #8]
 8014616:	2200      	movs	r2, #0
 8014618:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 801461a:	68bb      	ldr	r3, [r7, #8]
 801461c:	2200      	movs	r2, #0
 801461e:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8014620:	68bb      	ldr	r3, [r7, #8]
 8014622:	2200      	movs	r2, #0
 8014624:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8014626:	68bb      	ldr	r3, [r7, #8]
 8014628:	799b      	ldrb	r3, [r3, #6]
 801462a:	4619      	mov	r1, r3
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f002 fda2 	bl	8017176 <USBH_AllocPipe>
 8014632:	4603      	mov	r3, r0
 8014634:	461a      	mov	r2, r3
 8014636:	68bb      	ldr	r3, [r7, #8]
 8014638:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 801463a:	68bb      	ldr	r3, [r7, #8]
 801463c:	79db      	ldrb	r3, [r3, #7]
 801463e:	4619      	mov	r1, r3
 8014640:	6878      	ldr	r0, [r7, #4]
 8014642:	f002 fd98 	bl	8017176 <USBH_AllocPipe>
 8014646:	4603      	mov	r3, r0
 8014648:	461a      	mov	r2, r3
 801464a:	68bb      	ldr	r3, [r7, #8]
 801464c:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 801464e:	6878      	ldr	r0, [r7, #4]
 8014650:	f000 fd86 	bl	8015160 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8014654:	68bb      	ldr	r3, [r7, #8]
 8014656:	7959      	ldrb	r1, [r3, #5]
 8014658:	68bb      	ldr	r3, [r7, #8]
 801465a:	7998      	ldrb	r0, [r3, #6]
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	f893 441c 	ldrb.w	r4, [r3, #1052]	; 0x41c
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8014668:	68ba      	ldr	r2, [r7, #8]
 801466a:	8912      	ldrh	r2, [r2, #8]
 801466c:	9202      	str	r2, [sp, #8]
 801466e:	2202      	movs	r2, #2
 8014670:	9201      	str	r2, [sp, #4]
 8014672:	9300      	str	r3, [sp, #0]
 8014674:	4623      	mov	r3, r4
 8014676:	4602      	mov	r2, r0
 8014678:	6878      	ldr	r0, [r7, #4]
 801467a:	f002 fd4d 	bl	8017118 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 801467e:	68bb      	ldr	r3, [r7, #8]
 8014680:	7919      	ldrb	r1, [r3, #4]
 8014682:	68bb      	ldr	r3, [r7, #8]
 8014684:	79d8      	ldrb	r0, [r3, #7]
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	f893 441c 	ldrb.w	r4, [r3, #1052]	; 0x41c
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8014692:	68ba      	ldr	r2, [r7, #8]
 8014694:	8952      	ldrh	r2, [r2, #10]
 8014696:	9202      	str	r2, [sp, #8]
 8014698:	2202      	movs	r2, #2
 801469a:	9201      	str	r2, [sp, #4]
 801469c:	9300      	str	r3, [sp, #0]
 801469e:	4623      	mov	r3, r4
 80146a0:	4602      	mov	r2, r0
 80146a2:	6878      	ldr	r0, [r7, #4]
 80146a4:	f002 fd38 	bl	8017118 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	791b      	ldrb	r3, [r3, #4]
 80146ac:	2200      	movs	r2, #0
 80146ae:	4619      	mov	r1, r3
 80146b0:	6878      	ldr	r0, [r7, #4]
 80146b2:	f7ff fd36 	bl	8014122 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 80146b6:	68bb      	ldr	r3, [r7, #8]
 80146b8:	795b      	ldrb	r3, [r3, #5]
 80146ba:	2200      	movs	r2, #0
 80146bc:	4619      	mov	r1, r3
 80146be:	6878      	ldr	r0, [r7, #4]
 80146c0:	f7ff fd2f 	bl	8014122 <USBH_LL_SetToggle>

  return USBH_OK;
 80146c4:	2300      	movs	r3, #0
}
 80146c6:	4618      	mov	r0, r3
 80146c8:	3714      	adds	r7, #20
 80146ca:	46bd      	mov	sp, r7
 80146cc:	bd90      	pop	{r4, r7, pc}

080146ce <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80146ce:	b580      	push	{r7, lr}
 80146d0:	b084      	sub	sp, #16
 80146d2:	af00      	add	r7, sp, #0
 80146d4:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80146dc:	69db      	ldr	r3, [r3, #28]
 80146de:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	795b      	ldrb	r3, [r3, #5]
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d00e      	beq.n	8014706 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	795b      	ldrb	r3, [r3, #5]
 80146ec:	4619      	mov	r1, r3
 80146ee:	6878      	ldr	r0, [r7, #4]
 80146f0:	f002 fd31 	bl	8017156 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	795b      	ldrb	r3, [r3, #5]
 80146f8:	4619      	mov	r1, r3
 80146fa:	6878      	ldr	r0, [r7, #4]
 80146fc:	f002 fd5d 	bl	80171ba <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	2200      	movs	r2, #0
 8014704:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	791b      	ldrb	r3, [r3, #4]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d00e      	beq.n	801472c <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	791b      	ldrb	r3, [r3, #4]
 8014712:	4619      	mov	r1, r3
 8014714:	6878      	ldr	r0, [r7, #4]
 8014716:	f002 fd1e 	bl	8017156 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	791b      	ldrb	r3, [r3, #4]
 801471e:	4619      	mov	r1, r3
 8014720:	6878      	ldr	r0, [r7, #4]
 8014722:	f002 fd4a 	bl	80171ba <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8014726:	68fb      	ldr	r3, [r7, #12]
 8014728:	2200      	movs	r2, #0
 801472a:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014732:	69db      	ldr	r3, [r3, #28]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d00b      	beq.n	8014750 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801473e:	69db      	ldr	r3, [r3, #28]
 8014740:	4618      	mov	r0, r3
 8014742:	f002 fde1 	bl	8017308 <free>
    phost->pActiveClass->pData = 0U;
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801474c:	2200      	movs	r2, #0
 801474e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8014750:	2300      	movs	r3, #0
}
 8014752:	4618      	mov	r0, r3
 8014754:	3710      	adds	r7, #16
 8014756:	46bd      	mov	sp, r7
 8014758:	bd80      	pop	{r7, pc}

0801475a <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 801475a:	b580      	push	{r7, lr}
 801475c:	b084      	sub	sp, #16
 801475e:	af00      	add	r7, sp, #0
 8014760:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014768:	69db      	ldr	r3, [r3, #28]
 801476a:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 801476c:	2301      	movs	r3, #1
 801476e:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8014770:	68bb      	ldr	r3, [r7, #8]
 8014772:	7b9b      	ldrb	r3, [r3, #14]
 8014774:	2b03      	cmp	r3, #3
 8014776:	d041      	beq.n	80147fc <USBH_MSC_ClassRequest+0xa2>
 8014778:	2b03      	cmp	r3, #3
 801477a:	dc4b      	bgt.n	8014814 <USBH_MSC_ClassRequest+0xba>
 801477c:	2b00      	cmp	r3, #0
 801477e:	d001      	beq.n	8014784 <USBH_MSC_ClassRequest+0x2a>
 8014780:	2b02      	cmp	r3, #2
 8014782:	d147      	bne.n	8014814 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	4619      	mov	r1, r3
 8014788:	6878      	ldr	r0, [r7, #4]
 801478a:	f000 fcca 	bl	8015122 <USBH_MSC_BOT_REQ_GetMaxLUN>
 801478e:	4603      	mov	r3, r0
 8014790:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8014792:	7bfb      	ldrb	r3, [r7, #15]
 8014794:	2b03      	cmp	r3, #3
 8014796:	d104      	bne.n	80147a2 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	2200      	movs	r2, #0
 801479c:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 801479e:	2300      	movs	r3, #0
 80147a0:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 80147a2:	7bfb      	ldrb	r3, [r7, #15]
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d137      	bne.n	8014818 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 80147a8:	68bb      	ldr	r3, [r7, #8]
 80147aa:	781b      	ldrb	r3, [r3, #0]
 80147ac:	2b02      	cmp	r3, #2
 80147ae:	d804      	bhi.n	80147ba <USBH_MSC_ClassRequest+0x60>
 80147b0:	68bb      	ldr	r3, [r7, #8]
 80147b2:	781b      	ldrb	r3, [r3, #0]
 80147b4:	3301      	adds	r3, #1
 80147b6:	b2da      	uxtb	r2, r3
 80147b8:	e000      	b.n	80147bc <USBH_MSC_ClassRequest+0x62>
 80147ba:	2202      	movs	r2, #2
 80147bc:	68bb      	ldr	r3, [r7, #8]
 80147be:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 80147c0:	2300      	movs	r3, #0
 80147c2:	73bb      	strb	r3, [r7, #14]
 80147c4:	e014      	b.n	80147f0 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 80147c6:	7bbb      	ldrb	r3, [r7, #14]
 80147c8:	68ba      	ldr	r2, [r7, #8]
 80147ca:	2134      	movs	r1, #52	; 0x34
 80147cc:	fb01 f303 	mul.w	r3, r1, r3
 80147d0:	4413      	add	r3, r2
 80147d2:	3392      	adds	r3, #146	; 0x92
 80147d4:	2202      	movs	r2, #2
 80147d6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 80147d8:	7bbb      	ldrb	r3, [r7, #14]
 80147da:	68ba      	ldr	r2, [r7, #8]
 80147dc:	2134      	movs	r1, #52	; 0x34
 80147de:	fb01 f303 	mul.w	r3, r1, r3
 80147e2:	4413      	add	r3, r2
 80147e4:	33c1      	adds	r3, #193	; 0xc1
 80147e6:	2200      	movs	r2, #0
 80147e8:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 80147ea:	7bbb      	ldrb	r3, [r7, #14]
 80147ec:	3301      	adds	r3, #1
 80147ee:	73bb      	strb	r3, [r7, #14]
 80147f0:	68bb      	ldr	r3, [r7, #8]
 80147f2:	781b      	ldrb	r3, [r3, #0]
 80147f4:	7bba      	ldrb	r2, [r7, #14]
 80147f6:	429a      	cmp	r2, r3
 80147f8:	d3e5      	bcc.n	80147c6 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 80147fa:	e00d      	b.n	8014818 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 80147fc:	2100      	movs	r1, #0
 80147fe:	6878      	ldr	r0, [r7, #4]
 8014800:	f002 f859 	bl	80168b6 <USBH_ClrFeature>
 8014804:	4603      	mov	r3, r0
 8014806:	2b00      	cmp	r3, #0
 8014808:	d108      	bne.n	801481c <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 801480a:	68bb      	ldr	r3, [r7, #8]
 801480c:	7bda      	ldrb	r2, [r3, #15]
 801480e:	68bb      	ldr	r3, [r7, #8]
 8014810:	739a      	strb	r2, [r3, #14]
      }
      break;
 8014812:	e003      	b.n	801481c <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8014814:	bf00      	nop
 8014816:	e002      	b.n	801481e <USBH_MSC_ClassRequest+0xc4>
      break;
 8014818:	bf00      	nop
 801481a:	e000      	b.n	801481e <USBH_MSC_ClassRequest+0xc4>
      break;
 801481c:	bf00      	nop
  }

  return status;
 801481e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014820:	4618      	mov	r0, r3
 8014822:	3710      	adds	r7, #16
 8014824:	46bd      	mov	sp, r7
 8014826:	bd80      	pop	{r7, pc}

08014828 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b086      	sub	sp, #24
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014836:	69db      	ldr	r3, [r3, #28]
 8014838:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 801483a:	2301      	movs	r3, #1
 801483c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 801483e:	2301      	movs	r3, #1
 8014840:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8014842:	2301      	movs	r3, #1
 8014844:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8014846:	693b      	ldr	r3, [r7, #16]
 8014848:	7b1b      	ldrb	r3, [r3, #12]
 801484a:	2b00      	cmp	r3, #0
 801484c:	d003      	beq.n	8014856 <USBH_MSC_Process+0x2e>
 801484e:	2b01      	cmp	r3, #1
 8014850:	f000 8271 	beq.w	8014d36 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8014854:	e272      	b.n	8014d3c <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8014856:	693b      	ldr	r3, [r7, #16]
 8014858:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 801485c:	693b      	ldr	r3, [r7, #16]
 801485e:	781b      	ldrb	r3, [r3, #0]
 8014860:	b29b      	uxth	r3, r3
 8014862:	429a      	cmp	r2, r3
 8014864:	f080 824f 	bcs.w	8014d06 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8014868:	693b      	ldr	r3, [r7, #16]
 801486a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 801486e:	4619      	mov	r1, r3
 8014870:	693a      	ldr	r2, [r7, #16]
 8014872:	2334      	movs	r3, #52	; 0x34
 8014874:	fb01 f303 	mul.w	r3, r1, r3
 8014878:	4413      	add	r3, r2
 801487a:	3391      	adds	r3, #145	; 0x91
 801487c:	2201      	movs	r2, #1
 801487e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8014880:	693b      	ldr	r3, [r7, #16]
 8014882:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014886:	4619      	mov	r1, r3
 8014888:	693a      	ldr	r2, [r7, #16]
 801488a:	2334      	movs	r3, #52	; 0x34
 801488c:	fb01 f303 	mul.w	r3, r1, r3
 8014890:	4413      	add	r3, r2
 8014892:	3390      	adds	r3, #144	; 0x90
 8014894:	781b      	ldrb	r3, [r3, #0]
 8014896:	2b08      	cmp	r3, #8
 8014898:	f200 8243 	bhi.w	8014d22 <USBH_MSC_Process+0x4fa>
 801489c:	a201      	add	r2, pc, #4	; (adr r2, 80148a4 <USBH_MSC_Process+0x7c>)
 801489e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148a2:	bf00      	nop
 80148a4:	080148c9 	.word	0x080148c9
 80148a8:	08014d23 	.word	0x08014d23
 80148ac:	08014991 	.word	0x08014991
 80148b0:	08014b15 	.word	0x08014b15
 80148b4:	080148ef 	.word	0x080148ef
 80148b8:	08014be1 	.word	0x08014be1
 80148bc:	08014d23 	.word	0x08014d23
 80148c0:	08014d23 	.word	0x08014d23
 80148c4:	08014cf5 	.word	0x08014cf5
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80148ce:	4619      	mov	r1, r3
 80148d0:	693a      	ldr	r2, [r7, #16]
 80148d2:	2334      	movs	r3, #52	; 0x34
 80148d4:	fb01 f303 	mul.w	r3, r1, r3
 80148d8:	4413      	add	r3, r2
 80148da:	3390      	adds	r3, #144	; 0x90
 80148dc:	2204      	movs	r2, #4
 80148de:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 80148e6:	693b      	ldr	r3, [r7, #16]
 80148e8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 80148ec:	e222      	b.n	8014d34 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 80148ee:	693b      	ldr	r3, [r7, #16]
 80148f0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80148f4:	b2d9      	uxtb	r1, r3
 80148f6:	693b      	ldr	r3, [r7, #16]
 80148f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80148fc:	461a      	mov	r2, r3
 80148fe:	2334      	movs	r3, #52	; 0x34
 8014900:	fb02 f303 	mul.w	r3, r2, r3
 8014904:	3398      	adds	r3, #152	; 0x98
 8014906:	693a      	ldr	r2, [r7, #16]
 8014908:	4413      	add	r3, r2
 801490a:	3307      	adds	r3, #7
 801490c:	461a      	mov	r2, r3
 801490e:	6878      	ldr	r0, [r7, #4]
 8014910:	f000 ff44 	bl	801579c <USBH_MSC_SCSI_Inquiry>
 8014914:	4603      	mov	r3, r0
 8014916:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8014918:	7bfb      	ldrb	r3, [r7, #15]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d10b      	bne.n	8014936 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 801491e:	693b      	ldr	r3, [r7, #16]
 8014920:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014924:	4619      	mov	r1, r3
 8014926:	693a      	ldr	r2, [r7, #16]
 8014928:	2334      	movs	r3, #52	; 0x34
 801492a:	fb01 f303 	mul.w	r3, r1, r3
 801492e:	4413      	add	r3, r2
 8014930:	3390      	adds	r3, #144	; 0x90
 8014932:	2202      	movs	r2, #2
 8014934:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8014936:	7bfb      	ldrb	r3, [r7, #15]
 8014938:	2b02      	cmp	r3, #2
 801493a:	d10c      	bne.n	8014956 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 801493c:	693b      	ldr	r3, [r7, #16]
 801493e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014942:	4619      	mov	r1, r3
 8014944:	693a      	ldr	r2, [r7, #16]
 8014946:	2334      	movs	r3, #52	; 0x34
 8014948:	fb01 f303 	mul.w	r3, r1, r3
 801494c:	4413      	add	r3, r2
 801494e:	3390      	adds	r3, #144	; 0x90
 8014950:	2205      	movs	r2, #5
 8014952:	701a      	strb	r2, [r3, #0]
            break;
 8014954:	e1e7      	b.n	8014d26 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014956:	7bfb      	ldrb	r3, [r7, #15]
 8014958:	2b04      	cmp	r3, #4
 801495a:	f040 81e4 	bne.w	8014d26 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 801495e:	693b      	ldr	r3, [r7, #16]
 8014960:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014964:	4619      	mov	r1, r3
 8014966:	693a      	ldr	r2, [r7, #16]
 8014968:	2334      	movs	r3, #52	; 0x34
 801496a:	fb01 f303 	mul.w	r3, r1, r3
 801496e:	4413      	add	r3, r2
 8014970:	3390      	adds	r3, #144	; 0x90
 8014972:	2201      	movs	r2, #1
 8014974:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014976:	693b      	ldr	r3, [r7, #16]
 8014978:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 801497c:	4619      	mov	r1, r3
 801497e:	693a      	ldr	r2, [r7, #16]
 8014980:	2334      	movs	r3, #52	; 0x34
 8014982:	fb01 f303 	mul.w	r3, r1, r3
 8014986:	4413      	add	r3, r2
 8014988:	3391      	adds	r3, #145	; 0x91
 801498a:	2202      	movs	r2, #2
 801498c:	701a      	strb	r2, [r3, #0]
            break;
 801498e:	e1ca      	b.n	8014d26 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8014990:	693b      	ldr	r3, [r7, #16]
 8014992:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014996:	b2db      	uxtb	r3, r3
 8014998:	4619      	mov	r1, r3
 801499a:	6878      	ldr	r0, [r7, #4]
 801499c:	f000 fe40 	bl	8015620 <USBH_MSC_SCSI_TestUnitReady>
 80149a0:	4603      	mov	r3, r0
 80149a2:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 80149a4:	7bbb      	ldrb	r3, [r7, #14]
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d149      	bne.n	8014a3e <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 80149aa:	693b      	ldr	r3, [r7, #16]
 80149ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80149b0:	4619      	mov	r1, r3
 80149b2:	693a      	ldr	r2, [r7, #16]
 80149b4:	2334      	movs	r3, #52	; 0x34
 80149b6:	fb01 f303 	mul.w	r3, r1, r3
 80149ba:	4413      	add	r3, r2
 80149bc:	3392      	adds	r3, #146	; 0x92
 80149be:	781b      	ldrb	r3, [r3, #0]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d00c      	beq.n	80149de <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 80149c4:	693b      	ldr	r3, [r7, #16]
 80149c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80149ca:	4619      	mov	r1, r3
 80149cc:	693a      	ldr	r2, [r7, #16]
 80149ce:	2334      	movs	r3, #52	; 0x34
 80149d0:	fb01 f303 	mul.w	r3, r1, r3
 80149d4:	4413      	add	r3, r2
 80149d6:	33c1      	adds	r3, #193	; 0xc1
 80149d8:	2201      	movs	r2, #1
 80149da:	701a      	strb	r2, [r3, #0]
 80149dc:	e00b      	b.n	80149f6 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 80149de:	693b      	ldr	r3, [r7, #16]
 80149e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80149e4:	4619      	mov	r1, r3
 80149e6:	693a      	ldr	r2, [r7, #16]
 80149e8:	2334      	movs	r3, #52	; 0x34
 80149ea:	fb01 f303 	mul.w	r3, r1, r3
 80149ee:	4413      	add	r3, r2
 80149f0:	33c1      	adds	r3, #193	; 0xc1
 80149f2:	2200      	movs	r2, #0
 80149f4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 80149f6:	693b      	ldr	r3, [r7, #16]
 80149f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80149fc:	4619      	mov	r1, r3
 80149fe:	693a      	ldr	r2, [r7, #16]
 8014a00:	2334      	movs	r3, #52	; 0x34
 8014a02:	fb01 f303 	mul.w	r3, r1, r3
 8014a06:	4413      	add	r3, r2
 8014a08:	3390      	adds	r3, #144	; 0x90
 8014a0a:	2203      	movs	r2, #3
 8014a0c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8014a0e:	693b      	ldr	r3, [r7, #16]
 8014a10:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a14:	4619      	mov	r1, r3
 8014a16:	693a      	ldr	r2, [r7, #16]
 8014a18:	2334      	movs	r3, #52	; 0x34
 8014a1a:	fb01 f303 	mul.w	r3, r1, r3
 8014a1e:	4413      	add	r3, r2
 8014a20:	3391      	adds	r3, #145	; 0x91
 8014a22:	2200      	movs	r2, #0
 8014a24:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8014a26:	693b      	ldr	r3, [r7, #16]
 8014a28:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a2c:	4619      	mov	r1, r3
 8014a2e:	693a      	ldr	r2, [r7, #16]
 8014a30:	2334      	movs	r3, #52	; 0x34
 8014a32:	fb01 f303 	mul.w	r3, r1, r3
 8014a36:	4413      	add	r3, r2
 8014a38:	3392      	adds	r3, #146	; 0x92
 8014a3a:	2200      	movs	r2, #0
 8014a3c:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8014a3e:	7bbb      	ldrb	r3, [r7, #14]
 8014a40:	2b02      	cmp	r3, #2
 8014a42:	d14a      	bne.n	8014ada <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8014a44:	693b      	ldr	r3, [r7, #16]
 8014a46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a4a:	4619      	mov	r1, r3
 8014a4c:	693a      	ldr	r2, [r7, #16]
 8014a4e:	2334      	movs	r3, #52	; 0x34
 8014a50:	fb01 f303 	mul.w	r3, r1, r3
 8014a54:	4413      	add	r3, r2
 8014a56:	3392      	adds	r3, #146	; 0x92
 8014a58:	781b      	ldrb	r3, [r3, #0]
 8014a5a:	2b02      	cmp	r3, #2
 8014a5c:	d00c      	beq.n	8014a78 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8014a5e:	693b      	ldr	r3, [r7, #16]
 8014a60:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a64:	4619      	mov	r1, r3
 8014a66:	693a      	ldr	r2, [r7, #16]
 8014a68:	2334      	movs	r3, #52	; 0x34
 8014a6a:	fb01 f303 	mul.w	r3, r1, r3
 8014a6e:	4413      	add	r3, r2
 8014a70:	33c1      	adds	r3, #193	; 0xc1
 8014a72:	2201      	movs	r2, #1
 8014a74:	701a      	strb	r2, [r3, #0]
 8014a76:	e00b      	b.n	8014a90 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8014a78:	693b      	ldr	r3, [r7, #16]
 8014a7a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a7e:	4619      	mov	r1, r3
 8014a80:	693a      	ldr	r2, [r7, #16]
 8014a82:	2334      	movs	r3, #52	; 0x34
 8014a84:	fb01 f303 	mul.w	r3, r1, r3
 8014a88:	4413      	add	r3, r2
 8014a8a:	33c1      	adds	r3, #193	; 0xc1
 8014a8c:	2200      	movs	r2, #0
 8014a8e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8014a90:	693b      	ldr	r3, [r7, #16]
 8014a92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014a96:	4619      	mov	r1, r3
 8014a98:	693a      	ldr	r2, [r7, #16]
 8014a9a:	2334      	movs	r3, #52	; 0x34
 8014a9c:	fb01 f303 	mul.w	r3, r1, r3
 8014aa0:	4413      	add	r3, r2
 8014aa2:	3390      	adds	r3, #144	; 0x90
 8014aa4:	2205      	movs	r2, #5
 8014aa6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8014aa8:	693b      	ldr	r3, [r7, #16]
 8014aaa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014aae:	4619      	mov	r1, r3
 8014ab0:	693a      	ldr	r2, [r7, #16]
 8014ab2:	2334      	movs	r3, #52	; 0x34
 8014ab4:	fb01 f303 	mul.w	r3, r1, r3
 8014ab8:	4413      	add	r3, r2
 8014aba:	3391      	adds	r3, #145	; 0x91
 8014abc:	2201      	movs	r2, #1
 8014abe:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8014ac0:	693b      	ldr	r3, [r7, #16]
 8014ac2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ac6:	4619      	mov	r1, r3
 8014ac8:	693a      	ldr	r2, [r7, #16]
 8014aca:	2334      	movs	r3, #52	; 0x34
 8014acc:	fb01 f303 	mul.w	r3, r1, r3
 8014ad0:	4413      	add	r3, r2
 8014ad2:	3392      	adds	r3, #146	; 0x92
 8014ad4:	2202      	movs	r2, #2
 8014ad6:	701a      	strb	r2, [r3, #0]
            break;
 8014ad8:	e127      	b.n	8014d2a <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8014ada:	7bbb      	ldrb	r3, [r7, #14]
 8014adc:	2b04      	cmp	r3, #4
 8014ade:	f040 8124 	bne.w	8014d2a <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014ae2:	693b      	ldr	r3, [r7, #16]
 8014ae4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ae8:	4619      	mov	r1, r3
 8014aea:	693a      	ldr	r2, [r7, #16]
 8014aec:	2334      	movs	r3, #52	; 0x34
 8014aee:	fb01 f303 	mul.w	r3, r1, r3
 8014af2:	4413      	add	r3, r2
 8014af4:	3390      	adds	r3, #144	; 0x90
 8014af6:	2201      	movs	r2, #1
 8014af8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014afa:	693b      	ldr	r3, [r7, #16]
 8014afc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b00:	4619      	mov	r1, r3
 8014b02:	693a      	ldr	r2, [r7, #16]
 8014b04:	2334      	movs	r3, #52	; 0x34
 8014b06:	fb01 f303 	mul.w	r3, r1, r3
 8014b0a:	4413      	add	r3, r2
 8014b0c:	3391      	adds	r3, #145	; 0x91
 8014b0e:	2202      	movs	r2, #2
 8014b10:	701a      	strb	r2, [r3, #0]
            break;
 8014b12:	e10a      	b.n	8014d2a <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8014b14:	693b      	ldr	r3, [r7, #16]
 8014b16:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b1a:	b2d9      	uxtb	r1, r3
 8014b1c:	693b      	ldr	r3, [r7, #16]
 8014b1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b22:	461a      	mov	r2, r3
 8014b24:	2334      	movs	r3, #52	; 0x34
 8014b26:	fb02 f303 	mul.w	r3, r2, r3
 8014b2a:	3390      	adds	r3, #144	; 0x90
 8014b2c:	693a      	ldr	r2, [r7, #16]
 8014b2e:	4413      	add	r3, r2
 8014b30:	3304      	adds	r3, #4
 8014b32:	461a      	mov	r2, r3
 8014b34:	6878      	ldr	r0, [r7, #4]
 8014b36:	f000 fdb6 	bl	80156a6 <USBH_MSC_SCSI_ReadCapacity>
 8014b3a:	4603      	mov	r3, r0
 8014b3c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8014b3e:	7bfb      	ldrb	r3, [r7, #15]
 8014b40:	2b00      	cmp	r3, #0
 8014b42:	d120      	bne.n	8014b86 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014b44:	693b      	ldr	r3, [r7, #16]
 8014b46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b4a:	4619      	mov	r1, r3
 8014b4c:	693a      	ldr	r2, [r7, #16]
 8014b4e:	2334      	movs	r3, #52	; 0x34
 8014b50:	fb01 f303 	mul.w	r3, r1, r3
 8014b54:	4413      	add	r3, r2
 8014b56:	3390      	adds	r3, #144	; 0x90
 8014b58:	2201      	movs	r2, #1
 8014b5a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8014b5c:	693b      	ldr	r3, [r7, #16]
 8014b5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b62:	4619      	mov	r1, r3
 8014b64:	693a      	ldr	r2, [r7, #16]
 8014b66:	2334      	movs	r3, #52	; 0x34
 8014b68:	fb01 f303 	mul.w	r3, r1, r3
 8014b6c:	4413      	add	r3, r2
 8014b6e:	3391      	adds	r3, #145	; 0x91
 8014b70:	2200      	movs	r2, #0
 8014b72:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8014b74:	693b      	ldr	r3, [r7, #16]
 8014b76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b7a:	3301      	adds	r3, #1
 8014b7c:	b29a      	uxth	r2, r3
 8014b7e:	693b      	ldr	r3, [r7, #16]
 8014b80:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8014b84:	e0d3      	b.n	8014d2e <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 8014b86:	7bfb      	ldrb	r3, [r7, #15]
 8014b88:	2b02      	cmp	r3, #2
 8014b8a:	d10c      	bne.n	8014ba6 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014b92:	4619      	mov	r1, r3
 8014b94:	693a      	ldr	r2, [r7, #16]
 8014b96:	2334      	movs	r3, #52	; 0x34
 8014b98:	fb01 f303 	mul.w	r3, r1, r3
 8014b9c:	4413      	add	r3, r2
 8014b9e:	3390      	adds	r3, #144	; 0x90
 8014ba0:	2205      	movs	r2, #5
 8014ba2:	701a      	strb	r2, [r3, #0]
            break;
 8014ba4:	e0c3      	b.n	8014d2e <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014ba6:	7bfb      	ldrb	r3, [r7, #15]
 8014ba8:	2b04      	cmp	r3, #4
 8014baa:	f040 80c0 	bne.w	8014d2e <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014bae:	693b      	ldr	r3, [r7, #16]
 8014bb0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014bb4:	4619      	mov	r1, r3
 8014bb6:	693a      	ldr	r2, [r7, #16]
 8014bb8:	2334      	movs	r3, #52	; 0x34
 8014bba:	fb01 f303 	mul.w	r3, r1, r3
 8014bbe:	4413      	add	r3, r2
 8014bc0:	3390      	adds	r3, #144	; 0x90
 8014bc2:	2201      	movs	r2, #1
 8014bc4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014bc6:	693b      	ldr	r3, [r7, #16]
 8014bc8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014bcc:	4619      	mov	r1, r3
 8014bce:	693a      	ldr	r2, [r7, #16]
 8014bd0:	2334      	movs	r3, #52	; 0x34
 8014bd2:	fb01 f303 	mul.w	r3, r1, r3
 8014bd6:	4413      	add	r3, r2
 8014bd8:	3391      	adds	r3, #145	; 0x91
 8014bda:	2202      	movs	r2, #2
 8014bdc:	701a      	strb	r2, [r3, #0]
            break;
 8014bde:	e0a6      	b.n	8014d2e <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8014be0:	693b      	ldr	r3, [r7, #16]
 8014be2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014be6:	b2d9      	uxtb	r1, r3
 8014be8:	693b      	ldr	r3, [r7, #16]
 8014bea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014bee:	461a      	mov	r2, r3
 8014bf0:	2334      	movs	r3, #52	; 0x34
 8014bf2:	fb02 f303 	mul.w	r3, r2, r3
 8014bf6:	3398      	adds	r3, #152	; 0x98
 8014bf8:	693a      	ldr	r2, [r7, #16]
 8014bfa:	4413      	add	r3, r2
 8014bfc:	3304      	adds	r3, #4
 8014bfe:	461a      	mov	r2, r3
 8014c00:	6878      	ldr	r0, [r7, #4]
 8014c02:	f000 fe70 	bl	80158e6 <USBH_MSC_SCSI_RequestSense>
 8014c06:	4603      	mov	r3, r0
 8014c08:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8014c0a:	7bfb      	ldrb	r3, [r7, #15]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d145      	bne.n	8014c9c <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8014c10:	693b      	ldr	r3, [r7, #16]
 8014c12:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c16:	4619      	mov	r1, r3
 8014c18:	693a      	ldr	r2, [r7, #16]
 8014c1a:	2334      	movs	r3, #52	; 0x34
 8014c1c:	fb01 f303 	mul.w	r3, r1, r3
 8014c20:	4413      	add	r3, r2
 8014c22:	339c      	adds	r3, #156	; 0x9c
 8014c24:	781b      	ldrb	r3, [r3, #0]
 8014c26:	2b06      	cmp	r3, #6
 8014c28:	d00c      	beq.n	8014c44 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8014c2a:	693b      	ldr	r3, [r7, #16]
 8014c2c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c30:	4619      	mov	r1, r3
 8014c32:	693a      	ldr	r2, [r7, #16]
 8014c34:	2334      	movs	r3, #52	; 0x34
 8014c36:	fb01 f303 	mul.w	r3, r1, r3
 8014c3a:	4413      	add	r3, r2
 8014c3c:	339c      	adds	r3, #156	; 0x9c
 8014c3e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8014c40:	2b02      	cmp	r3, #2
 8014c42:	d117      	bne.n	8014c74 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 8014c4a:	693b      	ldr	r3, [r7, #16]
 8014c4c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8014c50:	1ad3      	subs	r3, r2, r3
 8014c52:	f242 720f 	movw	r2, #9999	; 0x270f
 8014c56:	4293      	cmp	r3, r2
 8014c58:	d80c      	bhi.n	8014c74 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8014c5a:	693b      	ldr	r3, [r7, #16]
 8014c5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c60:	4619      	mov	r1, r3
 8014c62:	693a      	ldr	r2, [r7, #16]
 8014c64:	2334      	movs	r3, #52	; 0x34
 8014c66:	fb01 f303 	mul.w	r3, r1, r3
 8014c6a:	4413      	add	r3, r2
 8014c6c:	3390      	adds	r3, #144	; 0x90
 8014c6e:	2202      	movs	r2, #2
 8014c70:	701a      	strb	r2, [r3, #0]
                  break;
 8014c72:	e05f      	b.n	8014d34 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014c74:	693b      	ldr	r3, [r7, #16]
 8014c76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c7a:	4619      	mov	r1, r3
 8014c7c:	693a      	ldr	r2, [r7, #16]
 8014c7e:	2334      	movs	r3, #52	; 0x34
 8014c80:	fb01 f303 	mul.w	r3, r1, r3
 8014c84:	4413      	add	r3, r2
 8014c86:	3390      	adds	r3, #144	; 0x90
 8014c88:	2201      	movs	r2, #1
 8014c8a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8014c8c:	693b      	ldr	r3, [r7, #16]
 8014c8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c92:	3301      	adds	r3, #1
 8014c94:	b29a      	uxth	r2, r3
 8014c96:	693b      	ldr	r3, [r7, #16]
 8014c98:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 8014c9c:	7bfb      	ldrb	r3, [r7, #15]
 8014c9e:	2b02      	cmp	r3, #2
 8014ca0:	d10c      	bne.n	8014cbc <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8014ca2:	693b      	ldr	r3, [r7, #16]
 8014ca4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ca8:	4619      	mov	r1, r3
 8014caa:	693a      	ldr	r2, [r7, #16]
 8014cac:	2334      	movs	r3, #52	; 0x34
 8014cae:	fb01 f303 	mul.w	r3, r1, r3
 8014cb2:	4413      	add	r3, r2
 8014cb4:	3390      	adds	r3, #144	; 0x90
 8014cb6:	2208      	movs	r2, #8
 8014cb8:	701a      	strb	r2, [r3, #0]
            break;
 8014cba:	e03a      	b.n	8014d32 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014cbc:	7bfb      	ldrb	r3, [r7, #15]
 8014cbe:	2b04      	cmp	r3, #4
 8014cc0:	d137      	bne.n	8014d32 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014cc2:	693b      	ldr	r3, [r7, #16]
 8014cc4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014cc8:	4619      	mov	r1, r3
 8014cca:	693a      	ldr	r2, [r7, #16]
 8014ccc:	2334      	movs	r3, #52	; 0x34
 8014cce:	fb01 f303 	mul.w	r3, r1, r3
 8014cd2:	4413      	add	r3, r2
 8014cd4:	3390      	adds	r3, #144	; 0x90
 8014cd6:	2201      	movs	r2, #1
 8014cd8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014cda:	693b      	ldr	r3, [r7, #16]
 8014cdc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ce0:	4619      	mov	r1, r3
 8014ce2:	693a      	ldr	r2, [r7, #16]
 8014ce4:	2334      	movs	r3, #52	; 0x34
 8014ce6:	fb01 f303 	mul.w	r3, r1, r3
 8014cea:	4413      	add	r3, r2
 8014cec:	3391      	adds	r3, #145	; 0x91
 8014cee:	2202      	movs	r2, #2
 8014cf0:	701a      	strb	r2, [r3, #0]
            break;
 8014cf2:	e01e      	b.n	8014d32 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 8014cf4:	693b      	ldr	r3, [r7, #16]
 8014cf6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014cfa:	3301      	adds	r3, #1
 8014cfc:	b29a      	uxth	r2, r3
 8014cfe:	693b      	ldr	r3, [r7, #16]
 8014d00:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8014d04:	e016      	b.n	8014d34 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 8014d06:	693b      	ldr	r3, [r7, #16]
 8014d08:	2200      	movs	r2, #0
 8014d0a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 8014d0e:	693b      	ldr	r3, [r7, #16]
 8014d10:	2201      	movs	r2, #1
 8014d12:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8014d1a:	2102      	movs	r1, #2
 8014d1c:	6878      	ldr	r0, [r7, #4]
 8014d1e:	4798      	blx	r3
      break;
 8014d20:	e00c      	b.n	8014d3c <USBH_MSC_Process+0x514>
            break;
 8014d22:	bf00      	nop
 8014d24:	e00a      	b.n	8014d3c <USBH_MSC_Process+0x514>
            break;
 8014d26:	bf00      	nop
 8014d28:	e008      	b.n	8014d3c <USBH_MSC_Process+0x514>
            break;
 8014d2a:	bf00      	nop
 8014d2c:	e006      	b.n	8014d3c <USBH_MSC_Process+0x514>
            break;
 8014d2e:	bf00      	nop
 8014d30:	e004      	b.n	8014d3c <USBH_MSC_Process+0x514>
            break;
 8014d32:	bf00      	nop
      break;
 8014d34:	e002      	b.n	8014d3c <USBH_MSC_Process+0x514>
      error = USBH_OK;
 8014d36:	2300      	movs	r3, #0
 8014d38:	75fb      	strb	r3, [r7, #23]
      break;
 8014d3a:	bf00      	nop
  }
  return error;
 8014d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d3e:	4618      	mov	r0, r3
 8014d40:	3718      	adds	r7, #24
 8014d42:	46bd      	mov	sp, r7
 8014d44:	bd80      	pop	{r7, pc}
 8014d46:	bf00      	nop

08014d48 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8014d48:	b480      	push	{r7}
 8014d4a:	b083      	sub	sp, #12
 8014d4c:	af00      	add	r7, sp, #0
 8014d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8014d50:	2300      	movs	r3, #0
}
 8014d52:	4618      	mov	r0, r3
 8014d54:	370c      	adds	r7, #12
 8014d56:	46bd      	mov	sp, r7
 8014d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5c:	4770      	bx	lr

08014d5e <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8014d5e:	b580      	push	{r7, lr}
 8014d60:	b088      	sub	sp, #32
 8014d62:	af02      	add	r7, sp, #8
 8014d64:	6078      	str	r0, [r7, #4]
 8014d66:	460b      	mov	r3, r1
 8014d68:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014d70:	69db      	ldr	r3, [r3, #28]
 8014d72:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8014d74:	2301      	movs	r3, #1
 8014d76:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8014d78:	2301      	movs	r3, #1
 8014d7a:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8014d7c:	78fb      	ldrb	r3, [r7, #3]
 8014d7e:	693a      	ldr	r2, [r7, #16]
 8014d80:	2134      	movs	r1, #52	; 0x34
 8014d82:	fb01 f303 	mul.w	r3, r1, r3
 8014d86:	4413      	add	r3, r2
 8014d88:	3390      	adds	r3, #144	; 0x90
 8014d8a:	781b      	ldrb	r3, [r3, #0]
 8014d8c:	2b07      	cmp	r3, #7
 8014d8e:	d03c      	beq.n	8014e0a <USBH_MSC_RdWrProcess+0xac>
 8014d90:	2b07      	cmp	r3, #7
 8014d92:	f300 80a7 	bgt.w	8014ee4 <USBH_MSC_RdWrProcess+0x186>
 8014d96:	2b05      	cmp	r3, #5
 8014d98:	d06c      	beq.n	8014e74 <USBH_MSC_RdWrProcess+0x116>
 8014d9a:	2b06      	cmp	r3, #6
 8014d9c:	f040 80a2 	bne.w	8014ee4 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 8014da0:	78f9      	ldrb	r1, [r7, #3]
 8014da2:	2300      	movs	r3, #0
 8014da4:	9300      	str	r3, [sp, #0]
 8014da6:	2300      	movs	r3, #0
 8014da8:	2200      	movs	r2, #0
 8014daa:	6878      	ldr	r0, [r7, #4]
 8014dac:	f000 fe7f 	bl	8015aae <USBH_MSC_SCSI_Read>
 8014db0:	4603      	mov	r3, r0
 8014db2:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8014db4:	7bfb      	ldrb	r3, [r7, #15]
 8014db6:	2b00      	cmp	r3, #0
 8014db8:	d10b      	bne.n	8014dd2 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8014dba:	78fb      	ldrb	r3, [r7, #3]
 8014dbc:	693a      	ldr	r2, [r7, #16]
 8014dbe:	2134      	movs	r1, #52	; 0x34
 8014dc0:	fb01 f303 	mul.w	r3, r1, r3
 8014dc4:	4413      	add	r3, r2
 8014dc6:	3390      	adds	r3, #144	; 0x90
 8014dc8:	2201      	movs	r2, #1
 8014dca:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8014dcc:	2300      	movs	r3, #0
 8014dce:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014dd0:	e08a      	b.n	8014ee8 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 8014dd2:	7bfb      	ldrb	r3, [r7, #15]
 8014dd4:	2b02      	cmp	r3, #2
 8014dd6:	d109      	bne.n	8014dec <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8014dd8:	78fb      	ldrb	r3, [r7, #3]
 8014dda:	693a      	ldr	r2, [r7, #16]
 8014ddc:	2134      	movs	r1, #52	; 0x34
 8014dde:	fb01 f303 	mul.w	r3, r1, r3
 8014de2:	4413      	add	r3, r2
 8014de4:	3390      	adds	r3, #144	; 0x90
 8014de6:	2205      	movs	r2, #5
 8014de8:	701a      	strb	r2, [r3, #0]
      break;
 8014dea:	e07d      	b.n	8014ee8 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014dec:	7bfb      	ldrb	r3, [r7, #15]
 8014dee:	2b04      	cmp	r3, #4
 8014df0:	d17a      	bne.n	8014ee8 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8014df2:	78fb      	ldrb	r3, [r7, #3]
 8014df4:	693a      	ldr	r2, [r7, #16]
 8014df6:	2134      	movs	r1, #52	; 0x34
 8014df8:	fb01 f303 	mul.w	r3, r1, r3
 8014dfc:	4413      	add	r3, r2
 8014dfe:	3390      	adds	r3, #144	; 0x90
 8014e00:	2208      	movs	r2, #8
 8014e02:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8014e04:	2302      	movs	r3, #2
 8014e06:	75fb      	strb	r3, [r7, #23]
      break;
 8014e08:	e06e      	b.n	8014ee8 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 8014e0a:	78f9      	ldrb	r1, [r7, #3]
 8014e0c:	2300      	movs	r3, #0
 8014e0e:	9300      	str	r3, [sp, #0]
 8014e10:	2300      	movs	r3, #0
 8014e12:	2200      	movs	r2, #0
 8014e14:	6878      	ldr	r0, [r7, #4]
 8014e16:	f000 fddf 	bl	80159d8 <USBH_MSC_SCSI_Write>
 8014e1a:	4603      	mov	r3, r0
 8014e1c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8014e1e:	7bfb      	ldrb	r3, [r7, #15]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d10b      	bne.n	8014e3c <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8014e24:	78fb      	ldrb	r3, [r7, #3]
 8014e26:	693a      	ldr	r2, [r7, #16]
 8014e28:	2134      	movs	r1, #52	; 0x34
 8014e2a:	fb01 f303 	mul.w	r3, r1, r3
 8014e2e:	4413      	add	r3, r2
 8014e30:	3390      	adds	r3, #144	; 0x90
 8014e32:	2201      	movs	r2, #1
 8014e34:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8014e36:	2300      	movs	r3, #0
 8014e38:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014e3a:	e057      	b.n	8014eec <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 8014e3c:	7bfb      	ldrb	r3, [r7, #15]
 8014e3e:	2b02      	cmp	r3, #2
 8014e40:	d109      	bne.n	8014e56 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8014e42:	78fb      	ldrb	r3, [r7, #3]
 8014e44:	693a      	ldr	r2, [r7, #16]
 8014e46:	2134      	movs	r1, #52	; 0x34
 8014e48:	fb01 f303 	mul.w	r3, r1, r3
 8014e4c:	4413      	add	r3, r2
 8014e4e:	3390      	adds	r3, #144	; 0x90
 8014e50:	2205      	movs	r2, #5
 8014e52:	701a      	strb	r2, [r3, #0]
      break;
 8014e54:	e04a      	b.n	8014eec <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014e56:	7bfb      	ldrb	r3, [r7, #15]
 8014e58:	2b04      	cmp	r3, #4
 8014e5a:	d147      	bne.n	8014eec <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8014e5c:	78fb      	ldrb	r3, [r7, #3]
 8014e5e:	693a      	ldr	r2, [r7, #16]
 8014e60:	2134      	movs	r1, #52	; 0x34
 8014e62:	fb01 f303 	mul.w	r3, r1, r3
 8014e66:	4413      	add	r3, r2
 8014e68:	3390      	adds	r3, #144	; 0x90
 8014e6a:	2208      	movs	r2, #8
 8014e6c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8014e6e:	2302      	movs	r3, #2
 8014e70:	75fb      	strb	r3, [r7, #23]
      break;
 8014e72:	e03b      	b.n	8014eec <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8014e74:	78fb      	ldrb	r3, [r7, #3]
 8014e76:	2234      	movs	r2, #52	; 0x34
 8014e78:	fb02 f303 	mul.w	r3, r2, r3
 8014e7c:	3398      	adds	r3, #152	; 0x98
 8014e7e:	693a      	ldr	r2, [r7, #16]
 8014e80:	4413      	add	r3, r2
 8014e82:	1d1a      	adds	r2, r3, #4
 8014e84:	78fb      	ldrb	r3, [r7, #3]
 8014e86:	4619      	mov	r1, r3
 8014e88:	6878      	ldr	r0, [r7, #4]
 8014e8a:	f000 fd2c 	bl	80158e6 <USBH_MSC_SCSI_RequestSense>
 8014e8e:	4603      	mov	r3, r0
 8014e90:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8014e92:	7bfb      	ldrb	r3, [r7, #15]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d113      	bne.n	8014ec0 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8014e98:	78fb      	ldrb	r3, [r7, #3]
 8014e9a:	693a      	ldr	r2, [r7, #16]
 8014e9c:	2134      	movs	r1, #52	; 0x34
 8014e9e:	fb01 f303 	mul.w	r3, r1, r3
 8014ea2:	4413      	add	r3, r2
 8014ea4:	3390      	adds	r3, #144	; 0x90
 8014ea6:	2201      	movs	r2, #1
 8014ea8:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8014eaa:	78fb      	ldrb	r3, [r7, #3]
 8014eac:	693a      	ldr	r2, [r7, #16]
 8014eae:	2134      	movs	r1, #52	; 0x34
 8014eb0:	fb01 f303 	mul.w	r3, r1, r3
 8014eb4:	4413      	add	r3, r2
 8014eb6:	3391      	adds	r3, #145	; 0x91
 8014eb8:	2202      	movs	r2, #2
 8014eba:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8014ebc:	2302      	movs	r3, #2
 8014ebe:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 8014ec0:	7bfb      	ldrb	r3, [r7, #15]
 8014ec2:	2b02      	cmp	r3, #2
 8014ec4:	d014      	beq.n	8014ef0 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014ec6:	7bfb      	ldrb	r3, [r7, #15]
 8014ec8:	2b04      	cmp	r3, #4
 8014eca:	d111      	bne.n	8014ef0 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8014ecc:	78fb      	ldrb	r3, [r7, #3]
 8014ece:	693a      	ldr	r2, [r7, #16]
 8014ed0:	2134      	movs	r1, #52	; 0x34
 8014ed2:	fb01 f303 	mul.w	r3, r1, r3
 8014ed6:	4413      	add	r3, r2
 8014ed8:	3390      	adds	r3, #144	; 0x90
 8014eda:	2208      	movs	r2, #8
 8014edc:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8014ede:	2302      	movs	r3, #2
 8014ee0:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8014ee2:	e005      	b.n	8014ef0 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8014ee4:	bf00      	nop
 8014ee6:	e004      	b.n	8014ef2 <USBH_MSC_RdWrProcess+0x194>
      break;
 8014ee8:	bf00      	nop
 8014eea:	e002      	b.n	8014ef2 <USBH_MSC_RdWrProcess+0x194>
      break;
 8014eec:	bf00      	nop
 8014eee:	e000      	b.n	8014ef2 <USBH_MSC_RdWrProcess+0x194>
      break;
 8014ef0:	bf00      	nop

  }
  return error;
 8014ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ef4:	4618      	mov	r0, r3
 8014ef6:	3718      	adds	r7, #24
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	bd80      	pop	{r7, pc}

08014efc <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 8014efc:	b580      	push	{r7, lr}
 8014efe:	b086      	sub	sp, #24
 8014f00:	af00      	add	r7, sp, #0
 8014f02:	60f8      	str	r0, [r7, #12]
 8014f04:	460b      	mov	r3, r1
 8014f06:	607a      	str	r2, [r7, #4]
 8014f08:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014f10:	69db      	ldr	r3, [r3, #28]
 8014f12:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	781b      	ldrb	r3, [r3, #0]
 8014f18:	b2db      	uxtb	r3, r3
 8014f1a:	2b0b      	cmp	r3, #11
 8014f1c:	d10d      	bne.n	8014f3a <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 8014f1e:	7afb      	ldrb	r3, [r7, #11]
 8014f20:	2234      	movs	r2, #52	; 0x34
 8014f22:	fb02 f303 	mul.w	r3, r2, r3
 8014f26:	3390      	adds	r3, #144	; 0x90
 8014f28:	697a      	ldr	r2, [r7, #20]
 8014f2a:	4413      	add	r3, r2
 8014f2c:	2234      	movs	r2, #52	; 0x34
 8014f2e:	4619      	mov	r1, r3
 8014f30:	6878      	ldr	r0, [r7, #4]
 8014f32:	f002 fa01 	bl	8017338 <memcpy>
    return USBH_OK;
 8014f36:	2300      	movs	r3, #0
 8014f38:	e000      	b.n	8014f3c <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 8014f3a:	2302      	movs	r3, #2
  }
}
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	3718      	adds	r7, #24
 8014f40:	46bd      	mov	sp, r7
 8014f42:	bd80      	pop	{r7, pc}

08014f44 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b088      	sub	sp, #32
 8014f48:	af02      	add	r7, sp, #8
 8014f4a:	60f8      	str	r0, [r7, #12]
 8014f4c:	607a      	str	r2, [r7, #4]
 8014f4e:	603b      	str	r3, [r7, #0]
 8014f50:	460b      	mov	r3, r1
 8014f52:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014f5a:	69db      	ldr	r3, [r3, #28]
 8014f5c:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8014f64:	b2db      	uxtb	r3, r3
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d00e      	beq.n	8014f88 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	781b      	ldrb	r3, [r3, #0]
 8014f6e:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8014f70:	2b0b      	cmp	r3, #11
 8014f72:	d109      	bne.n	8014f88 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8014f74:	7afb      	ldrb	r3, [r7, #11]
 8014f76:	697a      	ldr	r2, [r7, #20]
 8014f78:	2134      	movs	r1, #52	; 0x34
 8014f7a:	fb01 f303 	mul.w	r3, r1, r3
 8014f7e:	4413      	add	r3, r2
 8014f80:	3390      	adds	r3, #144	; 0x90
 8014f82:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8014f84:	2b01      	cmp	r3, #1
 8014f86:	d001      	beq.n	8014f8c <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 8014f88:	2302      	movs	r3, #2
 8014f8a:	e040      	b.n	801500e <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 8014f8c:	697b      	ldr	r3, [r7, #20]
 8014f8e:	2206      	movs	r2, #6
 8014f90:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 8014f92:	7afb      	ldrb	r3, [r7, #11]
 8014f94:	697a      	ldr	r2, [r7, #20]
 8014f96:	2134      	movs	r1, #52	; 0x34
 8014f98:	fb01 f303 	mul.w	r3, r1, r3
 8014f9c:	4413      	add	r3, r2
 8014f9e:	3390      	adds	r3, #144	; 0x90
 8014fa0:	2206      	movs	r2, #6
 8014fa2:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8014fa4:	7afb      	ldrb	r3, [r7, #11]
 8014fa6:	b29a      	uxth	r2, r3
 8014fa8:	697b      	ldr	r3, [r7, #20]
 8014faa:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 8014fae:	7af9      	ldrb	r1, [r7, #11]
 8014fb0:	6a3b      	ldr	r3, [r7, #32]
 8014fb2:	9300      	str	r3, [sp, #0]
 8014fb4:	683b      	ldr	r3, [r7, #0]
 8014fb6:	687a      	ldr	r2, [r7, #4]
 8014fb8:	68f8      	ldr	r0, [r7, #12]
 8014fba:	f000 fd78 	bl	8015aae <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 8014fbe:	68fb      	ldr	r3, [r7, #12]
 8014fc0:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8014fc4:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8014fc6:	e016      	b.n	8014ff6 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	1ad2      	subs	r2, r2, r3
 8014fd2:	6a3b      	ldr	r3, [r7, #32]
 8014fd4:	f242 7110 	movw	r1, #10000	; 0x2710
 8014fd8:	fb01 f303 	mul.w	r3, r1, r3
 8014fdc:	429a      	cmp	r2, r3
 8014fde:	d805      	bhi.n	8014fec <USBH_MSC_Read+0xa8>
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8014fe6:	b2db      	uxtb	r3, r3
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d104      	bne.n	8014ff6 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 8014fec:	697b      	ldr	r3, [r7, #20]
 8014fee:	2201      	movs	r2, #1
 8014ff0:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8014ff2:	2302      	movs	r3, #2
 8014ff4:	e00b      	b.n	801500e <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8014ff6:	7afb      	ldrb	r3, [r7, #11]
 8014ff8:	4619      	mov	r1, r3
 8014ffa:	68f8      	ldr	r0, [r7, #12]
 8014ffc:	f7ff feaf 	bl	8014d5e <USBH_MSC_RdWrProcess>
 8015000:	4603      	mov	r3, r0
 8015002:	2b01      	cmp	r3, #1
 8015004:	d0e0      	beq.n	8014fc8 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8015006:	697b      	ldr	r3, [r7, #20]
 8015008:	2201      	movs	r2, #1
 801500a:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 801500c:	2300      	movs	r3, #0
}
 801500e:	4618      	mov	r0, r3
 8015010:	3718      	adds	r7, #24
 8015012:	46bd      	mov	sp, r7
 8015014:	bd80      	pop	{r7, pc}

08015016 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8015016:	b580      	push	{r7, lr}
 8015018:	b088      	sub	sp, #32
 801501a:	af02      	add	r7, sp, #8
 801501c:	60f8      	str	r0, [r7, #12]
 801501e:	607a      	str	r2, [r7, #4]
 8015020:	603b      	str	r3, [r7, #0]
 8015022:	460b      	mov	r3, r1
 8015024:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801502c:	69db      	ldr	r3, [r3, #28]
 801502e:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8015036:	b2db      	uxtb	r3, r3
 8015038:	2b00      	cmp	r3, #0
 801503a:	d00e      	beq.n	801505a <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	781b      	ldrb	r3, [r3, #0]
 8015040:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8015042:	2b0b      	cmp	r3, #11
 8015044:	d109      	bne.n	801505a <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8015046:	7afb      	ldrb	r3, [r7, #11]
 8015048:	697a      	ldr	r2, [r7, #20]
 801504a:	2134      	movs	r1, #52	; 0x34
 801504c:	fb01 f303 	mul.w	r3, r1, r3
 8015050:	4413      	add	r3, r2
 8015052:	3390      	adds	r3, #144	; 0x90
 8015054:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8015056:	2b01      	cmp	r3, #1
 8015058:	d001      	beq.n	801505e <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 801505a:	2302      	movs	r3, #2
 801505c:	e040      	b.n	80150e0 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 801505e:	697b      	ldr	r3, [r7, #20]
 8015060:	2207      	movs	r2, #7
 8015062:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8015064:	7afb      	ldrb	r3, [r7, #11]
 8015066:	697a      	ldr	r2, [r7, #20]
 8015068:	2134      	movs	r1, #52	; 0x34
 801506a:	fb01 f303 	mul.w	r3, r1, r3
 801506e:	4413      	add	r3, r2
 8015070:	3390      	adds	r3, #144	; 0x90
 8015072:	2207      	movs	r2, #7
 8015074:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8015076:	7afb      	ldrb	r3, [r7, #11]
 8015078:	b29a      	uxth	r2, r3
 801507a:	697b      	ldr	r3, [r7, #20]
 801507c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8015080:	7af9      	ldrb	r1, [r7, #11]
 8015082:	6a3b      	ldr	r3, [r7, #32]
 8015084:	9300      	str	r3, [sp, #0]
 8015086:	683b      	ldr	r3, [r7, #0]
 8015088:	687a      	ldr	r2, [r7, #4]
 801508a:	68f8      	ldr	r0, [r7, #12]
 801508c:	f000 fca4 	bl	80159d8 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8015090:	68fb      	ldr	r3, [r7, #12]
 8015092:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8015096:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8015098:	e016      	b.n	80150c8 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 80150a0:	693b      	ldr	r3, [r7, #16]
 80150a2:	1ad2      	subs	r2, r2, r3
 80150a4:	6a3b      	ldr	r3, [r7, #32]
 80150a6:	f242 7110 	movw	r1, #10000	; 0x2710
 80150aa:	fb01 f303 	mul.w	r3, r1, r3
 80150ae:	429a      	cmp	r2, r3
 80150b0:	d805      	bhi.n	80150be <USBH_MSC_Write+0xa8>
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 80150b8:	b2db      	uxtb	r3, r3
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d104      	bne.n	80150c8 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 80150be:	697b      	ldr	r3, [r7, #20]
 80150c0:	2201      	movs	r2, #1
 80150c2:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 80150c4:	2302      	movs	r3, #2
 80150c6:	e00b      	b.n	80150e0 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80150c8:	7afb      	ldrb	r3, [r7, #11]
 80150ca:	4619      	mov	r1, r3
 80150cc:	68f8      	ldr	r0, [r7, #12]
 80150ce:	f7ff fe46 	bl	8014d5e <USBH_MSC_RdWrProcess>
 80150d2:	4603      	mov	r3, r0
 80150d4:	2b01      	cmp	r3, #1
 80150d6:	d0e0      	beq.n	801509a <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80150d8:	697b      	ldr	r3, [r7, #20]
 80150da:	2201      	movs	r2, #1
 80150dc:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 80150de:	2300      	movs	r3, #0
}
 80150e0:	4618      	mov	r0, r3
 80150e2:	3718      	adds	r7, #24
 80150e4:	46bd      	mov	sp, r7
 80150e6:	bd80      	pop	{r7, pc}

080150e8 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 80150e8:	b580      	push	{r7, lr}
 80150ea:	b082      	sub	sp, #8
 80150ec:	af00      	add	r7, sp, #0
 80150ee:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	2221      	movs	r2, #33	; 0x21
 80150f4:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	22ff      	movs	r2, #255	; 0xff
 80150fa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	2200      	movs	r2, #0
 8015100:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	2200      	movs	r2, #0
 8015106:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	2200      	movs	r2, #0
 801510c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 801510e:	2200      	movs	r2, #0
 8015110:	2100      	movs	r1, #0
 8015112:	6878      	ldr	r0, [r7, #4]
 8015114:	f001 fdaf 	bl	8016c76 <USBH_CtlReq>
 8015118:	4603      	mov	r3, r0
}
 801511a:	4618      	mov	r0, r3
 801511c:	3708      	adds	r7, #8
 801511e:	46bd      	mov	sp, r7
 8015120:	bd80      	pop	{r7, pc}

08015122 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8015122:	b580      	push	{r7, lr}
 8015124:	b082      	sub	sp, #8
 8015126:	af00      	add	r7, sp, #0
 8015128:	6078      	str	r0, [r7, #4]
 801512a:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	22a1      	movs	r2, #161	; 0xa1
 8015130:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	22fe      	movs	r2, #254	; 0xfe
 8015136:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	2200      	movs	r2, #0
 801513c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	2200      	movs	r2, #0
 8015142:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	2201      	movs	r2, #1
 8015148:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 801514a:	2201      	movs	r2, #1
 801514c:	6839      	ldr	r1, [r7, #0]
 801514e:	6878      	ldr	r0, [r7, #4]
 8015150:	f001 fd91 	bl	8016c76 <USBH_CtlReq>
 8015154:	4603      	mov	r3, r0
}
 8015156:	4618      	mov	r0, r3
 8015158:	3708      	adds	r7, #8
 801515a:	46bd      	mov	sp, r7
 801515c:	bd80      	pop	{r7, pc}
	...

08015160 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8015160:	b480      	push	{r7}
 8015162:	b085      	sub	sp, #20
 8015164:	af00      	add	r7, sp, #0
 8015166:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801516e:	69db      	ldr	r3, [r3, #28]
 8015170:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	4a09      	ldr	r2, [pc, #36]	; (801519c <USBH_MSC_BOT_Init+0x3c>)
 8015176:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	4a09      	ldr	r2, [pc, #36]	; (80151a0 <USBH_MSC_BOT_Init+0x40>)
 801517c:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	2201      	movs	r2, #1
 8015182:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	2201      	movs	r2, #1
 801518a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 801518e:	2300      	movs	r3, #0
}
 8015190:	4618      	mov	r0, r3
 8015192:	3714      	adds	r7, #20
 8015194:	46bd      	mov	sp, r7
 8015196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801519a:	4770      	bx	lr
 801519c:	43425355 	.word	0x43425355
 80151a0:	20304050 	.word	0x20304050

080151a4 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80151a4:	b580      	push	{r7, lr}
 80151a6:	b088      	sub	sp, #32
 80151a8:	af02      	add	r7, sp, #8
 80151aa:	6078      	str	r0, [r7, #4]
 80151ac:	460b      	mov	r3, r1
 80151ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 80151b0:	2301      	movs	r3, #1
 80151b2:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 80151b4:	2301      	movs	r3, #1
 80151b6:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 80151b8:	2301      	movs	r3, #1
 80151ba:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80151bc:	2300      	movs	r3, #0
 80151be:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80151c6:	69db      	ldr	r3, [r3, #28]
 80151c8:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 80151ca:	2300      	movs	r3, #0
 80151cc:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 80151ce:	693b      	ldr	r3, [r7, #16]
 80151d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80151d4:	3b01      	subs	r3, #1
 80151d6:	2b0a      	cmp	r3, #10
 80151d8:	f200 819e 	bhi.w	8015518 <USBH_MSC_BOT_Process+0x374>
 80151dc:	a201      	add	r2, pc, #4	; (adr r2, 80151e4 <USBH_MSC_BOT_Process+0x40>)
 80151de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151e2:	bf00      	nop
 80151e4:	08015211 	.word	0x08015211
 80151e8:	08015239 	.word	0x08015239
 80151ec:	080152a3 	.word	0x080152a3
 80151f0:	080152c1 	.word	0x080152c1
 80151f4:	08015345 	.word	0x08015345
 80151f8:	08015367 	.word	0x08015367
 80151fc:	080153ff 	.word	0x080153ff
 8015200:	0801541b 	.word	0x0801541b
 8015204:	0801546d 	.word	0x0801546d
 8015208:	0801549d 	.word	0x0801549d
 801520c:	080154ff 	.word	0x080154ff
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8015210:	693b      	ldr	r3, [r7, #16]
 8015212:	78fa      	ldrb	r2, [r7, #3]
 8015214:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8015218:	693b      	ldr	r3, [r7, #16]
 801521a:	2202      	movs	r2, #2
 801521c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8015220:	693b      	ldr	r3, [r7, #16]
 8015222:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8015226:	693b      	ldr	r3, [r7, #16]
 8015228:	795b      	ldrb	r3, [r3, #5]
 801522a:	2201      	movs	r2, #1
 801522c:	9200      	str	r2, [sp, #0]
 801522e:	221f      	movs	r2, #31
 8015230:	6878      	ldr	r0, [r7, #4]
 8015232:	f001 ff2e 	bl	8017092 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 8015236:	e17e      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8015238:	693b      	ldr	r3, [r7, #16]
 801523a:	795b      	ldrb	r3, [r3, #5]
 801523c:	4619      	mov	r1, r3
 801523e:	6878      	ldr	r0, [r7, #4]
 8015240:	f7fe ff4e 	bl	80140e0 <USBH_LL_GetURBState>
 8015244:	4603      	mov	r3, r0
 8015246:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8015248:	7d3b      	ldrb	r3, [r7, #20]
 801524a:	2b01      	cmp	r3, #1
 801524c:	d118      	bne.n	8015280 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 801524e:	693b      	ldr	r3, [r7, #16]
 8015250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015252:	2b00      	cmp	r3, #0
 8015254:	d00f      	beq.n	8015276 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8015256:	693b      	ldr	r3, [r7, #16]
 8015258:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801525c:	b25b      	sxtb	r3, r3
 801525e:	2b00      	cmp	r3, #0
 8015260:	da04      	bge.n	801526c <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8015262:	693b      	ldr	r3, [r7, #16]
 8015264:	2203      	movs	r2, #3
 8015266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 801526a:	e157      	b.n	801551c <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 801526c:	693b      	ldr	r3, [r7, #16]
 801526e:	2205      	movs	r2, #5
 8015270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015274:	e152      	b.n	801551c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8015276:	693b      	ldr	r3, [r7, #16]
 8015278:	2207      	movs	r2, #7
 801527a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801527e:	e14d      	b.n	801551c <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8015280:	7d3b      	ldrb	r3, [r7, #20]
 8015282:	2b02      	cmp	r3, #2
 8015284:	d104      	bne.n	8015290 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015286:	693b      	ldr	r3, [r7, #16]
 8015288:	2201      	movs	r2, #1
 801528a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801528e:	e145      	b.n	801551c <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8015290:	7d3b      	ldrb	r3, [r7, #20]
 8015292:	2b05      	cmp	r3, #5
 8015294:	f040 8142 	bne.w	801551c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8015298:	693b      	ldr	r3, [r7, #16]
 801529a:	220a      	movs	r2, #10
 801529c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80152a0:	e13c      	b.n	801551c <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80152a2:	693b      	ldr	r3, [r7, #16]
 80152a4:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80152a8:	693b      	ldr	r3, [r7, #16]
 80152aa:	895a      	ldrh	r2, [r3, #10]
 80152ac:	693b      	ldr	r3, [r7, #16]
 80152ae:	791b      	ldrb	r3, [r3, #4]
 80152b0:	6878      	ldr	r0, [r7, #4]
 80152b2:	f001 ff13 	bl	80170dc <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 80152b6:	693b      	ldr	r3, [r7, #16]
 80152b8:	2204      	movs	r2, #4
 80152ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 80152be:	e13a      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80152c0:	693b      	ldr	r3, [r7, #16]
 80152c2:	791b      	ldrb	r3, [r3, #4]
 80152c4:	4619      	mov	r1, r3
 80152c6:	6878      	ldr	r0, [r7, #4]
 80152c8:	f7fe ff0a 	bl	80140e0 <USBH_LL_GetURBState>
 80152cc:	4603      	mov	r3, r0
 80152ce:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80152d0:	7d3b      	ldrb	r3, [r7, #20]
 80152d2:	2b01      	cmp	r3, #1
 80152d4:	d12d      	bne.n	8015332 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 80152d6:	693b      	ldr	r3, [r7, #16]
 80152d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80152da:	693a      	ldr	r2, [r7, #16]
 80152dc:	8952      	ldrh	r2, [r2, #10]
 80152de:	4293      	cmp	r3, r2
 80152e0:	d910      	bls.n	8015304 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 80152e2:	693b      	ldr	r3, [r7, #16]
 80152e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80152e8:	693a      	ldr	r2, [r7, #16]
 80152ea:	8952      	ldrh	r2, [r2, #10]
 80152ec:	441a      	add	r2, r3
 80152ee:	693b      	ldr	r3, [r7, #16]
 80152f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 80152f4:	693b      	ldr	r3, [r7, #16]
 80152f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80152f8:	693a      	ldr	r2, [r7, #16]
 80152fa:	8952      	ldrh	r2, [r2, #10]
 80152fc:	1a9a      	subs	r2, r3, r2
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	65da      	str	r2, [r3, #92]	; 0x5c
 8015302:	e002      	b.n	801530a <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8015304:	693b      	ldr	r3, [r7, #16]
 8015306:	2200      	movs	r2, #0
 8015308:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 801530a:	693b      	ldr	r3, [r7, #16]
 801530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801530e:	2b00      	cmp	r3, #0
 8015310:	d00a      	beq.n	8015328 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8015312:	693b      	ldr	r3, [r7, #16]
 8015314:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8015318:	693b      	ldr	r3, [r7, #16]
 801531a:	895a      	ldrh	r2, [r3, #10]
 801531c:	693b      	ldr	r3, [r7, #16]
 801531e:	791b      	ldrb	r3, [r3, #4]
 8015320:	6878      	ldr	r0, [r7, #4]
 8015322:	f001 fedb 	bl	80170dc <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 8015326:	e0fb      	b.n	8015520 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8015328:	693b      	ldr	r3, [r7, #16]
 801532a:	2207      	movs	r2, #7
 801532c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015330:	e0f6      	b.n	8015520 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 8015332:	7d3b      	ldrb	r3, [r7, #20]
 8015334:	2b05      	cmp	r3, #5
 8015336:	f040 80f3 	bne.w	8015520 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 801533a:	693b      	ldr	r3, [r7, #16]
 801533c:	2209      	movs	r2, #9
 801533e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015342:	e0ed      	b.n	8015520 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8015344:	693b      	ldr	r3, [r7, #16]
 8015346:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 801534a:	693b      	ldr	r3, [r7, #16]
 801534c:	891a      	ldrh	r2, [r3, #8]
 801534e:	693b      	ldr	r3, [r7, #16]
 8015350:	795b      	ldrb	r3, [r3, #5]
 8015352:	2001      	movs	r0, #1
 8015354:	9000      	str	r0, [sp, #0]
 8015356:	6878      	ldr	r0, [r7, #4]
 8015358:	f001 fe9b 	bl	8017092 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 801535c:	693b      	ldr	r3, [r7, #16]
 801535e:	2206      	movs	r2, #6
 8015360:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015364:	e0e7      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8015366:	693b      	ldr	r3, [r7, #16]
 8015368:	795b      	ldrb	r3, [r3, #5]
 801536a:	4619      	mov	r1, r3
 801536c:	6878      	ldr	r0, [r7, #4]
 801536e:	f7fe feb7 	bl	80140e0 <USBH_LL_GetURBState>
 8015372:	4603      	mov	r3, r0
 8015374:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8015376:	7d3b      	ldrb	r3, [r7, #20]
 8015378:	2b01      	cmp	r3, #1
 801537a:	d12f      	bne.n	80153dc <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 801537c:	693b      	ldr	r3, [r7, #16]
 801537e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015380:	693a      	ldr	r2, [r7, #16]
 8015382:	8912      	ldrh	r2, [r2, #8]
 8015384:	4293      	cmp	r3, r2
 8015386:	d910      	bls.n	80153aa <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8015388:	693b      	ldr	r3, [r7, #16]
 801538a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801538e:	693a      	ldr	r2, [r7, #16]
 8015390:	8912      	ldrh	r2, [r2, #8]
 8015392:	441a      	add	r2, r3
 8015394:	693b      	ldr	r3, [r7, #16]
 8015396:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 801539a:	693b      	ldr	r3, [r7, #16]
 801539c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801539e:	693a      	ldr	r2, [r7, #16]
 80153a0:	8912      	ldrh	r2, [r2, #8]
 80153a2:	1a9a      	subs	r2, r3, r2
 80153a4:	693b      	ldr	r3, [r7, #16]
 80153a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80153a8:	e002      	b.n	80153b0 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80153aa:	693b      	ldr	r3, [r7, #16]
 80153ac:	2200      	movs	r2, #0
 80153ae:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80153b0:	693b      	ldr	r3, [r7, #16]
 80153b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d00c      	beq.n	80153d2 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80153b8:	693b      	ldr	r3, [r7, #16]
 80153ba:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80153be:	693b      	ldr	r3, [r7, #16]
 80153c0:	891a      	ldrh	r2, [r3, #8]
 80153c2:	693b      	ldr	r3, [r7, #16]
 80153c4:	795b      	ldrb	r3, [r3, #5]
 80153c6:	2001      	movs	r0, #1
 80153c8:	9000      	str	r0, [sp, #0]
 80153ca:	6878      	ldr	r0, [r7, #4]
 80153cc:	f001 fe61 	bl	8017092 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 80153d0:	e0a8      	b.n	8015524 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80153d2:	693b      	ldr	r3, [r7, #16]
 80153d4:	2207      	movs	r2, #7
 80153d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80153da:	e0a3      	b.n	8015524 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 80153dc:	7d3b      	ldrb	r3, [r7, #20]
 80153de:	2b02      	cmp	r3, #2
 80153e0:	d104      	bne.n	80153ec <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 80153e2:	693b      	ldr	r3, [r7, #16]
 80153e4:	2205      	movs	r2, #5
 80153e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80153ea:	e09b      	b.n	8015524 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 80153ec:	7d3b      	ldrb	r3, [r7, #20]
 80153ee:	2b05      	cmp	r3, #5
 80153f0:	f040 8098 	bne.w	8015524 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80153f4:	693b      	ldr	r3, [r7, #16]
 80153f6:	220a      	movs	r2, #10
 80153f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80153fc:	e092      	b.n	8015524 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 80153fe:	693b      	ldr	r3, [r7, #16]
 8015400:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8015404:	693b      	ldr	r3, [r7, #16]
 8015406:	791b      	ldrb	r3, [r3, #4]
 8015408:	220d      	movs	r2, #13
 801540a:	6878      	ldr	r0, [r7, #4]
 801540c:	f001 fe66 	bl	80170dc <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8015410:	693b      	ldr	r3, [r7, #16]
 8015412:	2208      	movs	r2, #8
 8015414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015418:	e08d      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 801541a:	693b      	ldr	r3, [r7, #16]
 801541c:	791b      	ldrb	r3, [r3, #4]
 801541e:	4619      	mov	r1, r3
 8015420:	6878      	ldr	r0, [r7, #4]
 8015422:	f7fe fe5d 	bl	80140e0 <USBH_LL_GetURBState>
 8015426:	4603      	mov	r3, r0
 8015428:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 801542a:	7d3b      	ldrb	r3, [r7, #20]
 801542c:	2b01      	cmp	r3, #1
 801542e:	d115      	bne.n	801545c <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015430:	693b      	ldr	r3, [r7, #16]
 8015432:	2201      	movs	r2, #1
 8015434:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8015438:	693b      	ldr	r3, [r7, #16]
 801543a:	2201      	movs	r2, #1
 801543c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8015440:	6878      	ldr	r0, [r7, #4]
 8015442:	f000 f8a9 	bl	8015598 <USBH_MSC_DecodeCSW>
 8015446:	4603      	mov	r3, r0
 8015448:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 801544a:	7d7b      	ldrb	r3, [r7, #21]
 801544c:	2b00      	cmp	r3, #0
 801544e:	d102      	bne.n	8015456 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8015450:	2300      	movs	r3, #0
 8015452:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8015454:	e068      	b.n	8015528 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 8015456:	2302      	movs	r3, #2
 8015458:	75fb      	strb	r3, [r7, #23]
      break;
 801545a:	e065      	b.n	8015528 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 801545c:	7d3b      	ldrb	r3, [r7, #20]
 801545e:	2b05      	cmp	r3, #5
 8015460:	d162      	bne.n	8015528 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8015462:	693b      	ldr	r3, [r7, #16]
 8015464:	2209      	movs	r2, #9
 8015466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801546a:	e05d      	b.n	8015528 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 801546c:	78fb      	ldrb	r3, [r7, #3]
 801546e:	2200      	movs	r2, #0
 8015470:	4619      	mov	r1, r3
 8015472:	6878      	ldr	r0, [r7, #4]
 8015474:	f000 f864 	bl	8015540 <USBH_MSC_BOT_Abort>
 8015478:	4603      	mov	r3, r0
 801547a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 801547c:	7dbb      	ldrb	r3, [r7, #22]
 801547e:	2b00      	cmp	r3, #0
 8015480:	d104      	bne.n	801548c <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8015482:	693b      	ldr	r3, [r7, #16]
 8015484:	2207      	movs	r2, #7
 8015486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 801548a:	e04f      	b.n	801552c <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 801548c:	7dbb      	ldrb	r3, [r7, #22]
 801548e:	2b04      	cmp	r3, #4
 8015490:	d14c      	bne.n	801552c <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8015492:	693b      	ldr	r3, [r7, #16]
 8015494:	220b      	movs	r2, #11
 8015496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801549a:	e047      	b.n	801552c <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 801549c:	78fb      	ldrb	r3, [r7, #3]
 801549e:	2201      	movs	r2, #1
 80154a0:	4619      	mov	r1, r3
 80154a2:	6878      	ldr	r0, [r7, #4]
 80154a4:	f000 f84c 	bl	8015540 <USBH_MSC_BOT_Abort>
 80154a8:	4603      	mov	r3, r0
 80154aa:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 80154ac:	7dbb      	ldrb	r3, [r7, #22]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d11d      	bne.n	80154ee <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 80154b2:	693b      	ldr	r3, [r7, #16]
 80154b4:	795b      	ldrb	r3, [r3, #5]
 80154b6:	4619      	mov	r1, r3
 80154b8:	6878      	ldr	r0, [r7, #4]
 80154ba:	f7fe fe62 	bl	8014182 <USBH_LL_GetToggle>
 80154be:	4603      	mov	r3, r0
 80154c0:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 80154c2:	693b      	ldr	r3, [r7, #16]
 80154c4:	7959      	ldrb	r1, [r3, #5]
 80154c6:	7bfb      	ldrb	r3, [r7, #15]
 80154c8:	f1c3 0301 	rsb	r3, r3, #1
 80154cc:	b2db      	uxtb	r3, r3
 80154ce:	461a      	mov	r2, r3
 80154d0:	6878      	ldr	r0, [r7, #4]
 80154d2:	f7fe fe26 	bl	8014122 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80154d6:	693b      	ldr	r3, [r7, #16]
 80154d8:	791b      	ldrb	r3, [r3, #4]
 80154da:	2200      	movs	r2, #0
 80154dc:	4619      	mov	r1, r3
 80154de:	6878      	ldr	r0, [r7, #4]
 80154e0:	f7fe fe1f 	bl	8014122 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 80154e4:	693b      	ldr	r3, [r7, #16]
 80154e6:	2209      	movs	r2, #9
 80154e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 80154ec:	e020      	b.n	8015530 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 80154ee:	7dbb      	ldrb	r3, [r7, #22]
 80154f0:	2b04      	cmp	r3, #4
 80154f2:	d11d      	bne.n	8015530 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80154f4:	693b      	ldr	r3, [r7, #16]
 80154f6:	220b      	movs	r2, #11
 80154f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80154fc:	e018      	b.n	8015530 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 80154fe:	6878      	ldr	r0, [r7, #4]
 8015500:	f7ff fdf2 	bl	80150e8 <USBH_MSC_BOT_REQ_Reset>
 8015504:	4603      	mov	r3, r0
 8015506:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8015508:	7dfb      	ldrb	r3, [r7, #23]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d112      	bne.n	8015534 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 801550e:	693b      	ldr	r3, [r7, #16]
 8015510:	2201      	movs	r2, #1
 8015512:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8015516:	e00d      	b.n	8015534 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8015518:	bf00      	nop
 801551a:	e00c      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 801551c:	bf00      	nop
 801551e:	e00a      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 8015520:	bf00      	nop
 8015522:	e008      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 8015524:	bf00      	nop
 8015526:	e006      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 8015528:	bf00      	nop
 801552a:	e004      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 801552c:	bf00      	nop
 801552e:	e002      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 8015530:	bf00      	nop
 8015532:	e000      	b.n	8015536 <USBH_MSC_BOT_Process+0x392>
      break;
 8015534:	bf00      	nop
  }
  return status;
 8015536:	7dfb      	ldrb	r3, [r7, #23]
}
 8015538:	4618      	mov	r0, r3
 801553a:	3718      	adds	r7, #24
 801553c:	46bd      	mov	sp, r7
 801553e:	bd80      	pop	{r7, pc}

08015540 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8015540:	b580      	push	{r7, lr}
 8015542:	b084      	sub	sp, #16
 8015544:	af00      	add	r7, sp, #0
 8015546:	6078      	str	r0, [r7, #4]
 8015548:	460b      	mov	r3, r1
 801554a:	70fb      	strb	r3, [r7, #3]
 801554c:	4613      	mov	r3, r2
 801554e:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8015550:	2302      	movs	r3, #2
 8015552:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801555a:	69db      	ldr	r3, [r3, #28]
 801555c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 801555e:	78bb      	ldrb	r3, [r7, #2]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d002      	beq.n	801556a <USBH_MSC_BOT_Abort+0x2a>
 8015564:	2b01      	cmp	r3, #1
 8015566:	d009      	beq.n	801557c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8015568:	e011      	b.n	801558e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 801556a:	68bb      	ldr	r3, [r7, #8]
 801556c:	79db      	ldrb	r3, [r3, #7]
 801556e:	4619      	mov	r1, r3
 8015570:	6878      	ldr	r0, [r7, #4]
 8015572:	f001 f9a0 	bl	80168b6 <USBH_ClrFeature>
 8015576:	4603      	mov	r3, r0
 8015578:	73fb      	strb	r3, [r7, #15]
      break;
 801557a:	e008      	b.n	801558e <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 801557c:	68bb      	ldr	r3, [r7, #8]
 801557e:	799b      	ldrb	r3, [r3, #6]
 8015580:	4619      	mov	r1, r3
 8015582:	6878      	ldr	r0, [r7, #4]
 8015584:	f001 f997 	bl	80168b6 <USBH_ClrFeature>
 8015588:	4603      	mov	r3, r0
 801558a:	73fb      	strb	r3, [r7, #15]
      break;
 801558c:	bf00      	nop
  }
  return status;
 801558e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015590:	4618      	mov	r0, r3
 8015592:	3710      	adds	r7, #16
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b084      	sub	sp, #16
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80155a6:	69db      	ldr	r3, [r3, #28]
 80155a8:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 80155aa:	2301      	movs	r3, #1
 80155ac:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 80155ae:	68bb      	ldr	r3, [r7, #8]
 80155b0:	791b      	ldrb	r3, [r3, #4]
 80155b2:	4619      	mov	r1, r3
 80155b4:	6878      	ldr	r0, [r7, #4]
 80155b6:	f7fe fd01 	bl	8013fbc <USBH_LL_GetLastXferSize>
 80155ba:	4603      	mov	r3, r0
 80155bc:	2b0d      	cmp	r3, #13
 80155be:	d002      	beq.n	80155c6 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 80155c0:	2302      	movs	r3, #2
 80155c2:	73fb      	strb	r3, [r7, #15]
 80155c4:	e024      	b.n	8015610 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80155c6:	68bb      	ldr	r3, [r7, #8]
 80155c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80155ca:	4a14      	ldr	r2, [pc, #80]	; (801561c <USBH_MSC_DecodeCSW+0x84>)
 80155cc:	4293      	cmp	r3, r2
 80155ce:	d11d      	bne.n	801560c <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80155d4:	68bb      	ldr	r3, [r7, #8]
 80155d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80155d8:	429a      	cmp	r2, r3
 80155da:	d119      	bne.n	8015610 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 80155dc:	68bb      	ldr	r3, [r7, #8]
 80155de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	d102      	bne.n	80155ec <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 80155e6:	2300      	movs	r3, #0
 80155e8:	73fb      	strb	r3, [r7, #15]
 80155ea:	e011      	b.n	8015610 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 80155ec:	68bb      	ldr	r3, [r7, #8]
 80155ee:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80155f2:	2b01      	cmp	r3, #1
 80155f4:	d102      	bne.n	80155fc <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 80155f6:	2301      	movs	r3, #1
 80155f8:	73fb      	strb	r3, [r7, #15]
 80155fa:	e009      	b.n	8015610 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 80155fc:	68bb      	ldr	r3, [r7, #8]
 80155fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8015602:	2b02      	cmp	r3, #2
 8015604:	d104      	bne.n	8015610 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8015606:	2302      	movs	r3, #2
 8015608:	73fb      	strb	r3, [r7, #15]
 801560a:	e001      	b.n	8015610 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 801560c:	2302      	movs	r3, #2
 801560e:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8015610:	7bfb      	ldrb	r3, [r7, #15]
}
 8015612:	4618      	mov	r0, r3
 8015614:	3710      	adds	r7, #16
 8015616:	46bd      	mov	sp, r7
 8015618:	bd80      	pop	{r7, pc}
 801561a:	bf00      	nop
 801561c:	53425355 	.word	0x53425355

08015620 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8015620:	b580      	push	{r7, lr}
 8015622:	b084      	sub	sp, #16
 8015624:	af00      	add	r7, sp, #0
 8015626:	6078      	str	r0, [r7, #4]
 8015628:	460b      	mov	r3, r1
 801562a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 801562c:	2302      	movs	r3, #2
 801562e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015636:	69db      	ldr	r3, [r3, #28]
 8015638:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 801563a:	68bb      	ldr	r3, [r7, #8]
 801563c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015640:	2b01      	cmp	r3, #1
 8015642:	d002      	beq.n	801564a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8015644:	2b02      	cmp	r3, #2
 8015646:	d021      	beq.n	801568c <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015648:	e028      	b.n	801569c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 801564a:	68bb      	ldr	r3, [r7, #8]
 801564c:	2200      	movs	r2, #0
 801564e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8015650:	68bb      	ldr	r3, [r7, #8]
 8015652:	2200      	movs	r2, #0
 8015654:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015658:	68bb      	ldr	r3, [r7, #8]
 801565a:	220a      	movs	r2, #10
 801565c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015660:	68bb      	ldr	r3, [r7, #8]
 8015662:	3363      	adds	r3, #99	; 0x63
 8015664:	2210      	movs	r2, #16
 8015666:	2100      	movs	r1, #0
 8015668:	4618      	mov	r0, r3
 801566a:	f001 fe73 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 801566e:	68bb      	ldr	r3, [r7, #8]
 8015670:	2200      	movs	r2, #0
 8015672:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015676:	68bb      	ldr	r3, [r7, #8]
 8015678:	2201      	movs	r2, #1
 801567a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 801567e:	68bb      	ldr	r3, [r7, #8]
 8015680:	2202      	movs	r2, #2
 8015682:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8015686:	2301      	movs	r3, #1
 8015688:	73fb      	strb	r3, [r7, #15]
      break;
 801568a:	e007      	b.n	801569c <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 801568c:	78fb      	ldrb	r3, [r7, #3]
 801568e:	4619      	mov	r1, r3
 8015690:	6878      	ldr	r0, [r7, #4]
 8015692:	f7ff fd87 	bl	80151a4 <USBH_MSC_BOT_Process>
 8015696:	4603      	mov	r3, r0
 8015698:	73fb      	strb	r3, [r7, #15]
      break;
 801569a:	bf00      	nop
  }

  return error;
 801569c:	7bfb      	ldrb	r3, [r7, #15]
}
 801569e:	4618      	mov	r0, r3
 80156a0:	3710      	adds	r7, #16
 80156a2:	46bd      	mov	sp, r7
 80156a4:	bd80      	pop	{r7, pc}

080156a6 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 80156a6:	b580      	push	{r7, lr}
 80156a8:	b086      	sub	sp, #24
 80156aa:	af00      	add	r7, sp, #0
 80156ac:	60f8      	str	r0, [r7, #12]
 80156ae:	460b      	mov	r3, r1
 80156b0:	607a      	str	r2, [r7, #4]
 80156b2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 80156b4:	2301      	movs	r3, #1
 80156b6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80156be:	69db      	ldr	r3, [r3, #28]
 80156c0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80156c2:	693b      	ldr	r3, [r7, #16]
 80156c4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80156c8:	2b01      	cmp	r3, #1
 80156ca:	d002      	beq.n	80156d2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80156cc:	2b02      	cmp	r3, #2
 80156ce:	d027      	beq.n	8015720 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 80156d0:	e05f      	b.n	8015792 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80156d2:	693b      	ldr	r3, [r7, #16]
 80156d4:	2208      	movs	r2, #8
 80156d6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80156d8:	693b      	ldr	r3, [r7, #16]
 80156da:	2280      	movs	r2, #128	; 0x80
 80156dc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80156e0:	693b      	ldr	r3, [r7, #16]
 80156e2:	220a      	movs	r2, #10
 80156e4:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80156e8:	693b      	ldr	r3, [r7, #16]
 80156ea:	3363      	adds	r3, #99	; 0x63
 80156ec:	2210      	movs	r2, #16
 80156ee:	2100      	movs	r1, #0
 80156f0:	4618      	mov	r0, r3
 80156f2:	f001 fe2f 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 80156f6:	693b      	ldr	r3, [r7, #16]
 80156f8:	2225      	movs	r2, #37	; 0x25
 80156fa:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80156fe:	693b      	ldr	r3, [r7, #16]
 8015700:	2201      	movs	r2, #1
 8015702:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015706:	693b      	ldr	r3, [r7, #16]
 8015708:	2202      	movs	r2, #2
 801570a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 801570e:	693b      	ldr	r3, [r7, #16]
 8015710:	f103 0210 	add.w	r2, r3, #16
 8015714:	693b      	ldr	r3, [r7, #16]
 8015716:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 801571a:	2301      	movs	r3, #1
 801571c:	75fb      	strb	r3, [r7, #23]
      break;
 801571e:	e038      	b.n	8015792 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015720:	7afb      	ldrb	r3, [r7, #11]
 8015722:	4619      	mov	r1, r3
 8015724:	68f8      	ldr	r0, [r7, #12]
 8015726:	f7ff fd3d 	bl	80151a4 <USBH_MSC_BOT_Process>
 801572a:	4603      	mov	r3, r0
 801572c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 801572e:	7dfb      	ldrb	r3, [r7, #23]
 8015730:	2b00      	cmp	r3, #0
 8015732:	d12d      	bne.n	8015790 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8015734:	693b      	ldr	r3, [r7, #16]
 8015736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801573a:	3303      	adds	r3, #3
 801573c:	781b      	ldrb	r3, [r3, #0]
 801573e:	461a      	mov	r2, r3
 8015740:	693b      	ldr	r3, [r7, #16]
 8015742:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015746:	3302      	adds	r3, #2
 8015748:	781b      	ldrb	r3, [r3, #0]
 801574a:	021b      	lsls	r3, r3, #8
 801574c:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 801574e:	693b      	ldr	r3, [r7, #16]
 8015750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015754:	3301      	adds	r3, #1
 8015756:	781b      	ldrb	r3, [r3, #0]
 8015758:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 801575a:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 801575c:	693b      	ldr	r3, [r7, #16]
 801575e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015762:	781b      	ldrb	r3, [r3, #0]
 8015764:	061b      	lsls	r3, r3, #24
 8015766:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 801576c:	693b      	ldr	r3, [r7, #16]
 801576e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015772:	3307      	adds	r3, #7
 8015774:	781b      	ldrb	r3, [r3, #0]
 8015776:	b29a      	uxth	r2, r3
 8015778:	693b      	ldr	r3, [r7, #16]
 801577a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801577e:	3306      	adds	r3, #6
 8015780:	781b      	ldrb	r3, [r3, #0]
 8015782:	b29b      	uxth	r3, r3
 8015784:	021b      	lsls	r3, r3, #8
 8015786:	b29b      	uxth	r3, r3
 8015788:	4313      	orrs	r3, r2
 801578a:	b29a      	uxth	r2, r3
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	809a      	strh	r2, [r3, #4]
      break;
 8015790:	bf00      	nop
  }

  return error;
 8015792:	7dfb      	ldrb	r3, [r7, #23]
}
 8015794:	4618      	mov	r0, r3
 8015796:	3718      	adds	r7, #24
 8015798:	46bd      	mov	sp, r7
 801579a:	bd80      	pop	{r7, pc}

0801579c <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 801579c:	b580      	push	{r7, lr}
 801579e:	b086      	sub	sp, #24
 80157a0:	af00      	add	r7, sp, #0
 80157a2:	60f8      	str	r0, [r7, #12]
 80157a4:	460b      	mov	r3, r1
 80157a6:	607a      	str	r2, [r7, #4]
 80157a8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 80157aa:	2302      	movs	r3, #2
 80157ac:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80157b4:	69db      	ldr	r3, [r3, #28]
 80157b6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80157b8:	693b      	ldr	r3, [r7, #16]
 80157ba:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80157be:	2b01      	cmp	r3, #1
 80157c0:	d002      	beq.n	80157c8 <USBH_MSC_SCSI_Inquiry+0x2c>
 80157c2:	2b02      	cmp	r3, #2
 80157c4:	d03d      	beq.n	8015842 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 80157c6:	e089      	b.n	80158dc <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 80157c8:	693b      	ldr	r3, [r7, #16]
 80157ca:	2224      	movs	r2, #36	; 0x24
 80157cc:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80157ce:	693b      	ldr	r3, [r7, #16]
 80157d0:	2280      	movs	r2, #128	; 0x80
 80157d2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80157d6:	693b      	ldr	r3, [r7, #16]
 80157d8:	220a      	movs	r2, #10
 80157da:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80157de:	693b      	ldr	r3, [r7, #16]
 80157e0:	3363      	adds	r3, #99	; 0x63
 80157e2:	220a      	movs	r2, #10
 80157e4:	2100      	movs	r1, #0
 80157e6:	4618      	mov	r0, r3
 80157e8:	f001 fdb4 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 80157ec:	693b      	ldr	r3, [r7, #16]
 80157ee:	2212      	movs	r2, #18
 80157f0:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 80157f4:	7afb      	ldrb	r3, [r7, #11]
 80157f6:	015b      	lsls	r3, r3, #5
 80157f8:	b2da      	uxtb	r2, r3
 80157fa:	693b      	ldr	r3, [r7, #16]
 80157fc:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8015800:	693b      	ldr	r3, [r7, #16]
 8015802:	2200      	movs	r2, #0
 8015804:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8015808:	693b      	ldr	r3, [r7, #16]
 801580a:	2200      	movs	r2, #0
 801580c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8015810:	693b      	ldr	r3, [r7, #16]
 8015812:	2224      	movs	r2, #36	; 0x24
 8015814:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8015818:	693b      	ldr	r3, [r7, #16]
 801581a:	2200      	movs	r2, #0
 801581c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015820:	693b      	ldr	r3, [r7, #16]
 8015822:	2201      	movs	r2, #1
 8015824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015828:	693b      	ldr	r3, [r7, #16]
 801582a:	2202      	movs	r2, #2
 801582c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8015830:	693b      	ldr	r3, [r7, #16]
 8015832:	f103 0210 	add.w	r2, r3, #16
 8015836:	693b      	ldr	r3, [r7, #16]
 8015838:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 801583c:	2301      	movs	r3, #1
 801583e:	75fb      	strb	r3, [r7, #23]
      break;
 8015840:	e04c      	b.n	80158dc <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015842:	7afb      	ldrb	r3, [r7, #11]
 8015844:	4619      	mov	r1, r3
 8015846:	68f8      	ldr	r0, [r7, #12]
 8015848:	f7ff fcac 	bl	80151a4 <USBH_MSC_BOT_Process>
 801584c:	4603      	mov	r3, r0
 801584e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8015850:	7dfb      	ldrb	r3, [r7, #23]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d141      	bne.n	80158da <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8015856:	2222      	movs	r2, #34	; 0x22
 8015858:	2100      	movs	r1, #0
 801585a:	6878      	ldr	r0, [r7, #4]
 801585c:	f001 fd7a 	bl	8017354 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8015860:	693b      	ldr	r3, [r7, #16]
 8015862:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015866:	781b      	ldrb	r3, [r3, #0]
 8015868:	f003 031f 	and.w	r3, r3, #31
 801586c:	b2da      	uxtb	r2, r3
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8015872:	693b      	ldr	r3, [r7, #16]
 8015874:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015878:	781b      	ldrb	r3, [r3, #0]
 801587a:	095b      	lsrs	r3, r3, #5
 801587c:	b2da      	uxtb	r2, r3
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8015882:	693b      	ldr	r3, [r7, #16]
 8015884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015888:	3301      	adds	r3, #1
 801588a:	781b      	ldrb	r3, [r3, #0]
 801588c:	b25b      	sxtb	r3, r3
 801588e:	2b00      	cmp	r3, #0
 8015890:	da03      	bge.n	801589a <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	2201      	movs	r2, #1
 8015896:	709a      	strb	r2, [r3, #2]
 8015898:	e002      	b.n	80158a0 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	2200      	movs	r2, #0
 801589e:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	1cd8      	adds	r0, r3, #3
 80158a4:	693b      	ldr	r3, [r7, #16]
 80158a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80158aa:	3308      	adds	r3, #8
 80158ac:	2208      	movs	r2, #8
 80158ae:	4619      	mov	r1, r3
 80158b0:	f001 fd42 	bl	8017338 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	f103 000c 	add.w	r0, r3, #12
 80158ba:	693b      	ldr	r3, [r7, #16]
 80158bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80158c0:	3310      	adds	r3, #16
 80158c2:	2210      	movs	r2, #16
 80158c4:	4619      	mov	r1, r3
 80158c6:	f001 fd37 	bl	8017338 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	331d      	adds	r3, #29
 80158ce:	693a      	ldr	r2, [r7, #16]
 80158d0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80158d4:	3220      	adds	r2, #32
 80158d6:	6812      	ldr	r2, [r2, #0]
 80158d8:	601a      	str	r2, [r3, #0]
      break;
 80158da:	bf00      	nop
  }

  return error;
 80158dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80158de:	4618      	mov	r0, r3
 80158e0:	3718      	adds	r7, #24
 80158e2:	46bd      	mov	sp, r7
 80158e4:	bd80      	pop	{r7, pc}

080158e6 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 80158e6:	b580      	push	{r7, lr}
 80158e8:	b086      	sub	sp, #24
 80158ea:	af00      	add	r7, sp, #0
 80158ec:	60f8      	str	r0, [r7, #12]
 80158ee:	460b      	mov	r3, r1
 80158f0:	607a      	str	r2, [r7, #4]
 80158f2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80158f4:	2302      	movs	r3, #2
 80158f6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80158fe:	69db      	ldr	r3, [r3, #28]
 8015900:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015902:	693b      	ldr	r3, [r7, #16]
 8015904:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015908:	2b01      	cmp	r3, #1
 801590a:	d002      	beq.n	8015912 <USBH_MSC_SCSI_RequestSense+0x2c>
 801590c:	2b02      	cmp	r3, #2
 801590e:	d03d      	beq.n	801598c <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8015910:	e05d      	b.n	80159ce <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8015912:	693b      	ldr	r3, [r7, #16]
 8015914:	220e      	movs	r2, #14
 8015916:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	2280      	movs	r2, #128	; 0x80
 801591c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015920:	693b      	ldr	r3, [r7, #16]
 8015922:	220a      	movs	r2, #10
 8015924:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015928:	693b      	ldr	r3, [r7, #16]
 801592a:	3363      	adds	r3, #99	; 0x63
 801592c:	2210      	movs	r2, #16
 801592e:	2100      	movs	r1, #0
 8015930:	4618      	mov	r0, r3
 8015932:	f001 fd0f 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8015936:	693b      	ldr	r3, [r7, #16]
 8015938:	2203      	movs	r2, #3
 801593a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 801593e:	7afb      	ldrb	r3, [r7, #11]
 8015940:	015b      	lsls	r3, r3, #5
 8015942:	b2da      	uxtb	r2, r3
 8015944:	693b      	ldr	r3, [r7, #16]
 8015946:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 801594a:	693b      	ldr	r3, [r7, #16]
 801594c:	2200      	movs	r2, #0
 801594e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8015952:	693b      	ldr	r3, [r7, #16]
 8015954:	2200      	movs	r2, #0
 8015956:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 801595a:	693b      	ldr	r3, [r7, #16]
 801595c:	220e      	movs	r2, #14
 801595e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8015962:	693b      	ldr	r3, [r7, #16]
 8015964:	2200      	movs	r2, #0
 8015966:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 801596a:	693b      	ldr	r3, [r7, #16]
 801596c:	2201      	movs	r2, #1
 801596e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015972:	693b      	ldr	r3, [r7, #16]
 8015974:	2202      	movs	r2, #2
 8015976:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 801597a:	693b      	ldr	r3, [r7, #16]
 801597c:	f103 0210 	add.w	r2, r3, #16
 8015980:	693b      	ldr	r3, [r7, #16]
 8015982:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015986:	2301      	movs	r3, #1
 8015988:	75fb      	strb	r3, [r7, #23]
      break;
 801598a:	e020      	b.n	80159ce <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 801598c:	7afb      	ldrb	r3, [r7, #11]
 801598e:	4619      	mov	r1, r3
 8015990:	68f8      	ldr	r0, [r7, #12]
 8015992:	f7ff fc07 	bl	80151a4 <USBH_MSC_BOT_Process>
 8015996:	4603      	mov	r3, r0
 8015998:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 801599a:	7dfb      	ldrb	r3, [r7, #23]
 801599c:	2b00      	cmp	r3, #0
 801599e:	d115      	bne.n	80159cc <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 80159a0:	693b      	ldr	r3, [r7, #16]
 80159a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80159a6:	3302      	adds	r3, #2
 80159a8:	781b      	ldrb	r3, [r3, #0]
 80159aa:	f003 030f 	and.w	r3, r3, #15
 80159ae:	b2da      	uxtb	r2, r3
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 80159b4:	693b      	ldr	r3, [r7, #16]
 80159b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80159ba:	7b1a      	ldrb	r2, [r3, #12]
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 80159c0:	693b      	ldr	r3, [r7, #16]
 80159c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80159c6:	7b5a      	ldrb	r2, [r3, #13]
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	709a      	strb	r2, [r3, #2]
      break;
 80159cc:	bf00      	nop
  }

  return error;
 80159ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80159d0:	4618      	mov	r0, r3
 80159d2:	3718      	adds	r7, #24
 80159d4:	46bd      	mov	sp, r7
 80159d6:	bd80      	pop	{r7, pc}

080159d8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 80159d8:	b580      	push	{r7, lr}
 80159da:	b086      	sub	sp, #24
 80159dc:	af00      	add	r7, sp, #0
 80159de:	60f8      	str	r0, [r7, #12]
 80159e0:	607a      	str	r2, [r7, #4]
 80159e2:	603b      	str	r3, [r7, #0]
 80159e4:	460b      	mov	r3, r1
 80159e6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 80159e8:	2302      	movs	r3, #2
 80159ea:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80159f2:	69db      	ldr	r3, [r3, #28]
 80159f4:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80159f6:	693b      	ldr	r3, [r7, #16]
 80159f8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80159fc:	2b01      	cmp	r3, #1
 80159fe:	d002      	beq.n	8015a06 <USBH_MSC_SCSI_Write+0x2e>
 8015a00:	2b02      	cmp	r3, #2
 8015a02:	d047      	beq.n	8015a94 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015a04:	e04e      	b.n	8015aa4 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8015a06:	693b      	ldr	r3, [r7, #16]
 8015a08:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8015a0c:	461a      	mov	r2, r3
 8015a0e:	6a3b      	ldr	r3, [r7, #32]
 8015a10:	fb03 f202 	mul.w	r2, r3, r2
 8015a14:	693b      	ldr	r3, [r7, #16]
 8015a16:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8015a18:	693b      	ldr	r3, [r7, #16]
 8015a1a:	2200      	movs	r2, #0
 8015a1c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	220a      	movs	r2, #10
 8015a24:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015a28:	693b      	ldr	r3, [r7, #16]
 8015a2a:	3363      	adds	r3, #99	; 0x63
 8015a2c:	2210      	movs	r2, #16
 8015a2e:	2100      	movs	r1, #0
 8015a30:	4618      	mov	r0, r3
 8015a32:	f001 fc8f 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8015a36:	693b      	ldr	r3, [r7, #16]
 8015a38:	222a      	movs	r2, #42	; 0x2a
 8015a3a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8015a3e:	79fa      	ldrb	r2, [r7, #7]
 8015a40:	693b      	ldr	r3, [r7, #16]
 8015a42:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8015a46:	79ba      	ldrb	r2, [r7, #6]
 8015a48:	693b      	ldr	r3, [r7, #16]
 8015a4a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8015a4e:	797a      	ldrb	r2, [r7, #5]
 8015a50:	693b      	ldr	r3, [r7, #16]
 8015a52:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8015a56:	1d3b      	adds	r3, r7, #4
 8015a58:	781a      	ldrb	r2, [r3, #0]
 8015a5a:	693b      	ldr	r3, [r7, #16]
 8015a5c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8015a60:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8015a64:	693b      	ldr	r3, [r7, #16]
 8015a66:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8015a6a:	f107 0320 	add.w	r3, r7, #32
 8015a6e:	781a      	ldrb	r2, [r3, #0]
 8015a70:	693b      	ldr	r3, [r7, #16]
 8015a72:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015a76:	693b      	ldr	r3, [r7, #16]
 8015a78:	2201      	movs	r2, #1
 8015a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015a7e:	693b      	ldr	r3, [r7, #16]
 8015a80:	2202      	movs	r2, #2
 8015a82:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8015a86:	693b      	ldr	r3, [r7, #16]
 8015a88:	683a      	ldr	r2, [r7, #0]
 8015a8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015a8e:	2301      	movs	r3, #1
 8015a90:	75fb      	strb	r3, [r7, #23]
      break;
 8015a92:	e007      	b.n	8015aa4 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015a94:	7afb      	ldrb	r3, [r7, #11]
 8015a96:	4619      	mov	r1, r3
 8015a98:	68f8      	ldr	r0, [r7, #12]
 8015a9a:	f7ff fb83 	bl	80151a4 <USBH_MSC_BOT_Process>
 8015a9e:	4603      	mov	r3, r0
 8015aa0:	75fb      	strb	r3, [r7, #23]
      break;
 8015aa2:	bf00      	nop
  }

  return error;
 8015aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8015aa6:	4618      	mov	r0, r3
 8015aa8:	3718      	adds	r7, #24
 8015aaa:	46bd      	mov	sp, r7
 8015aac:	bd80      	pop	{r7, pc}

08015aae <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8015aae:	b580      	push	{r7, lr}
 8015ab0:	b086      	sub	sp, #24
 8015ab2:	af00      	add	r7, sp, #0
 8015ab4:	60f8      	str	r0, [r7, #12]
 8015ab6:	607a      	str	r2, [r7, #4]
 8015ab8:	603b      	str	r3, [r7, #0]
 8015aba:	460b      	mov	r3, r1
 8015abc:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8015abe:	2302      	movs	r3, #2
 8015ac0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015ac8:	69db      	ldr	r3, [r3, #28]
 8015aca:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015acc:	693b      	ldr	r3, [r7, #16]
 8015ace:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015ad2:	2b01      	cmp	r3, #1
 8015ad4:	d002      	beq.n	8015adc <USBH_MSC_SCSI_Read+0x2e>
 8015ad6:	2b02      	cmp	r3, #2
 8015ad8:	d047      	beq.n	8015b6a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015ada:	e04e      	b.n	8015b7a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8015adc:	693b      	ldr	r3, [r7, #16]
 8015ade:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8015ae2:	461a      	mov	r2, r3
 8015ae4:	6a3b      	ldr	r3, [r7, #32]
 8015ae6:	fb03 f202 	mul.w	r2, r3, r2
 8015aea:	693b      	ldr	r3, [r7, #16]
 8015aec:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015aee:	693b      	ldr	r3, [r7, #16]
 8015af0:	2280      	movs	r2, #128	; 0x80
 8015af2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015af6:	693b      	ldr	r3, [r7, #16]
 8015af8:	220a      	movs	r2, #10
 8015afa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015afe:	693b      	ldr	r3, [r7, #16]
 8015b00:	3363      	adds	r3, #99	; 0x63
 8015b02:	2210      	movs	r2, #16
 8015b04:	2100      	movs	r1, #0
 8015b06:	4618      	mov	r0, r3
 8015b08:	f001 fc24 	bl	8017354 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8015b0c:	693b      	ldr	r3, [r7, #16]
 8015b0e:	2228      	movs	r2, #40	; 0x28
 8015b10:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8015b14:	79fa      	ldrb	r2, [r7, #7]
 8015b16:	693b      	ldr	r3, [r7, #16]
 8015b18:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8015b1c:	79ba      	ldrb	r2, [r7, #6]
 8015b1e:	693b      	ldr	r3, [r7, #16]
 8015b20:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8015b24:	797a      	ldrb	r2, [r7, #5]
 8015b26:	693b      	ldr	r3, [r7, #16]
 8015b28:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8015b2c:	1d3b      	adds	r3, r7, #4
 8015b2e:	781a      	ldrb	r2, [r3, #0]
 8015b30:	693b      	ldr	r3, [r7, #16]
 8015b32:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8015b36:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8015b3a:	693b      	ldr	r3, [r7, #16]
 8015b3c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8015b40:	f107 0320 	add.w	r3, r7, #32
 8015b44:	781a      	ldrb	r2, [r3, #0]
 8015b46:	693b      	ldr	r3, [r7, #16]
 8015b48:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015b4c:	693b      	ldr	r3, [r7, #16]
 8015b4e:	2201      	movs	r2, #1
 8015b50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015b54:	693b      	ldr	r3, [r7, #16]
 8015b56:	2202      	movs	r2, #2
 8015b58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8015b5c:	693b      	ldr	r3, [r7, #16]
 8015b5e:	683a      	ldr	r2, [r7, #0]
 8015b60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015b64:	2301      	movs	r3, #1
 8015b66:	75fb      	strb	r3, [r7, #23]
      break;
 8015b68:	e007      	b.n	8015b7a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015b6a:	7afb      	ldrb	r3, [r7, #11]
 8015b6c:	4619      	mov	r1, r3
 8015b6e:	68f8      	ldr	r0, [r7, #12]
 8015b70:	f7ff fb18 	bl	80151a4 <USBH_MSC_BOT_Process>
 8015b74:	4603      	mov	r3, r0
 8015b76:	75fb      	strb	r3, [r7, #23]
      break;
 8015b78:	bf00      	nop
  }

  return error;
 8015b7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b7c:	4618      	mov	r0, r3
 8015b7e:	3718      	adds	r7, #24
 8015b80:	46bd      	mov	sp, r7
 8015b82:	bd80      	pop	{r7, pc}

08015b84 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8015b84:	b580      	push	{r7, lr}
 8015b86:	b084      	sub	sp, #16
 8015b88:	af00      	add	r7, sp, #0
 8015b8a:	60f8      	str	r0, [r7, #12]
 8015b8c:	60b9      	str	r1, [r7, #8]
 8015b8e:	4613      	mov	r3, r2
 8015b90:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d101      	bne.n	8015b9c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8015b98:	2302      	movs	r3, #2
 8015b9a:	e029      	b.n	8015bf0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	79fa      	ldrb	r2, [r7, #7]
 8015ba0:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
  phost->ClassNumber = 0U;
 8015bac:	68fb      	ldr	r3, [r7, #12]
 8015bae:	2200      	movs	r2, #0
 8015bb0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8015bb4:	68f8      	ldr	r0, [r7, #12]
 8015bb6:	f000 f81f 	bl	8015bf8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	2200      	movs	r2, #0
 8015bbe:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
  phost->device.is_connected = 0U;
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	2200      	movs	r2, #0
 8015bc6:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.is_disconnected = 0U;
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2200      	movs	r2, #0
 8015bce:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_ReEnumerated = 0U;
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	2200      	movs	r2, #0
 8015bd6:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422

  /* Assign User process */
  if (pUsrFunc != NULL)
 8015bda:	68bb      	ldr	r3, [r7, #8]
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d003      	beq.n	8015be8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	68ba      	ldr	r2, [r7, #8]
 8015be4:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8015be8:	68f8      	ldr	r0, [r7, #12]
 8015bea:	f7fe f903 	bl	8013df4 <USBH_LL_Init>

  return USBH_OK;
 8015bee:	2300      	movs	r3, #0
}
 8015bf0:	4618      	mov	r0, r3
 8015bf2:	3710      	adds	r7, #16
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8015bf8:	b480      	push	{r7}
 8015bfa:	b085      	sub	sp, #20
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8015c00:	2300      	movs	r3, #0
 8015c02:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8015c04:	2300      	movs	r3, #0
 8015c06:	60fb      	str	r3, [r7, #12]
 8015c08:	e00a      	b.n	8015c20 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 8015c0a:	687a      	ldr	r2, [r7, #4]
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8015c12:	009b      	lsls	r3, r3, #2
 8015c14:	4413      	add	r3, r2
 8015c16:	2200      	movs	r2, #0
 8015c18:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	3301      	adds	r3, #1
 8015c1e:	60fb      	str	r3, [r7, #12]
 8015c20:	68fb      	ldr	r3, [r7, #12]
 8015c22:	2b0e      	cmp	r3, #14
 8015c24:	d9f1      	bls.n	8015c0a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8015c26:	2300      	movs	r3, #0
 8015c28:	60fb      	str	r3, [r7, #12]
 8015c2a:	e009      	b.n	8015c40 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 8015c2c:	687a      	ldr	r2, [r7, #4]
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	4413      	add	r3, r2
 8015c32:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8015c36:	2200      	movs	r2, #0
 8015c38:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	3301      	adds	r3, #1
 8015c3e:	60fb      	str	r3, [r7, #12]
 8015c40:	68fb      	ldr	r3, [r7, #12]
 8015c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015c46:	d3f1      	bcc.n	8015c2c <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	2200      	movs	r2, #0
 8015c4c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	2200      	movs	r2, #0
 8015c52:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	2201      	movs	r2, #1
 8015c58:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	2200      	movs	r2, #0
 8015c5e:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4

  phost->Control.state = CTRL_SETUP;
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	2201      	movs	r2, #1
 8015c66:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	2240      	movs	r2, #64	; 0x40
 8015c6c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	2200      	movs	r2, #0
 8015c72:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	2200      	movs	r2, #0
 8015c78:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
  phost->device.speed = USBH_SPEED_FULL;
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	2201      	movs	r2, #1
 8015c80:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
  phost->device.RstCnt = 0U;
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	2200      	movs	r2, #0
 8015c88:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
  phost->device.EnumCnt = 0U;
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	2200      	movs	r2, #0
 8015c90:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e

  return USBH_OK;
 8015c94:	2300      	movs	r3, #0
}
 8015c96:	4618      	mov	r0, r3
 8015c98:	3714      	adds	r7, #20
 8015c9a:	46bd      	mov	sp, r7
 8015c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ca0:	4770      	bx	lr

08015ca2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8015ca2:	b480      	push	{r7}
 8015ca4:	b085      	sub	sp, #20
 8015ca6:	af00      	add	r7, sp, #0
 8015ca8:	6078      	str	r0, [r7, #4]
 8015caa:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8015cac:	2300      	movs	r3, #0
 8015cae:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8015cb0:	683b      	ldr	r3, [r7, #0]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d017      	beq.n	8015ce6 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 8015cbc:	2b00      	cmp	r3, #0
 8015cbe:	d10f      	bne.n	8015ce0 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 8015cc6:	1c59      	adds	r1, r3, #1
 8015cc8:	687a      	ldr	r2, [r7, #4]
 8015cca:	f8c2 1480 	str.w	r1, [r2, #1152]	; 0x480
 8015cce:	687a      	ldr	r2, [r7, #4]
 8015cd0:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8015cd4:	6839      	ldr	r1, [r7, #0]
 8015cd6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8015cda:	2300      	movs	r3, #0
 8015cdc:	73fb      	strb	r3, [r7, #15]
 8015cde:	e004      	b.n	8015cea <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8015ce0:	2302      	movs	r3, #2
 8015ce2:	73fb      	strb	r3, [r7, #15]
 8015ce4:	e001      	b.n	8015cea <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8015ce6:	2302      	movs	r3, #2
 8015ce8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8015cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8015cec:	4618      	mov	r0, r3
 8015cee:	3714      	adds	r7, #20
 8015cf0:	46bd      	mov	sp, r7
 8015cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cf6:	4770      	bx	lr

08015cf8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8015cf8:	b480      	push	{r7}
 8015cfa:	b085      	sub	sp, #20
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	6078      	str	r0, [r7, #4]
 8015d00:	460b      	mov	r3, r1
 8015d02:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8015d04:	2300      	movs	r3, #0
 8015d06:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8015d0e:	78fa      	ldrb	r2, [r7, #3]
 8015d10:	429a      	cmp	r2, r3
 8015d12:	d204      	bcs.n	8015d1e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	78fa      	ldrb	r2, [r7, #3]
 8015d18:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
 8015d1c:	e001      	b.n	8015d22 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8015d1e:	2302      	movs	r3, #2
 8015d20:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8015d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d24:	4618      	mov	r0, r3
 8015d26:	3714      	adds	r7, #20
 8015d28:	46bd      	mov	sp, r7
 8015d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d2e:	4770      	bx	lr

08015d30 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8015d30:	b480      	push	{r7}
 8015d32:	b087      	sub	sp, #28
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
 8015d38:	4608      	mov	r0, r1
 8015d3a:	4611      	mov	r1, r2
 8015d3c:	461a      	mov	r2, r3
 8015d3e:	4603      	mov	r3, r0
 8015d40:	70fb      	strb	r3, [r7, #3]
 8015d42:	460b      	mov	r3, r1
 8015d44:	70bb      	strb	r3, [r7, #2]
 8015d46:	4613      	mov	r3, r2
 8015d48:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8015d4e:	2300      	movs	r3, #0
 8015d50:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 8015d58:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8015d5a:	e025      	b.n	8015da8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8015d5c:	7dfb      	ldrb	r3, [r7, #23]
 8015d5e:	221a      	movs	r2, #26
 8015d60:	fb02 f303 	mul.w	r3, r2, r3
 8015d64:	3308      	adds	r3, #8
 8015d66:	68fa      	ldr	r2, [r7, #12]
 8015d68:	4413      	add	r3, r2
 8015d6a:	3302      	adds	r3, #2
 8015d6c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8015d6e:	693b      	ldr	r3, [r7, #16]
 8015d70:	795b      	ldrb	r3, [r3, #5]
 8015d72:	78fa      	ldrb	r2, [r7, #3]
 8015d74:	429a      	cmp	r2, r3
 8015d76:	d002      	beq.n	8015d7e <USBH_FindInterface+0x4e>
 8015d78:	78fb      	ldrb	r3, [r7, #3]
 8015d7a:	2bff      	cmp	r3, #255	; 0xff
 8015d7c:	d111      	bne.n	8015da2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8015d7e:	693b      	ldr	r3, [r7, #16]
 8015d80:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8015d82:	78ba      	ldrb	r2, [r7, #2]
 8015d84:	429a      	cmp	r2, r3
 8015d86:	d002      	beq.n	8015d8e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8015d88:	78bb      	ldrb	r3, [r7, #2]
 8015d8a:	2bff      	cmp	r3, #255	; 0xff
 8015d8c:	d109      	bne.n	8015da2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8015d8e:	693b      	ldr	r3, [r7, #16]
 8015d90:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8015d92:	787a      	ldrb	r2, [r7, #1]
 8015d94:	429a      	cmp	r2, r3
 8015d96:	d002      	beq.n	8015d9e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8015d98:	787b      	ldrb	r3, [r7, #1]
 8015d9a:	2bff      	cmp	r3, #255	; 0xff
 8015d9c:	d101      	bne.n	8015da2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8015d9e:	7dfb      	ldrb	r3, [r7, #23]
 8015da0:	e006      	b.n	8015db0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8015da2:	7dfb      	ldrb	r3, [r7, #23]
 8015da4:	3301      	adds	r3, #1
 8015da6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8015da8:	7dfb      	ldrb	r3, [r7, #23]
 8015daa:	2b01      	cmp	r3, #1
 8015dac:	d9d6      	bls.n	8015d5c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8015dae:	23ff      	movs	r3, #255	; 0xff
}
 8015db0:	4618      	mov	r0, r3
 8015db2:	371c      	adds	r7, #28
 8015db4:	46bd      	mov	sp, r7
 8015db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dba:	4770      	bx	lr

08015dbc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8015dbc:	b580      	push	{r7, lr}
 8015dbe:	b082      	sub	sp, #8
 8015dc0:	af00      	add	r7, sp, #0
 8015dc2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8015dc4:	6878      	ldr	r0, [r7, #4]
 8015dc6:	f7fe f863 	bl	8013e90 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8015dca:	2101      	movs	r1, #1
 8015dcc:	6878      	ldr	r0, [r7, #4]
 8015dce:	f7fe f99a 	bl	8014106 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8015dd2:	2300      	movs	r3, #0
}
 8015dd4:	4618      	mov	r0, r3
 8015dd6:	3708      	adds	r7, #8
 8015dd8:	46bd      	mov	sp, r7
 8015dda:	bd80      	pop	{r7, pc}

08015ddc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8015ddc:	b580      	push	{r7, lr}
 8015dde:	b088      	sub	sp, #32
 8015de0:	af04      	add	r7, sp, #16
 8015de2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8015de4:	2302      	movs	r3, #2
 8015de6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8015de8:	2300      	movs	r3, #0
 8015dea:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	f893 3421 	ldrb.w	r3, [r3, #1057]	; 0x421
 8015df2:	b2db      	uxtb	r3, r3
 8015df4:	2b01      	cmp	r3, #1
 8015df6:	d102      	bne.n	8015dfe <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	2203      	movs	r2, #3
 8015dfc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	781b      	ldrb	r3, [r3, #0]
 8015e02:	b2db      	uxtb	r3, r3
 8015e04:	2b0b      	cmp	r3, #11
 8015e06:	f200 81b5 	bhi.w	8016174 <USBH_Process+0x398>
 8015e0a:	a201      	add	r2, pc, #4	; (adr r2, 8015e10 <USBH_Process+0x34>)
 8015e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e10:	08015e41 	.word	0x08015e41
 8015e14:	08015e73 	.word	0x08015e73
 8015e18:	08015edb 	.word	0x08015edb
 8015e1c:	0801610f 	.word	0x0801610f
 8015e20:	08016175 	.word	0x08016175
 8015e24:	08015f7f 	.word	0x08015f7f
 8015e28:	080160b5 	.word	0x080160b5
 8015e2c:	08015fb5 	.word	0x08015fb5
 8015e30:	08015fd5 	.word	0x08015fd5
 8015e34:	08015ff5 	.word	0x08015ff5
 8015e38:	08016023 	.word	0x08016023
 8015e3c:	080160f7 	.word	0x080160f7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8015e46:	b2db      	uxtb	r3, r3
 8015e48:	2b00      	cmp	r3, #0
 8015e4a:	f000 8195 	beq.w	8016178 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	2201      	movs	r2, #1
 8015e52:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8015e54:	20c8      	movs	r0, #200	; 0xc8
 8015e56:	f7fe f9c4 	bl	80141e2 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8015e5a:	6878      	ldr	r0, [r7, #4]
 8015e5c:	f7fe f88a 	bl	8013f74 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	2200      	movs	r2, #0
 8015e64:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
        phost->Timeout = 0U;
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	2200      	movs	r2, #0
 8015e6c:	f8c3 24c8 	str.w	r2, [r3, #1224]	; 0x4c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8015e70:	e182      	b.n	8016178 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	f893 3423 	ldrb.w	r3, [r3, #1059]	; 0x423
 8015e78:	2b01      	cmp	r3, #1
 8015e7a:	d107      	bne.n	8015e8c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	2200      	movs	r2, #0
 8015e80:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
        phost->gState = HOST_DEV_ATTACHED;
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	2202      	movs	r2, #2
 8015e88:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8015e8a:	e184      	b.n	8016196 <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	f8d3 34c8 	ldr.w	r3, [r3, #1224]	; 0x4c8
 8015e92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015e96:	d914      	bls.n	8015ec2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 8015e9e:	3301      	adds	r3, #1
 8015ea0:	b2da      	uxtb	r2, r3
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
          if (phost->device.RstCnt > 3U)
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 8015eae:	2b03      	cmp	r3, #3
 8015eb0:	d903      	bls.n	8015eba <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	220d      	movs	r2, #13
 8015eb6:	701a      	strb	r2, [r3, #0]
      break;
 8015eb8:	e16d      	b.n	8016196 <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	2200      	movs	r2, #0
 8015ebe:	701a      	strb	r2, [r3, #0]
      break;
 8015ec0:	e169      	b.n	8016196 <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	f8d3 34c8 	ldr.w	r3, [r3, #1224]	; 0x4c8
 8015ec8:	f103 020a 	add.w	r2, r3, #10
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	f8c3 24c8 	str.w	r2, [r3, #1224]	; 0x4c8
          USBH_Delay(10U);
 8015ed2:	200a      	movs	r0, #10
 8015ed4:	f7fe f985 	bl	80141e2 <USBH_Delay>
      break;
 8015ed8:	e15d      	b.n	8016196 <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d005      	beq.n	8015ef0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8015eea:	2104      	movs	r1, #4
 8015eec:	6878      	ldr	r0, [r7, #4]
 8015eee:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8015ef0:	2064      	movs	r0, #100	; 0x64
 8015ef2:	f7fe f976 	bl	80141e2 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8015ef6:	6878      	ldr	r0, [r7, #4]
 8015ef8:	f7fe f800 	bl	8013efc <USBH_LL_GetSpeed>
 8015efc:	4603      	mov	r3, r0
 8015efe:	461a      	mov	r2, r3
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d

      phost->gState = HOST_ENUMERATION;
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	2205      	movs	r2, #5
 8015f0a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8015f0c:	2100      	movs	r1, #0
 8015f0e:	6878      	ldr	r0, [r7, #4]
 8015f10:	f001 f931 	bl	8017176 <USBH_AllocPipe>
 8015f14:	4603      	mov	r3, r0
 8015f16:	461a      	mov	r2, r3
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8015f1c:	2180      	movs	r1, #128	; 0x80
 8015f1e:	6878      	ldr	r0, [r7, #4]
 8015f20:	f001 f929 	bl	8017176 <USBH_AllocPipe>
 8015f24:	4603      	mov	r3, r0
 8015f26:	461a      	mov	r2, r3
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8015f2c:	687b      	ldr	r3, [r7, #4]
 8015f2e:	7919      	ldrb	r1, [r3, #4]
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8015f3c:	687a      	ldr	r2, [r7, #4]
 8015f3e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8015f40:	b292      	uxth	r2, r2
 8015f42:	9202      	str	r2, [sp, #8]
 8015f44:	2200      	movs	r2, #0
 8015f46:	9201      	str	r2, [sp, #4]
 8015f48:	9300      	str	r3, [sp, #0]
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	2280      	movs	r2, #128	; 0x80
 8015f4e:	6878      	ldr	r0, [r7, #4]
 8015f50:	f001 f8e2 	bl	8017118 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	7959      	ldrb	r1, [r3, #5]
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8015f64:	687a      	ldr	r2, [r7, #4]
 8015f66:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8015f68:	b292      	uxth	r2, r2
 8015f6a:	9202      	str	r2, [sp, #8]
 8015f6c:	2200      	movs	r2, #0
 8015f6e:	9201      	str	r2, [sp, #4]
 8015f70:	9300      	str	r3, [sp, #0]
 8015f72:	4603      	mov	r3, r0
 8015f74:	2200      	movs	r2, #0
 8015f76:	6878      	ldr	r0, [r7, #4]
 8015f78:	f001 f8ce 	bl	8017118 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8015f7c:	e10b      	b.n	8016196 <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8015f7e:	6878      	ldr	r0, [r7, #4]
 8015f80:	f000 f90e 	bl	80161a0 <USBH_HandleEnum>
 8015f84:	4603      	mov	r3, r0
 8015f86:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8015f88:	7bbb      	ldrb	r3, [r7, #14]
 8015f8a:	b2db      	uxtb	r3, r3
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	f040 80f5 	bne.w	801617c <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	2200      	movs	r2, #0
 8015f96:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	f893 3437 	ldrb.w	r3, [r3, #1079]	; 0x437
 8015fa0:	2b01      	cmp	r3, #1
 8015fa2:	d103      	bne.n	8015fac <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	2208      	movs	r2, #8
 8015fa8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8015faa:	e0e7      	b.n	801617c <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	2207      	movs	r2, #7
 8015fb0:	701a      	strb	r2, [r3, #0]
      break;
 8015fb2:	e0e3      	b.n	801617c <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	f000 80e0 	beq.w	8016180 <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8015fc0:	687b      	ldr	r3, [r7, #4]
 8015fc2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8015fc6:	2101      	movs	r1, #1
 8015fc8:	6878      	ldr	r0, [r7, #4]
 8015fca:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	2208      	movs	r2, #8
 8015fd0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8015fd2:	e0d5      	b.n	8016180 <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	f893 343d 	ldrb.w	r3, [r3, #1085]	; 0x43d
 8015fda:	b29b      	uxth	r3, r3
 8015fdc:	4619      	mov	r1, r3
 8015fde:	6878      	ldr	r0, [r7, #4]
 8015fe0:	f000 fc22 	bl	8016828 <USBH_SetCfg>
 8015fe4:	4603      	mov	r3, r0
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	f040 80cc 	bne.w	8016184 <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	2209      	movs	r2, #9
 8015ff0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8015ff2:	e0c7      	b.n	8016184 <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	f893 343f 	ldrb.w	r3, [r3, #1087]	; 0x43f
 8015ffa:	f003 0320 	and.w	r3, r3, #32
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d00b      	beq.n	801601a <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8016002:	2101      	movs	r1, #1
 8016004:	6878      	ldr	r0, [r7, #4]
 8016006:	f000 fc32 	bl	801686e <USBH_SetFeature>
 801600a:	4603      	mov	r3, r0
 801600c:	2b00      	cmp	r3, #0
 801600e:	f040 80bb 	bne.w	8016188 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	220a      	movs	r2, #10
 8016016:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8016018:	e0b6      	b.n	8016188 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	220a      	movs	r2, #10
 801601e:	701a      	strb	r2, [r3, #0]
      break;
 8016020:	e0b2      	b.n	8016188 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 8016028:	2b00      	cmp	r3, #0
 801602a:	f000 80af 	beq.w	801618c <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	2200      	movs	r2, #0
 8016032:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8016036:	2300      	movs	r3, #0
 8016038:	73fb      	strb	r3, [r7, #15]
 801603a:	e018      	b.n	801606e <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 801603c:	7bfa      	ldrb	r2, [r7, #15]
 801603e:	687b      	ldr	r3, [r7, #4]
 8016040:	f502 728f 	add.w	r2, r2, #286	; 0x11e
 8016044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016048:	791a      	ldrb	r2, [r3, #4]
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	f893 3447 	ldrb.w	r3, [r3, #1095]	; 0x447
 8016050:	429a      	cmp	r2, r3
 8016052:	d109      	bne.n	8016068 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 8016054:	7bfa      	ldrb	r2, [r7, #15]
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	f502 728f 	add.w	r2, r2, #286	; 0x11e
 801605c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
            break;
 8016066:	e005      	b.n	8016074 <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8016068:	7bfb      	ldrb	r3, [r7, #15]
 801606a:	3301      	adds	r3, #1
 801606c:	73fb      	strb	r3, [r7, #15]
 801606e:	7bfb      	ldrb	r3, [r7, #15]
 8016070:	2b00      	cmp	r3, #0
 8016072:	d0e3      	beq.n	801603c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801607a:	2b00      	cmp	r3, #0
 801607c:	d016      	beq.n	80160ac <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8016084:	689b      	ldr	r3, [r3, #8]
 8016086:	6878      	ldr	r0, [r7, #4]
 8016088:	4798      	blx	r3
 801608a:	4603      	mov	r3, r0
 801608c:	2b00      	cmp	r3, #0
 801608e:	d109      	bne.n	80160a4 <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	2206      	movs	r2, #6
 8016094:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 801609c:	2103      	movs	r1, #3
 801609e:	6878      	ldr	r0, [r7, #4]
 80160a0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80160a2:	e073      	b.n	801618c <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	220d      	movs	r2, #13
 80160a8:	701a      	strb	r2, [r3, #0]
      break;
 80160aa:	e06f      	b.n	801618c <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	220d      	movs	r2, #13
 80160b0:	701a      	strb	r2, [r3, #0]
      break;
 80160b2:	e06b      	b.n	801618c <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d017      	beq.n	80160ee <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80160c4:	691b      	ldr	r3, [r3, #16]
 80160c6:	6878      	ldr	r0, [r7, #4]
 80160c8:	4798      	blx	r3
 80160ca:	4603      	mov	r3, r0
 80160cc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80160ce:	7bbb      	ldrb	r3, [r7, #14]
 80160d0:	b2db      	uxtb	r3, r3
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d103      	bne.n	80160de <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	220b      	movs	r2, #11
 80160da:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80160dc:	e058      	b.n	8016190 <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 80160de:	7bbb      	ldrb	r3, [r7, #14]
 80160e0:	b2db      	uxtb	r3, r3
 80160e2:	2b02      	cmp	r3, #2
 80160e4:	d154      	bne.n	8016190 <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	220d      	movs	r2, #13
 80160ea:	701a      	strb	r2, [r3, #0]
      break;
 80160ec:	e050      	b.n	8016190 <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	220d      	movs	r2, #13
 80160f2:	701a      	strb	r2, [r3, #0]
      break;
 80160f4:	e04c      	b.n	8016190 <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d049      	beq.n	8016194 <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8016106:	695b      	ldr	r3, [r3, #20]
 8016108:	6878      	ldr	r0, [r7, #4]
 801610a:	4798      	blx	r3
      }
      break;
 801610c:	e042      	b.n	8016194 <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	2200      	movs	r2, #0
 8016112:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421

      DeInitStateMachine(phost);
 8016116:	6878      	ldr	r0, [r7, #4]
 8016118:	f7ff fd6e 	bl	8015bf8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8016122:	2b00      	cmp	r3, #0
 8016124:	d009      	beq.n	801613a <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801612c:	68db      	ldr	r3, [r3, #12]
 801612e:	6878      	ldr	r0, [r7, #4]
 8016130:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	2200      	movs	r2, #0
 8016136:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
      }

      if (phost->pUser != NULL)
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8016140:	2b00      	cmp	r3, #0
 8016142:	d005      	beq.n	8016150 <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 801614a:	2105      	movs	r1, #5
 801614c:	6878      	ldr	r0, [r7, #4]
 801614e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8016150:	687b      	ldr	r3, [r7, #4]
 8016152:	f893 3422 	ldrb.w	r3, [r3, #1058]	; 0x422
 8016156:	b2db      	uxtb	r3, r3
 8016158:	2b01      	cmp	r3, #1
 801615a:	d107      	bne.n	801616c <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	2200      	movs	r2, #0
 8016160:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8016164:	6878      	ldr	r0, [r7, #4]
 8016166:	f7ff fe29 	bl	8015dbc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 801616a:	e014      	b.n	8016196 <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 801616c:	6878      	ldr	r0, [r7, #4]
 801616e:	f7fd fe8f 	bl	8013e90 <USBH_LL_Start>
      break;
 8016172:	e010      	b.n	8016196 <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 8016174:	bf00      	nop
 8016176:	e00e      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 8016178:	bf00      	nop
 801617a:	e00c      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 801617c:	bf00      	nop
 801617e:	e00a      	b.n	8016196 <USBH_Process+0x3ba>
    break;
 8016180:	bf00      	nop
 8016182:	e008      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 8016184:	bf00      	nop
 8016186:	e006      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 8016188:	bf00      	nop
 801618a:	e004      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 801618c:	bf00      	nop
 801618e:	e002      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 8016190:	bf00      	nop
 8016192:	e000      	b.n	8016196 <USBH_Process+0x3ba>
      break;
 8016194:	bf00      	nop
  }
  return USBH_OK;
 8016196:	2300      	movs	r3, #0
}
 8016198:	4618      	mov	r0, r3
 801619a:	3710      	adds	r7, #16
 801619c:	46bd      	mov	sp, r7
 801619e:	bd80      	pop	{r7, pc}

080161a0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80161a0:	b580      	push	{r7, lr}
 80161a2:	b088      	sub	sp, #32
 80161a4:	af04      	add	r7, sp, #16
 80161a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80161a8:	2301      	movs	r3, #1
 80161aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80161ac:	2301      	movs	r3, #1
 80161ae:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	785b      	ldrb	r3, [r3, #1]
 80161b4:	2b07      	cmp	r3, #7
 80161b6:	f200 81c1 	bhi.w	801653c <USBH_HandleEnum+0x39c>
 80161ba:	a201      	add	r2, pc, #4	; (adr r2, 80161c0 <USBH_HandleEnum+0x20>)
 80161bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161c0:	080161e1 	.word	0x080161e1
 80161c4:	0801629f 	.word	0x0801629f
 80161c8:	08016309 	.word	0x08016309
 80161cc:	08016397 	.word	0x08016397
 80161d0:	08016401 	.word	0x08016401
 80161d4:	08016471 	.word	0x08016471
 80161d8:	080164b7 	.word	0x080164b7
 80161dc:	080164fd 	.word	0x080164fd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80161e0:	2108      	movs	r1, #8
 80161e2:	6878      	ldr	r0, [r7, #4]
 80161e4:	f000 fa50 	bl	8016688 <USBH_Get_DevDesc>
 80161e8:	4603      	mov	r3, r0
 80161ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80161ec:	7bbb      	ldrb	r3, [r7, #14]
 80161ee:	2b00      	cmp	r3, #0
 80161f0:	d130      	bne.n	8016254 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	f893 242d 	ldrb.w	r2, [r3, #1069]	; 0x42d
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2201      	movs	r2, #1
 8016200:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8016202:	687b      	ldr	r3, [r7, #4]
 8016204:	7919      	ldrb	r1, [r3, #4]
 8016206:	687b      	ldr	r3, [r7, #4]
 8016208:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8016212:	687a      	ldr	r2, [r7, #4]
 8016214:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8016216:	b292      	uxth	r2, r2
 8016218:	9202      	str	r2, [sp, #8]
 801621a:	2200      	movs	r2, #0
 801621c:	9201      	str	r2, [sp, #4]
 801621e:	9300      	str	r3, [sp, #0]
 8016220:	4603      	mov	r3, r0
 8016222:	2280      	movs	r2, #128	; 0x80
 8016224:	6878      	ldr	r0, [r7, #4]
 8016226:	f000 ff77 	bl	8017118 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	7959      	ldrb	r1, [r3, #5]
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 801623a:	687a      	ldr	r2, [r7, #4]
 801623c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801623e:	b292      	uxth	r2, r2
 8016240:	9202      	str	r2, [sp, #8]
 8016242:	2200      	movs	r2, #0
 8016244:	9201      	str	r2, [sp, #4]
 8016246:	9300      	str	r3, [sp, #0]
 8016248:	4603      	mov	r3, r0
 801624a:	2200      	movs	r2, #0
 801624c:	6878      	ldr	r0, [r7, #4]
 801624e:	f000 ff63 	bl	8017118 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8016252:	e175      	b.n	8016540 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016254:	7bbb      	ldrb	r3, [r7, #14]
 8016256:	2b03      	cmp	r3, #3
 8016258:	f040 8172 	bne.w	8016540 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 8016262:	3301      	adds	r3, #1
 8016264:	b2da      	uxtb	r2, r3
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 8016272:	2b03      	cmp	r3, #3
 8016274:	d903      	bls.n	801627e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	220d      	movs	r2, #13
 801627a:	701a      	strb	r2, [r3, #0]
      break;
 801627c:	e160      	b.n	8016540 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	795b      	ldrb	r3, [r3, #5]
 8016282:	4619      	mov	r1, r3
 8016284:	6878      	ldr	r0, [r7, #4]
 8016286:	f000 ff98 	bl	80171ba <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	791b      	ldrb	r3, [r3, #4]
 801628e:	4619      	mov	r1, r3
 8016290:	6878      	ldr	r0, [r7, #4]
 8016292:	f000 ff92 	bl	80171ba <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	2200      	movs	r2, #0
 801629a:	701a      	strb	r2, [r3, #0]
      break;
 801629c:	e150      	b.n	8016540 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 801629e:	2112      	movs	r1, #18
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f000 f9f1 	bl	8016688 <USBH_Get_DevDesc>
 80162a6:	4603      	mov	r3, r0
 80162a8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80162aa:	7bbb      	ldrb	r3, [r7, #14]
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d103      	bne.n	80162b8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	2202      	movs	r2, #2
 80162b4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80162b6:	e145      	b.n	8016544 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80162b8:	7bbb      	ldrb	r3, [r7, #14]
 80162ba:	2b03      	cmp	r3, #3
 80162bc:	f040 8142 	bne.w	8016544 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80162c6:	3301      	adds	r3, #1
 80162c8:	b2da      	uxtb	r2, r3
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80162d6:	2b03      	cmp	r3, #3
 80162d8:	d903      	bls.n	80162e2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	220d      	movs	r2, #13
 80162de:	701a      	strb	r2, [r3, #0]
      break;
 80162e0:	e130      	b.n	8016544 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	795b      	ldrb	r3, [r3, #5]
 80162e6:	4619      	mov	r1, r3
 80162e8:	6878      	ldr	r0, [r7, #4]
 80162ea:	f000 ff66 	bl	80171ba <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	791b      	ldrb	r3, [r3, #4]
 80162f2:	4619      	mov	r1, r3
 80162f4:	6878      	ldr	r0, [r7, #4]
 80162f6:	f000 ff60 	bl	80171ba <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	2200      	movs	r2, #0
 80162fe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	2200      	movs	r2, #0
 8016304:	701a      	strb	r2, [r3, #0]
      break;
 8016306:	e11d      	b.n	8016544 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8016308:	2101      	movs	r1, #1
 801630a:	6878      	ldr	r0, [r7, #4]
 801630c:	f000 fa68 	bl	80167e0 <USBH_SetAddress>
 8016310:	4603      	mov	r3, r0
 8016312:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8016314:	7bbb      	ldrb	r3, [r7, #14]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d132      	bne.n	8016380 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 801631a:	2002      	movs	r0, #2
 801631c:	f7fd ff61 	bl	80141e2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	2201      	movs	r2, #1
 8016324:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	2203      	movs	r2, #3
 801632c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	7919      	ldrb	r1, [r3, #4]
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 801633e:	687a      	ldr	r2, [r7, #4]
 8016340:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8016342:	b292      	uxth	r2, r2
 8016344:	9202      	str	r2, [sp, #8]
 8016346:	2200      	movs	r2, #0
 8016348:	9201      	str	r2, [sp, #4]
 801634a:	9300      	str	r3, [sp, #0]
 801634c:	4603      	mov	r3, r0
 801634e:	2280      	movs	r2, #128	; 0x80
 8016350:	6878      	ldr	r0, [r7, #4]
 8016352:	f000 fee1 	bl	8017118 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	7959      	ldrb	r1, [r3, #5]
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8016366:	687a      	ldr	r2, [r7, #4]
 8016368:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801636a:	b292      	uxth	r2, r2
 801636c:	9202      	str	r2, [sp, #8]
 801636e:	2200      	movs	r2, #0
 8016370:	9201      	str	r2, [sp, #4]
 8016372:	9300      	str	r3, [sp, #0]
 8016374:	4603      	mov	r3, r0
 8016376:	2200      	movs	r2, #0
 8016378:	6878      	ldr	r0, [r7, #4]
 801637a:	f000 fecd 	bl	8017118 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801637e:	e0e3      	b.n	8016548 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016380:	7bbb      	ldrb	r3, [r7, #14]
 8016382:	2b03      	cmp	r3, #3
 8016384:	f040 80e0 	bne.w	8016548 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	220d      	movs	r2, #13
 801638c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 801638e:	687b      	ldr	r3, [r7, #4]
 8016390:	2200      	movs	r2, #0
 8016392:	705a      	strb	r2, [r3, #1]
      break;
 8016394:	e0d8      	b.n	8016548 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8016396:	2109      	movs	r1, #9
 8016398:	6878      	ldr	r0, [r7, #4]
 801639a:	f000 f99d 	bl	80166d8 <USBH_Get_CfgDesc>
 801639e:	4603      	mov	r3, r0
 80163a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80163a2:	7bbb      	ldrb	r3, [r7, #14]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d103      	bne.n	80163b0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80163a8:	687b      	ldr	r3, [r7, #4]
 80163aa:	2204      	movs	r2, #4
 80163ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80163ae:	e0cd      	b.n	801654c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80163b0:	7bbb      	ldrb	r3, [r7, #14]
 80163b2:	2b03      	cmp	r3, #3
 80163b4:	f040 80ca 	bne.w	801654c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80163be:	3301      	adds	r3, #1
 80163c0:	b2da      	uxtb	r2, r3
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80163ce:	2b03      	cmp	r3, #3
 80163d0:	d903      	bls.n	80163da <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	220d      	movs	r2, #13
 80163d6:	701a      	strb	r2, [r3, #0]
      break;
 80163d8:	e0b8      	b.n	801654c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	795b      	ldrb	r3, [r3, #5]
 80163de:	4619      	mov	r1, r3
 80163e0:	6878      	ldr	r0, [r7, #4]
 80163e2:	f000 feea 	bl	80171ba <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	791b      	ldrb	r3, [r3, #4]
 80163ea:	4619      	mov	r1, r3
 80163ec:	6878      	ldr	r0, [r7, #4]
 80163ee:	f000 fee4 	bl	80171ba <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	2200      	movs	r2, #0
 80163f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	2200      	movs	r2, #0
 80163fc:	701a      	strb	r2, [r3, #0]
      break;
 80163fe:	e0a5      	b.n	801654c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	f8b3 343a 	ldrh.w	r3, [r3, #1082]	; 0x43a
 8016406:	4619      	mov	r1, r3
 8016408:	6878      	ldr	r0, [r7, #4]
 801640a:	f000 f965 	bl	80166d8 <USBH_Get_CfgDesc>
 801640e:	4603      	mov	r3, r0
 8016410:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8016412:	7bbb      	ldrb	r3, [r7, #14]
 8016414:	2b00      	cmp	r3, #0
 8016416:	d103      	bne.n	8016420 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	2205      	movs	r2, #5
 801641c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801641e:	e097      	b.n	8016550 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016420:	7bbb      	ldrb	r3, [r7, #14]
 8016422:	2b03      	cmp	r3, #3
 8016424:	f040 8094 	bne.w	8016550 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 801642e:	3301      	adds	r3, #1
 8016430:	b2da      	uxtb	r2, r3
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 801643e:	2b03      	cmp	r3, #3
 8016440:	d903      	bls.n	801644a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	220d      	movs	r2, #13
 8016446:	701a      	strb	r2, [r3, #0]
      break;
 8016448:	e082      	b.n	8016550 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	795b      	ldrb	r3, [r3, #5]
 801644e:	4619      	mov	r1, r3
 8016450:	6878      	ldr	r0, [r7, #4]
 8016452:	f000 feb2 	bl	80171ba <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8016456:	687b      	ldr	r3, [r7, #4]
 8016458:	791b      	ldrb	r3, [r3, #4]
 801645a:	4619      	mov	r1, r3
 801645c:	6878      	ldr	r0, [r7, #4]
 801645e:	f000 feac 	bl	80171ba <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	2200      	movs	r2, #0
 8016466:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	2200      	movs	r2, #0
 801646c:	701a      	strb	r2, [r3, #0]
      break;
 801646e:	e06f      	b.n	8016550 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	f893 3434 	ldrb.w	r3, [r3, #1076]	; 0x434
 8016476:	2b00      	cmp	r3, #0
 8016478:	d019      	beq.n	80164ae <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	f893 1434 	ldrb.w	r1, [r3, #1076]	; 0x434
                                        phost->device.Data, 0xFFU);
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8016486:	23ff      	movs	r3, #255	; 0xff
 8016488:	6878      	ldr	r0, [r7, #4]
 801648a:	f000 f949 	bl	8016720 <USBH_Get_StringDesc>
 801648e:	4603      	mov	r3, r0
 8016490:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8016492:	7bbb      	ldrb	r3, [r7, #14]
 8016494:	2b00      	cmp	r3, #0
 8016496:	d103      	bne.n	80164a0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	2206      	movs	r2, #6
 801649c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 801649e:	e059      	b.n	8016554 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80164a0:	7bbb      	ldrb	r3, [r7, #14]
 80164a2:	2b03      	cmp	r3, #3
 80164a4:	d156      	bne.n	8016554 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	2206      	movs	r2, #6
 80164aa:	705a      	strb	r2, [r3, #1]
      break;
 80164ac:	e052      	b.n	8016554 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80164ae:	687b      	ldr	r3, [r7, #4]
 80164b0:	2206      	movs	r2, #6
 80164b2:	705a      	strb	r2, [r3, #1]
      break;
 80164b4:	e04e      	b.n	8016554 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	f893 3435 	ldrb.w	r3, [r3, #1077]	; 0x435
 80164bc:	2b00      	cmp	r3, #0
 80164be:	d019      	beq.n	80164f4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	f893 1435 	ldrb.w	r1, [r3, #1077]	; 0x435
                                        phost->device.Data, 0xFFU);
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80164cc:	23ff      	movs	r3, #255	; 0xff
 80164ce:	6878      	ldr	r0, [r7, #4]
 80164d0:	f000 f926 	bl	8016720 <USBH_Get_StringDesc>
 80164d4:	4603      	mov	r3, r0
 80164d6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80164d8:	7bbb      	ldrb	r3, [r7, #14]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d103      	bne.n	80164e6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	2207      	movs	r2, #7
 80164e2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80164e4:	e038      	b.n	8016558 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80164e6:	7bbb      	ldrb	r3, [r7, #14]
 80164e8:	2b03      	cmp	r3, #3
 80164ea:	d135      	bne.n	8016558 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	2207      	movs	r2, #7
 80164f0:	705a      	strb	r2, [r3, #1]
      break;
 80164f2:	e031      	b.n	8016558 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	2207      	movs	r2, #7
 80164f8:	705a      	strb	r2, [r3, #1]
      break;
 80164fa:	e02d      	b.n	8016558 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	f893 3436 	ldrb.w	r3, [r3, #1078]	; 0x436
 8016502:	2b00      	cmp	r3, #0
 8016504:	d017      	beq.n	8016536 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	f893 1436 	ldrb.w	r1, [r3, #1078]	; 0x436
                                        phost->device.Data, 0xFFU);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8016512:	23ff      	movs	r3, #255	; 0xff
 8016514:	6878      	ldr	r0, [r7, #4]
 8016516:	f000 f903 	bl	8016720 <USBH_Get_StringDesc>
 801651a:	4603      	mov	r3, r0
 801651c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801651e:	7bbb      	ldrb	r3, [r7, #14]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d102      	bne.n	801652a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8016524:	2300      	movs	r3, #0
 8016526:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8016528:	e018      	b.n	801655c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801652a:	7bbb      	ldrb	r3, [r7, #14]
 801652c:	2b03      	cmp	r3, #3
 801652e:	d115      	bne.n	801655c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8016530:	2300      	movs	r3, #0
 8016532:	73fb      	strb	r3, [r7, #15]
      break;
 8016534:	e012      	b.n	801655c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8016536:	2300      	movs	r3, #0
 8016538:	73fb      	strb	r3, [r7, #15]
      break;
 801653a:	e00f      	b.n	801655c <USBH_HandleEnum+0x3bc>

    default:
      break;
 801653c:	bf00      	nop
 801653e:	e00e      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016540:	bf00      	nop
 8016542:	e00c      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016544:	bf00      	nop
 8016546:	e00a      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016548:	bf00      	nop
 801654a:	e008      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 801654c:	bf00      	nop
 801654e:	e006      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016550:	bf00      	nop
 8016552:	e004      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016554:	bf00      	nop
 8016556:	e002      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 8016558:	bf00      	nop
 801655a:	e000      	b.n	801655e <USBH_HandleEnum+0x3be>
      break;
 801655c:	bf00      	nop
  }
  return Status;
 801655e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016560:	4618      	mov	r0, r3
 8016562:	3710      	adds	r7, #16
 8016564:	46bd      	mov	sp, r7
 8016566:	bd80      	pop	{r7, pc}

08016568 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8016568:	b480      	push	{r7}
 801656a:	b083      	sub	sp, #12
 801656c:	af00      	add	r7, sp, #0
 801656e:	6078      	str	r0, [r7, #4]
 8016570:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	683a      	ldr	r2, [r7, #0]
 8016576:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
}
 801657a:	bf00      	nop
 801657c:	370c      	adds	r7, #12
 801657e:	46bd      	mov	sp, r7
 8016580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016584:	4770      	bx	lr

08016586 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8016586:	b580      	push	{r7, lr}
 8016588:	b082      	sub	sp, #8
 801658a:	af00      	add	r7, sp, #0
 801658c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8016594:	1c5a      	adds	r2, r3, #1
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
  USBH_HandleSof(phost);
 801659c:	6878      	ldr	r0, [r7, #4]
 801659e:	f000 f804 	bl	80165aa <USBH_HandleSof>
}
 80165a2:	bf00      	nop
 80165a4:	3708      	adds	r7, #8
 80165a6:	46bd      	mov	sp, r7
 80165a8:	bd80      	pop	{r7, pc}

080165aa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80165aa:	b580      	push	{r7, lr}
 80165ac:	b082      	sub	sp, #8
 80165ae:	af00      	add	r7, sp, #0
 80165b0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	781b      	ldrb	r3, [r3, #0]
 80165b6:	b2db      	uxtb	r3, r3
 80165b8:	2b0b      	cmp	r3, #11
 80165ba:	d10a      	bne.n	80165d2 <USBH_HandleSof+0x28>
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80165c2:	2b00      	cmp	r3, #0
 80165c4:	d005      	beq.n	80165d2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80165cc:	699b      	ldr	r3, [r3, #24]
 80165ce:	6878      	ldr	r0, [r7, #4]
 80165d0:	4798      	blx	r3
  }
}
 80165d2:	bf00      	nop
 80165d4:	3708      	adds	r7, #8
 80165d6:	46bd      	mov	sp, r7
 80165d8:	bd80      	pop	{r7, pc}

080165da <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80165da:	b480      	push	{r7}
 80165dc:	b083      	sub	sp, #12
 80165de:	af00      	add	r7, sp, #0
 80165e0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	2201      	movs	r2, #1
 80165e6:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80165ea:	bf00      	nop
}
 80165ec:	370c      	adds	r7, #12
 80165ee:	46bd      	mov	sp, r7
 80165f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f4:	4770      	bx	lr

080165f6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80165f6:	b480      	push	{r7}
 80165f8:	b083      	sub	sp, #12
 80165fa:	af00      	add	r7, sp, #0
 80165fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80165fe:	687b      	ldr	r3, [r7, #4]
 8016600:	2200      	movs	r2, #0
 8016602:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423

  return;
 8016606:	bf00      	nop
}
 8016608:	370c      	adds	r7, #12
 801660a:	46bd      	mov	sp, r7
 801660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016610:	4770      	bx	lr

08016612 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8016612:	b480      	push	{r7}
 8016614:	b083      	sub	sp, #12
 8016616:	af00      	add	r7, sp, #0
 8016618:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	2201      	movs	r2, #1
 801661e:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.is_disconnected = 0U;
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	2200      	movs	r2, #0
 8016626:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_ReEnumerated = 0U;
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	2200      	movs	r2, #0
 801662e:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8016632:	2300      	movs	r3, #0
}
 8016634:	4618      	mov	r0, r3
 8016636:	370c      	adds	r7, #12
 8016638:	46bd      	mov	sp, r7
 801663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801663e:	4770      	bx	lr

08016640 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8016640:	b580      	push	{r7, lr}
 8016642:	b082      	sub	sp, #8
 8016644:	af00      	add	r7, sp, #0
 8016646:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	2201      	movs	r2, #1
 801664c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_connected = 0U;
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	2200      	movs	r2, #0
 8016654:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.PortEnabled = 0U;
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	2200      	movs	r2, #0
 801665c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423

  /* Stop Host */
  USBH_LL_Stop(phost);
 8016660:	6878      	ldr	r0, [r7, #4]
 8016662:	f7fd fc30 	bl	8013ec6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	791b      	ldrb	r3, [r3, #4]
 801666a:	4619      	mov	r1, r3
 801666c:	6878      	ldr	r0, [r7, #4]
 801666e:	f000 fda4 	bl	80171ba <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	795b      	ldrb	r3, [r3, #5]
 8016676:	4619      	mov	r1, r3
 8016678:	6878      	ldr	r0, [r7, #4]
 801667a:	f000 fd9e 	bl	80171ba <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 801667e:	2300      	movs	r3, #0
}
 8016680:	4618      	mov	r0, r3
 8016682:	3708      	adds	r7, #8
 8016684:	46bd      	mov	sp, r7
 8016686:	bd80      	pop	{r7, pc}

08016688 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8016688:	b580      	push	{r7, lr}
 801668a:	b086      	sub	sp, #24
 801668c:	af02      	add	r7, sp, #8
 801668e:	6078      	str	r0, [r7, #4]
 8016690:	460b      	mov	r3, r1
 8016692:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	f503 7207 	add.w	r2, r3, #540	; 0x21c
  if ((status = USBH_GetDescriptor(phost,
 801669a:	78fb      	ldrb	r3, [r7, #3]
 801669c:	b29b      	uxth	r3, r3
 801669e:	9300      	str	r3, [sp, #0]
 80166a0:	4613      	mov	r3, r2
 80166a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80166a6:	2100      	movs	r1, #0
 80166a8:	6878      	ldr	r0, [r7, #4]
 80166aa:	f000 f864 	bl	8016776 <USBH_GetDescriptor>
 80166ae:	4603      	mov	r3, r0
 80166b0:	73fb      	strb	r3, [r7, #15]
 80166b2:	7bfb      	ldrb	r3, [r7, #15]
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d10a      	bne.n	80166ce <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	f203 4026 	addw	r0, r3, #1062	; 0x426
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 80166c4:	78fa      	ldrb	r2, [r7, #3]
 80166c6:	b292      	uxth	r2, r2
 80166c8:	4619      	mov	r1, r3
 80166ca:	f000 f918 	bl	80168fe <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80166ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80166d0:	4618      	mov	r0, r3
 80166d2:	3710      	adds	r7, #16
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd80      	pop	{r7, pc}

080166d8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80166d8:	b580      	push	{r7, lr}
 80166da:	b086      	sub	sp, #24
 80166dc:	af02      	add	r7, sp, #8
 80166de:	6078      	str	r0, [r7, #4]
 80166e0:	460b      	mov	r3, r1
 80166e2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	331c      	adds	r3, #28
 80166e8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80166ea:	887b      	ldrh	r3, [r7, #2]
 80166ec:	9300      	str	r3, [sp, #0]
 80166ee:	68fb      	ldr	r3, [r7, #12]
 80166f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80166f4:	2100      	movs	r1, #0
 80166f6:	6878      	ldr	r0, [r7, #4]
 80166f8:	f000 f83d 	bl	8016776 <USBH_GetDescriptor>
 80166fc:	4603      	mov	r3, r0
 80166fe:	72fb      	strb	r3, [r7, #11]
 8016700:	7afb      	ldrb	r3, [r7, #11]
 8016702:	2b00      	cmp	r3, #0
 8016704:	d107      	bne.n	8016716 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 801670c:	887a      	ldrh	r2, [r7, #2]
 801670e:	68f9      	ldr	r1, [r7, #12]
 8016710:	4618      	mov	r0, r3
 8016712:	f000 f964 	bl	80169de <USBH_ParseCfgDesc>
  }

  return status;
 8016716:	7afb      	ldrb	r3, [r7, #11]
}
 8016718:	4618      	mov	r0, r3
 801671a:	3710      	adds	r7, #16
 801671c:	46bd      	mov	sp, r7
 801671e:	bd80      	pop	{r7, pc}

08016720 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8016720:	b580      	push	{r7, lr}
 8016722:	b088      	sub	sp, #32
 8016724:	af02      	add	r7, sp, #8
 8016726:	60f8      	str	r0, [r7, #12]
 8016728:	607a      	str	r2, [r7, #4]
 801672a:	461a      	mov	r2, r3
 801672c:	460b      	mov	r3, r1
 801672e:	72fb      	strb	r3, [r7, #11]
 8016730:	4613      	mov	r3, r2
 8016732:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8016734:	7afb      	ldrb	r3, [r7, #11]
 8016736:	b29b      	uxth	r3, r3
 8016738:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 801673c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	f503 7107 	add.w	r1, r3, #540	; 0x21c
  if ((status = USBH_GetDescriptor(phost,
 8016744:	893b      	ldrh	r3, [r7, #8]
 8016746:	9300      	str	r3, [sp, #0]
 8016748:	460b      	mov	r3, r1
 801674a:	2100      	movs	r1, #0
 801674c:	68f8      	ldr	r0, [r7, #12]
 801674e:	f000 f812 	bl	8016776 <USBH_GetDescriptor>
 8016752:	4603      	mov	r3, r0
 8016754:	75fb      	strb	r3, [r7, #23]
 8016756:	7dfb      	ldrb	r3, [r7, #23]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d107      	bne.n	801676c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8016762:	893a      	ldrh	r2, [r7, #8]
 8016764:	6879      	ldr	r1, [r7, #4]
 8016766:	4618      	mov	r0, r3
 8016768:	f000 fa37 	bl	8016bda <USBH_ParseStringDesc>
  }

  return status;
 801676c:	7dfb      	ldrb	r3, [r7, #23]
}
 801676e:	4618      	mov	r0, r3
 8016770:	3718      	adds	r7, #24
 8016772:	46bd      	mov	sp, r7
 8016774:	bd80      	pop	{r7, pc}

08016776 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8016776:	b580      	push	{r7, lr}
 8016778:	b084      	sub	sp, #16
 801677a:	af00      	add	r7, sp, #0
 801677c:	60f8      	str	r0, [r7, #12]
 801677e:	607b      	str	r3, [r7, #4]
 8016780:	460b      	mov	r3, r1
 8016782:	72fb      	strb	r3, [r7, #11]
 8016784:	4613      	mov	r3, r2
 8016786:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	789b      	ldrb	r3, [r3, #2]
 801678c:	2b01      	cmp	r3, #1
 801678e:	d11c      	bne.n	80167ca <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8016790:	7afb      	ldrb	r3, [r7, #11]
 8016792:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016796:	b2da      	uxtb	r2, r3
 8016798:	68fb      	ldr	r3, [r7, #12]
 801679a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 801679c:	68fb      	ldr	r3, [r7, #12]
 801679e:	2206      	movs	r2, #6
 80167a0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80167a2:	68fb      	ldr	r3, [r7, #12]
 80167a4:	893a      	ldrh	r2, [r7, #8]
 80167a6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80167a8:	893b      	ldrh	r3, [r7, #8]
 80167aa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80167ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80167b2:	d104      	bne.n	80167be <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	f240 4209 	movw	r2, #1033	; 0x409
 80167ba:	829a      	strh	r2, [r3, #20]
 80167bc:	e002      	b.n	80167c4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80167be:	68fb      	ldr	r3, [r7, #12]
 80167c0:	2200      	movs	r2, #0
 80167c2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80167c4:	68fb      	ldr	r3, [r7, #12]
 80167c6:	8b3a      	ldrh	r2, [r7, #24]
 80167c8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80167ca:	8b3b      	ldrh	r3, [r7, #24]
 80167cc:	461a      	mov	r2, r3
 80167ce:	6879      	ldr	r1, [r7, #4]
 80167d0:	68f8      	ldr	r0, [r7, #12]
 80167d2:	f000 fa50 	bl	8016c76 <USBH_CtlReq>
 80167d6:	4603      	mov	r3, r0
}
 80167d8:	4618      	mov	r0, r3
 80167da:	3710      	adds	r7, #16
 80167dc:	46bd      	mov	sp, r7
 80167de:	bd80      	pop	{r7, pc}

080167e0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80167e0:	b580      	push	{r7, lr}
 80167e2:	b082      	sub	sp, #8
 80167e4:	af00      	add	r7, sp, #0
 80167e6:	6078      	str	r0, [r7, #4]
 80167e8:	460b      	mov	r3, r1
 80167ea:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	789b      	ldrb	r3, [r3, #2]
 80167f0:	2b01      	cmp	r3, #1
 80167f2:	d10f      	bne.n	8016814 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	2200      	movs	r2, #0
 80167f8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	2205      	movs	r2, #5
 80167fe:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8016800:	78fb      	ldrb	r3, [r7, #3]
 8016802:	b29a      	uxth	r2, r3
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	2200      	movs	r2, #0
 801680c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	2200      	movs	r2, #0
 8016812:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8016814:	2200      	movs	r2, #0
 8016816:	2100      	movs	r1, #0
 8016818:	6878      	ldr	r0, [r7, #4]
 801681a:	f000 fa2c 	bl	8016c76 <USBH_CtlReq>
 801681e:	4603      	mov	r3, r0
}
 8016820:	4618      	mov	r0, r3
 8016822:	3708      	adds	r7, #8
 8016824:	46bd      	mov	sp, r7
 8016826:	bd80      	pop	{r7, pc}

08016828 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b082      	sub	sp, #8
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
 8016830:	460b      	mov	r3, r1
 8016832:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	789b      	ldrb	r3, [r3, #2]
 8016838:	2b01      	cmp	r3, #1
 801683a:	d10e      	bne.n	801685a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	2200      	movs	r2, #0
 8016840:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	2209      	movs	r2, #9
 8016846:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	887a      	ldrh	r2, [r7, #2]
 801684c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801684e:	687b      	ldr	r3, [r7, #4]
 8016850:	2200      	movs	r2, #0
 8016852:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	2200      	movs	r2, #0
 8016858:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 801685a:	2200      	movs	r2, #0
 801685c:	2100      	movs	r1, #0
 801685e:	6878      	ldr	r0, [r7, #4]
 8016860:	f000 fa09 	bl	8016c76 <USBH_CtlReq>
 8016864:	4603      	mov	r3, r0
}
 8016866:	4618      	mov	r0, r3
 8016868:	3708      	adds	r7, #8
 801686a:	46bd      	mov	sp, r7
 801686c:	bd80      	pop	{r7, pc}

0801686e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801686e:	b580      	push	{r7, lr}
 8016870:	b082      	sub	sp, #8
 8016872:	af00      	add	r7, sp, #0
 8016874:	6078      	str	r0, [r7, #4]
 8016876:	460b      	mov	r3, r1
 8016878:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	789b      	ldrb	r3, [r3, #2]
 801687e:	2b01      	cmp	r3, #1
 8016880:	d10f      	bne.n	80168a2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	2200      	movs	r2, #0
 8016886:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	2203      	movs	r2, #3
 801688c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801688e:	78fb      	ldrb	r3, [r7, #3]
 8016890:	b29a      	uxth	r2, r3
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	2200      	movs	r2, #0
 801689a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	2200      	movs	r2, #0
 80168a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80168a2:	2200      	movs	r2, #0
 80168a4:	2100      	movs	r1, #0
 80168a6:	6878      	ldr	r0, [r7, #4]
 80168a8:	f000 f9e5 	bl	8016c76 <USBH_CtlReq>
 80168ac:	4603      	mov	r3, r0
}
 80168ae:	4618      	mov	r0, r3
 80168b0:	3708      	adds	r7, #8
 80168b2:	46bd      	mov	sp, r7
 80168b4:	bd80      	pop	{r7, pc}

080168b6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80168b6:	b580      	push	{r7, lr}
 80168b8:	b082      	sub	sp, #8
 80168ba:	af00      	add	r7, sp, #0
 80168bc:	6078      	str	r0, [r7, #4]
 80168be:	460b      	mov	r3, r1
 80168c0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	789b      	ldrb	r3, [r3, #2]
 80168c6:	2b01      	cmp	r3, #1
 80168c8:	d10f      	bne.n	80168ea <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	2202      	movs	r2, #2
 80168ce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	2201      	movs	r2, #1
 80168d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	2200      	movs	r2, #0
 80168da:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80168dc:	78fb      	ldrb	r3, [r7, #3]
 80168de:	b29a      	uxth	r2, r3
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	2200      	movs	r2, #0
 80168e8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80168ea:	2200      	movs	r2, #0
 80168ec:	2100      	movs	r1, #0
 80168ee:	6878      	ldr	r0, [r7, #4]
 80168f0:	f000 f9c1 	bl	8016c76 <USBH_CtlReq>
 80168f4:	4603      	mov	r3, r0
}
 80168f6:	4618      	mov	r0, r3
 80168f8:	3708      	adds	r7, #8
 80168fa:	46bd      	mov	sp, r7
 80168fc:	bd80      	pop	{r7, pc}

080168fe <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80168fe:	b480      	push	{r7}
 8016900:	b085      	sub	sp, #20
 8016902:	af00      	add	r7, sp, #0
 8016904:	60f8      	str	r0, [r7, #12]
 8016906:	60b9      	str	r1, [r7, #8]
 8016908:	4613      	mov	r3, r2
 801690a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 801690c:	68bb      	ldr	r3, [r7, #8]
 801690e:	781a      	ldrb	r2, [r3, #0]
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	785a      	ldrb	r2, [r3, #1]
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 801691c:	68bb      	ldr	r3, [r7, #8]
 801691e:	3302      	adds	r3, #2
 8016920:	781b      	ldrb	r3, [r3, #0]
 8016922:	b29a      	uxth	r2, r3
 8016924:	68bb      	ldr	r3, [r7, #8]
 8016926:	3303      	adds	r3, #3
 8016928:	781b      	ldrb	r3, [r3, #0]
 801692a:	b29b      	uxth	r3, r3
 801692c:	021b      	lsls	r3, r3, #8
 801692e:	b29b      	uxth	r3, r3
 8016930:	4313      	orrs	r3, r2
 8016932:	b29a      	uxth	r2, r3
 8016934:	68fb      	ldr	r3, [r7, #12]
 8016936:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8016938:	68bb      	ldr	r3, [r7, #8]
 801693a:	791a      	ldrb	r2, [r3, #4]
 801693c:	68fb      	ldr	r3, [r7, #12]
 801693e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8016940:	68bb      	ldr	r3, [r7, #8]
 8016942:	795a      	ldrb	r2, [r3, #5]
 8016944:	68fb      	ldr	r3, [r7, #12]
 8016946:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8016948:	68bb      	ldr	r3, [r7, #8]
 801694a:	799a      	ldrb	r2, [r3, #6]
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8016950:	68bb      	ldr	r3, [r7, #8]
 8016952:	79da      	ldrb	r2, [r3, #7]
 8016954:	68fb      	ldr	r3, [r7, #12]
 8016956:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8016958:	88fb      	ldrh	r3, [r7, #6]
 801695a:	2b08      	cmp	r3, #8
 801695c:	d939      	bls.n	80169d2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 801695e:	68bb      	ldr	r3, [r7, #8]
 8016960:	3308      	adds	r3, #8
 8016962:	781b      	ldrb	r3, [r3, #0]
 8016964:	b29a      	uxth	r2, r3
 8016966:	68bb      	ldr	r3, [r7, #8]
 8016968:	3309      	adds	r3, #9
 801696a:	781b      	ldrb	r3, [r3, #0]
 801696c:	b29b      	uxth	r3, r3
 801696e:	021b      	lsls	r3, r3, #8
 8016970:	b29b      	uxth	r3, r3
 8016972:	4313      	orrs	r3, r2
 8016974:	b29a      	uxth	r2, r3
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 801697a:	68bb      	ldr	r3, [r7, #8]
 801697c:	330a      	adds	r3, #10
 801697e:	781b      	ldrb	r3, [r3, #0]
 8016980:	b29a      	uxth	r2, r3
 8016982:	68bb      	ldr	r3, [r7, #8]
 8016984:	330b      	adds	r3, #11
 8016986:	781b      	ldrb	r3, [r3, #0]
 8016988:	b29b      	uxth	r3, r3
 801698a:	021b      	lsls	r3, r3, #8
 801698c:	b29b      	uxth	r3, r3
 801698e:	4313      	orrs	r3, r2
 8016990:	b29a      	uxth	r2, r3
 8016992:	68fb      	ldr	r3, [r7, #12]
 8016994:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8016996:	68bb      	ldr	r3, [r7, #8]
 8016998:	330c      	adds	r3, #12
 801699a:	781b      	ldrb	r3, [r3, #0]
 801699c:	b29a      	uxth	r2, r3
 801699e:	68bb      	ldr	r3, [r7, #8]
 80169a0:	330d      	adds	r3, #13
 80169a2:	781b      	ldrb	r3, [r3, #0]
 80169a4:	b29b      	uxth	r3, r3
 80169a6:	021b      	lsls	r3, r3, #8
 80169a8:	b29b      	uxth	r3, r3
 80169aa:	4313      	orrs	r3, r2
 80169ac:	b29a      	uxth	r2, r3
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80169b2:	68bb      	ldr	r3, [r7, #8]
 80169b4:	7b9a      	ldrb	r2, [r3, #14]
 80169b6:	68fb      	ldr	r3, [r7, #12]
 80169b8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80169ba:	68bb      	ldr	r3, [r7, #8]
 80169bc:	7bda      	ldrb	r2, [r3, #15]
 80169be:	68fb      	ldr	r3, [r7, #12]
 80169c0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80169c2:	68bb      	ldr	r3, [r7, #8]
 80169c4:	7c1a      	ldrb	r2, [r3, #16]
 80169c6:	68fb      	ldr	r3, [r7, #12]
 80169c8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80169ca:	68bb      	ldr	r3, [r7, #8]
 80169cc:	7c5a      	ldrb	r2, [r3, #17]
 80169ce:	68fb      	ldr	r3, [r7, #12]
 80169d0:	745a      	strb	r2, [r3, #17]
  }
}
 80169d2:	bf00      	nop
 80169d4:	3714      	adds	r7, #20
 80169d6:	46bd      	mov	sp, r7
 80169d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169dc:	4770      	bx	lr

080169de <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80169de:	b580      	push	{r7, lr}
 80169e0:	b08a      	sub	sp, #40	; 0x28
 80169e2:	af00      	add	r7, sp, #0
 80169e4:	60f8      	str	r0, [r7, #12]
 80169e6:	60b9      	str	r1, [r7, #8]
 80169e8:	4613      	mov	r3, r2
 80169ea:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80169ec:	68bb      	ldr	r3, [r7, #8]
 80169ee:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80169f0:	2300      	movs	r3, #0
 80169f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80169f6:	2300      	movs	r3, #0
 80169f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80169fc:	68bb      	ldr	r3, [r7, #8]
 80169fe:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8016a00:	68bb      	ldr	r3, [r7, #8]
 8016a02:	781a      	ldrb	r2, [r3, #0]
 8016a04:	68fb      	ldr	r3, [r7, #12]
 8016a06:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8016a08:	68bb      	ldr	r3, [r7, #8]
 8016a0a:	785a      	ldrb	r2, [r3, #1]
 8016a0c:	68fb      	ldr	r3, [r7, #12]
 8016a0e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8016a10:	68bb      	ldr	r3, [r7, #8]
 8016a12:	3302      	adds	r3, #2
 8016a14:	781b      	ldrb	r3, [r3, #0]
 8016a16:	b29a      	uxth	r2, r3
 8016a18:	68bb      	ldr	r3, [r7, #8]
 8016a1a:	3303      	adds	r3, #3
 8016a1c:	781b      	ldrb	r3, [r3, #0]
 8016a1e:	b29b      	uxth	r3, r3
 8016a20:	021b      	lsls	r3, r3, #8
 8016a22:	b29b      	uxth	r3, r3
 8016a24:	4313      	orrs	r3, r2
 8016a26:	b29a      	uxth	r2, r3
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8016a2c:	68bb      	ldr	r3, [r7, #8]
 8016a2e:	791a      	ldrb	r2, [r3, #4]
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8016a34:	68bb      	ldr	r3, [r7, #8]
 8016a36:	795a      	ldrb	r2, [r3, #5]
 8016a38:	68fb      	ldr	r3, [r7, #12]
 8016a3a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8016a3c:	68bb      	ldr	r3, [r7, #8]
 8016a3e:	799a      	ldrb	r2, [r3, #6]
 8016a40:	68fb      	ldr	r3, [r7, #12]
 8016a42:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8016a44:	68bb      	ldr	r3, [r7, #8]
 8016a46:	79da      	ldrb	r2, [r3, #7]
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8016a4c:	68bb      	ldr	r3, [r7, #8]
 8016a4e:	7a1a      	ldrb	r2, [r3, #8]
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8016a54:	88fb      	ldrh	r3, [r7, #6]
 8016a56:	2b09      	cmp	r3, #9
 8016a58:	d95f      	bls.n	8016b1a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8016a5a:	2309      	movs	r3, #9
 8016a5c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8016a5e:	2300      	movs	r3, #0
 8016a60:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8016a62:	e051      	b.n	8016b08 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8016a64:	f107 0316 	add.w	r3, r7, #22
 8016a68:	4619      	mov	r1, r3
 8016a6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016a6c:	f000 f8e8 	bl	8016c40 <USBH_GetNextDesc>
 8016a70:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8016a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a74:	785b      	ldrb	r3, [r3, #1]
 8016a76:	2b04      	cmp	r3, #4
 8016a78:	d146      	bne.n	8016b08 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8016a7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016a7e:	221a      	movs	r2, #26
 8016a80:	fb02 f303 	mul.w	r3, r2, r3
 8016a84:	3308      	adds	r3, #8
 8016a86:	68fa      	ldr	r2, [r7, #12]
 8016a88:	4413      	add	r3, r2
 8016a8a:	3302      	adds	r3, #2
 8016a8c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8016a8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016a90:	69f8      	ldr	r0, [r7, #28]
 8016a92:	f000 f846 	bl	8016b22 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8016a96:	2300      	movs	r3, #0
 8016a98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8016a9c:	2300      	movs	r3, #0
 8016a9e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8016aa0:	e022      	b.n	8016ae8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8016aa2:	f107 0316 	add.w	r3, r7, #22
 8016aa6:	4619      	mov	r1, r3
 8016aa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016aaa:	f000 f8c9 	bl	8016c40 <USBH_GetNextDesc>
 8016aae:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8016ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ab2:	785b      	ldrb	r3, [r3, #1]
 8016ab4:	2b05      	cmp	r3, #5
 8016ab6:	d117      	bne.n	8016ae8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8016ab8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016abc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8016ac0:	3201      	adds	r2, #1
 8016ac2:	00d2      	lsls	r2, r2, #3
 8016ac4:	211a      	movs	r1, #26
 8016ac6:	fb01 f303 	mul.w	r3, r1, r3
 8016aca:	4413      	add	r3, r2
 8016acc:	3308      	adds	r3, #8
 8016ace:	68fa      	ldr	r2, [r7, #12]
 8016ad0:	4413      	add	r3, r2
 8016ad2:	3304      	adds	r3, #4
 8016ad4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8016ad6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016ad8:	69b8      	ldr	r0, [r7, #24]
 8016ada:	f000 f851 	bl	8016b80 <USBH_ParseEPDesc>
            ep_ix++;
 8016ade:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016ae2:	3301      	adds	r3, #1
 8016ae4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8016ae8:	69fb      	ldr	r3, [r7, #28]
 8016aea:	791b      	ldrb	r3, [r3, #4]
 8016aec:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8016af0:	429a      	cmp	r2, r3
 8016af2:	d204      	bcs.n	8016afe <USBH_ParseCfgDesc+0x120>
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	885a      	ldrh	r2, [r3, #2]
 8016af8:	8afb      	ldrh	r3, [r7, #22]
 8016afa:	429a      	cmp	r2, r3
 8016afc:	d8d1      	bhi.n	8016aa2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8016afe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016b02:	3301      	adds	r3, #1
 8016b04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8016b08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016b0c:	2b01      	cmp	r3, #1
 8016b0e:	d804      	bhi.n	8016b1a <USBH_ParseCfgDesc+0x13c>
 8016b10:	68fb      	ldr	r3, [r7, #12]
 8016b12:	885a      	ldrh	r2, [r3, #2]
 8016b14:	8afb      	ldrh	r3, [r7, #22]
 8016b16:	429a      	cmp	r2, r3
 8016b18:	d8a4      	bhi.n	8016a64 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8016b1a:	bf00      	nop
 8016b1c:	3728      	adds	r7, #40	; 0x28
 8016b1e:	46bd      	mov	sp, r7
 8016b20:	bd80      	pop	{r7, pc}

08016b22 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8016b22:	b480      	push	{r7}
 8016b24:	b083      	sub	sp, #12
 8016b26:	af00      	add	r7, sp, #0
 8016b28:	6078      	str	r0, [r7, #4]
 8016b2a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8016b2c:	683b      	ldr	r3, [r7, #0]
 8016b2e:	781a      	ldrb	r2, [r3, #0]
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8016b34:	683b      	ldr	r3, [r7, #0]
 8016b36:	785a      	ldrb	r2, [r3, #1]
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8016b3c:	683b      	ldr	r3, [r7, #0]
 8016b3e:	789a      	ldrb	r2, [r3, #2]
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8016b44:	683b      	ldr	r3, [r7, #0]
 8016b46:	78da      	ldrb	r2, [r3, #3]
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8016b4c:	683b      	ldr	r3, [r7, #0]
 8016b4e:	791a      	ldrb	r2, [r3, #4]
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8016b54:	683b      	ldr	r3, [r7, #0]
 8016b56:	795a      	ldrb	r2, [r3, #5]
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8016b5c:	683b      	ldr	r3, [r7, #0]
 8016b5e:	799a      	ldrb	r2, [r3, #6]
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8016b64:	683b      	ldr	r3, [r7, #0]
 8016b66:	79da      	ldrb	r2, [r3, #7]
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8016b6c:	683b      	ldr	r3, [r7, #0]
 8016b6e:	7a1a      	ldrb	r2, [r3, #8]
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	721a      	strb	r2, [r3, #8]
}
 8016b74:	bf00      	nop
 8016b76:	370c      	adds	r7, #12
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b7e:	4770      	bx	lr

08016b80 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8016b80:	b480      	push	{r7}
 8016b82:	b083      	sub	sp, #12
 8016b84:	af00      	add	r7, sp, #0
 8016b86:	6078      	str	r0, [r7, #4]
 8016b88:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8016b8a:	683b      	ldr	r3, [r7, #0]
 8016b8c:	781a      	ldrb	r2, [r3, #0]
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8016b92:	683b      	ldr	r3, [r7, #0]
 8016b94:	785a      	ldrb	r2, [r3, #1]
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8016b9a:	683b      	ldr	r3, [r7, #0]
 8016b9c:	789a      	ldrb	r2, [r3, #2]
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8016ba2:	683b      	ldr	r3, [r7, #0]
 8016ba4:	78da      	ldrb	r2, [r3, #3]
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8016baa:	683b      	ldr	r3, [r7, #0]
 8016bac:	3304      	adds	r3, #4
 8016bae:	781b      	ldrb	r3, [r3, #0]
 8016bb0:	b29a      	uxth	r2, r3
 8016bb2:	683b      	ldr	r3, [r7, #0]
 8016bb4:	3305      	adds	r3, #5
 8016bb6:	781b      	ldrb	r3, [r3, #0]
 8016bb8:	b29b      	uxth	r3, r3
 8016bba:	021b      	lsls	r3, r3, #8
 8016bbc:	b29b      	uxth	r3, r3
 8016bbe:	4313      	orrs	r3, r2
 8016bc0:	b29a      	uxth	r2, r3
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8016bc6:	683b      	ldr	r3, [r7, #0]
 8016bc8:	799a      	ldrb	r2, [r3, #6]
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	719a      	strb	r2, [r3, #6]
}
 8016bce:	bf00      	nop
 8016bd0:	370c      	adds	r7, #12
 8016bd2:	46bd      	mov	sp, r7
 8016bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bd8:	4770      	bx	lr

08016bda <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8016bda:	b480      	push	{r7}
 8016bdc:	b087      	sub	sp, #28
 8016bde:	af00      	add	r7, sp, #0
 8016be0:	60f8      	str	r0, [r7, #12]
 8016be2:	60b9      	str	r1, [r7, #8]
 8016be4:	4613      	mov	r3, r2
 8016be6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8016be8:	68fb      	ldr	r3, [r7, #12]
 8016bea:	3301      	adds	r3, #1
 8016bec:	781b      	ldrb	r3, [r3, #0]
 8016bee:	2b03      	cmp	r3, #3
 8016bf0:	d120      	bne.n	8016c34 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	781b      	ldrb	r3, [r3, #0]
 8016bf6:	1e9a      	subs	r2, r3, #2
 8016bf8:	88fb      	ldrh	r3, [r7, #6]
 8016bfa:	4293      	cmp	r3, r2
 8016bfc:	bf28      	it	cs
 8016bfe:	4613      	movcs	r3, r2
 8016c00:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8016c02:	68fb      	ldr	r3, [r7, #12]
 8016c04:	3302      	adds	r3, #2
 8016c06:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8016c08:	2300      	movs	r3, #0
 8016c0a:	82fb      	strh	r3, [r7, #22]
 8016c0c:	e00b      	b.n	8016c26 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8016c0e:	8afb      	ldrh	r3, [r7, #22]
 8016c10:	68fa      	ldr	r2, [r7, #12]
 8016c12:	4413      	add	r3, r2
 8016c14:	781a      	ldrb	r2, [r3, #0]
 8016c16:	68bb      	ldr	r3, [r7, #8]
 8016c18:	701a      	strb	r2, [r3, #0]
      pdest++;
 8016c1a:	68bb      	ldr	r3, [r7, #8]
 8016c1c:	3301      	adds	r3, #1
 8016c1e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8016c20:	8afb      	ldrh	r3, [r7, #22]
 8016c22:	3302      	adds	r3, #2
 8016c24:	82fb      	strh	r3, [r7, #22]
 8016c26:	8afa      	ldrh	r2, [r7, #22]
 8016c28:	8abb      	ldrh	r3, [r7, #20]
 8016c2a:	429a      	cmp	r2, r3
 8016c2c:	d3ef      	bcc.n	8016c0e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8016c2e:	68bb      	ldr	r3, [r7, #8]
 8016c30:	2200      	movs	r2, #0
 8016c32:	701a      	strb	r2, [r3, #0]
  }
}
 8016c34:	bf00      	nop
 8016c36:	371c      	adds	r7, #28
 8016c38:	46bd      	mov	sp, r7
 8016c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c3e:	4770      	bx	lr

08016c40 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8016c40:	b480      	push	{r7}
 8016c42:	b085      	sub	sp, #20
 8016c44:	af00      	add	r7, sp, #0
 8016c46:	6078      	str	r0, [r7, #4]
 8016c48:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8016c4a:	683b      	ldr	r3, [r7, #0]
 8016c4c:	881a      	ldrh	r2, [r3, #0]
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	781b      	ldrb	r3, [r3, #0]
 8016c52:	b29b      	uxth	r3, r3
 8016c54:	4413      	add	r3, r2
 8016c56:	b29a      	uxth	r2, r3
 8016c58:	683b      	ldr	r3, [r7, #0]
 8016c5a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	781b      	ldrb	r3, [r3, #0]
 8016c60:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	4413      	add	r3, r2
 8016c66:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016c68:	68fb      	ldr	r3, [r7, #12]
}
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	3714      	adds	r7, #20
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c74:	4770      	bx	lr

08016c76 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8016c76:	b580      	push	{r7, lr}
 8016c78:	b086      	sub	sp, #24
 8016c7a:	af00      	add	r7, sp, #0
 8016c7c:	60f8      	str	r0, [r7, #12]
 8016c7e:	60b9      	str	r1, [r7, #8]
 8016c80:	4613      	mov	r3, r2
 8016c82:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8016c84:	2301      	movs	r3, #1
 8016c86:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8016c88:	68fb      	ldr	r3, [r7, #12]
 8016c8a:	789b      	ldrb	r3, [r3, #2]
 8016c8c:	2b01      	cmp	r3, #1
 8016c8e:	d002      	beq.n	8016c96 <USBH_CtlReq+0x20>
 8016c90:	2b02      	cmp	r3, #2
 8016c92:	d00f      	beq.n	8016cb4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8016c94:	e027      	b.n	8016ce6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	68ba      	ldr	r2, [r7, #8]
 8016c9a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8016c9c:	68fb      	ldr	r3, [r7, #12]
 8016c9e:	88fa      	ldrh	r2, [r7, #6]
 8016ca0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	2201      	movs	r2, #1
 8016ca6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8016ca8:	68fb      	ldr	r3, [r7, #12]
 8016caa:	2202      	movs	r2, #2
 8016cac:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8016cae:	2301      	movs	r3, #1
 8016cb0:	75fb      	strb	r3, [r7, #23]
      break;
 8016cb2:	e018      	b.n	8016ce6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8016cb4:	68f8      	ldr	r0, [r7, #12]
 8016cb6:	f000 f81b 	bl	8016cf0 <USBH_HandleControl>
 8016cba:	4603      	mov	r3, r0
 8016cbc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8016cbe:	7dfb      	ldrb	r3, [r7, #23]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d002      	beq.n	8016cca <USBH_CtlReq+0x54>
 8016cc4:	7dfb      	ldrb	r3, [r7, #23]
 8016cc6:	2b03      	cmp	r3, #3
 8016cc8:	d106      	bne.n	8016cd8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	2201      	movs	r2, #1
 8016cce:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8016cd0:	68fb      	ldr	r3, [r7, #12]
 8016cd2:	2200      	movs	r2, #0
 8016cd4:	761a      	strb	r2, [r3, #24]
      break;
 8016cd6:	e005      	b.n	8016ce4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8016cd8:	7dfb      	ldrb	r3, [r7, #23]
 8016cda:	2b02      	cmp	r3, #2
 8016cdc:	d102      	bne.n	8016ce4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8016cde:	68fb      	ldr	r3, [r7, #12]
 8016ce0:	2201      	movs	r2, #1
 8016ce2:	709a      	strb	r2, [r3, #2]
      break;
 8016ce4:	bf00      	nop
  }
  return status;
 8016ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ce8:	4618      	mov	r0, r3
 8016cea:	3718      	adds	r7, #24
 8016cec:	46bd      	mov	sp, r7
 8016cee:	bd80      	pop	{r7, pc}

08016cf0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8016cf0:	b580      	push	{r7, lr}
 8016cf2:	b086      	sub	sp, #24
 8016cf4:	af02      	add	r7, sp, #8
 8016cf6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8016cf8:	2301      	movs	r3, #1
 8016cfa:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8016cfc:	2300      	movs	r3, #0
 8016cfe:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	7e1b      	ldrb	r3, [r3, #24]
 8016d04:	3b01      	subs	r3, #1
 8016d06:	2b0a      	cmp	r3, #10
 8016d08:	f200 8156 	bhi.w	8016fb8 <USBH_HandleControl+0x2c8>
 8016d0c:	a201      	add	r2, pc, #4	; (adr r2, 8016d14 <USBH_HandleControl+0x24>)
 8016d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d12:	bf00      	nop
 8016d14:	08016d41 	.word	0x08016d41
 8016d18:	08016d5b 	.word	0x08016d5b
 8016d1c:	08016dc5 	.word	0x08016dc5
 8016d20:	08016deb 	.word	0x08016deb
 8016d24:	08016e23 	.word	0x08016e23
 8016d28:	08016e4d 	.word	0x08016e4d
 8016d2c:	08016e9f 	.word	0x08016e9f
 8016d30:	08016ec1 	.word	0x08016ec1
 8016d34:	08016efd 	.word	0x08016efd
 8016d38:	08016f23 	.word	0x08016f23
 8016d3c:	08016f61 	.word	0x08016f61
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	f103 0110 	add.w	r1, r3, #16
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	795b      	ldrb	r3, [r3, #5]
 8016d4a:	461a      	mov	r2, r3
 8016d4c:	6878      	ldr	r0, [r7, #4]
 8016d4e:	f000 f943 	bl	8016fd8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	2202      	movs	r2, #2
 8016d56:	761a      	strb	r2, [r3, #24]
      break;
 8016d58:	e139      	b.n	8016fce <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	795b      	ldrb	r3, [r3, #5]
 8016d5e:	4619      	mov	r1, r3
 8016d60:	6878      	ldr	r0, [r7, #4]
 8016d62:	f7fd f9bd 	bl	80140e0 <USBH_LL_GetURBState>
 8016d66:	4603      	mov	r3, r0
 8016d68:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8016d6a:	7bbb      	ldrb	r3, [r7, #14]
 8016d6c:	2b01      	cmp	r3, #1
 8016d6e:	d11e      	bne.n	8016dae <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	7c1b      	ldrb	r3, [r3, #16]
 8016d74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016d78:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	8adb      	ldrh	r3, [r3, #22]
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	d00a      	beq.n	8016d98 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8016d82:	7b7b      	ldrb	r3, [r7, #13]
 8016d84:	2b80      	cmp	r3, #128	; 0x80
 8016d86:	d103      	bne.n	8016d90 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	2203      	movs	r2, #3
 8016d8c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8016d8e:	e115      	b.n	8016fbc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8016d90:	687b      	ldr	r3, [r7, #4]
 8016d92:	2205      	movs	r2, #5
 8016d94:	761a      	strb	r2, [r3, #24]
      break;
 8016d96:	e111      	b.n	8016fbc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8016d98:	7b7b      	ldrb	r3, [r7, #13]
 8016d9a:	2b80      	cmp	r3, #128	; 0x80
 8016d9c:	d103      	bne.n	8016da6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	2209      	movs	r2, #9
 8016da2:	761a      	strb	r2, [r3, #24]
      break;
 8016da4:	e10a      	b.n	8016fbc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	2207      	movs	r2, #7
 8016daa:	761a      	strb	r2, [r3, #24]
      break;
 8016dac:	e106      	b.n	8016fbc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8016dae:	7bbb      	ldrb	r3, [r7, #14]
 8016db0:	2b04      	cmp	r3, #4
 8016db2:	d003      	beq.n	8016dbc <USBH_HandleControl+0xcc>
 8016db4:	7bbb      	ldrb	r3, [r7, #14]
 8016db6:	2b02      	cmp	r3, #2
 8016db8:	f040 8100 	bne.w	8016fbc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	220b      	movs	r2, #11
 8016dc0:	761a      	strb	r2, [r3, #24]
      break;
 8016dc2:	e0fb      	b.n	8016fbc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8016dca:	b29a      	uxth	r2, r3
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	6899      	ldr	r1, [r3, #8]
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	899a      	ldrh	r2, [r3, #12]
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	791b      	ldrb	r3, [r3, #4]
 8016ddc:	6878      	ldr	r0, [r7, #4]
 8016dde:	f000 f93a 	bl	8017056 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	2204      	movs	r2, #4
 8016de6:	761a      	strb	r2, [r3, #24]
      break;
 8016de8:	e0f1      	b.n	8016fce <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	791b      	ldrb	r3, [r3, #4]
 8016dee:	4619      	mov	r1, r3
 8016df0:	6878      	ldr	r0, [r7, #4]
 8016df2:	f7fd f975 	bl	80140e0 <USBH_LL_GetURBState>
 8016df6:	4603      	mov	r3, r0
 8016df8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8016dfa:	7bbb      	ldrb	r3, [r7, #14]
 8016dfc:	2b01      	cmp	r3, #1
 8016dfe:	d102      	bne.n	8016e06 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	2209      	movs	r2, #9
 8016e04:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8016e06:	7bbb      	ldrb	r3, [r7, #14]
 8016e08:	2b05      	cmp	r3, #5
 8016e0a:	d102      	bne.n	8016e12 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8016e0c:	2303      	movs	r3, #3
 8016e0e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8016e10:	e0d6      	b.n	8016fc0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8016e12:	7bbb      	ldrb	r3, [r7, #14]
 8016e14:	2b04      	cmp	r3, #4
 8016e16:	f040 80d3 	bne.w	8016fc0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	220b      	movs	r2, #11
 8016e1e:	761a      	strb	r2, [r3, #24]
      break;
 8016e20:	e0ce      	b.n	8016fc0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	6899      	ldr	r1, [r3, #8]
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	899a      	ldrh	r2, [r3, #12]
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	795b      	ldrb	r3, [r3, #5]
 8016e2e:	2001      	movs	r0, #1
 8016e30:	9000      	str	r0, [sp, #0]
 8016e32:	6878      	ldr	r0, [r7, #4]
 8016e34:	f000 f8ea 	bl	801700c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8016e3e:	b29a      	uxth	r2, r3
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	2206      	movs	r2, #6
 8016e48:	761a      	strb	r2, [r3, #24]
      break;
 8016e4a:	e0c0      	b.n	8016fce <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	795b      	ldrb	r3, [r3, #5]
 8016e50:	4619      	mov	r1, r3
 8016e52:	6878      	ldr	r0, [r7, #4]
 8016e54:	f7fd f944 	bl	80140e0 <USBH_LL_GetURBState>
 8016e58:	4603      	mov	r3, r0
 8016e5a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8016e5c:	7bbb      	ldrb	r3, [r7, #14]
 8016e5e:	2b01      	cmp	r3, #1
 8016e60:	d103      	bne.n	8016e6a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	2207      	movs	r2, #7
 8016e66:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8016e68:	e0ac      	b.n	8016fc4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8016e6a:	7bbb      	ldrb	r3, [r7, #14]
 8016e6c:	2b05      	cmp	r3, #5
 8016e6e:	d105      	bne.n	8016e7c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	220c      	movs	r2, #12
 8016e74:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8016e76:	2303      	movs	r3, #3
 8016e78:	73fb      	strb	r3, [r7, #15]
      break;
 8016e7a:	e0a3      	b.n	8016fc4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8016e7c:	7bbb      	ldrb	r3, [r7, #14]
 8016e7e:	2b02      	cmp	r3, #2
 8016e80:	d103      	bne.n	8016e8a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	2205      	movs	r2, #5
 8016e86:	761a      	strb	r2, [r3, #24]
      break;
 8016e88:	e09c      	b.n	8016fc4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8016e8a:	7bbb      	ldrb	r3, [r7, #14]
 8016e8c:	2b04      	cmp	r3, #4
 8016e8e:	f040 8099 	bne.w	8016fc4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	220b      	movs	r2, #11
 8016e96:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8016e98:	2302      	movs	r3, #2
 8016e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8016e9c:	e092      	b.n	8016fc4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	791b      	ldrb	r3, [r3, #4]
 8016ea2:	2200      	movs	r2, #0
 8016ea4:	2100      	movs	r1, #0
 8016ea6:	6878      	ldr	r0, [r7, #4]
 8016ea8:	f000 f8d5 	bl	8017056 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8016eb2:	b29a      	uxth	r2, r3
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	2208      	movs	r2, #8
 8016ebc:	761a      	strb	r2, [r3, #24]

      break;
 8016ebe:	e086      	b.n	8016fce <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	791b      	ldrb	r3, [r3, #4]
 8016ec4:	4619      	mov	r1, r3
 8016ec6:	6878      	ldr	r0, [r7, #4]
 8016ec8:	f7fd f90a 	bl	80140e0 <USBH_LL_GetURBState>
 8016ecc:	4603      	mov	r3, r0
 8016ece:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8016ed0:	7bbb      	ldrb	r3, [r7, #14]
 8016ed2:	2b01      	cmp	r3, #1
 8016ed4:	d105      	bne.n	8016ee2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	220d      	movs	r2, #13
 8016eda:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8016edc:	2300      	movs	r3, #0
 8016ede:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8016ee0:	e072      	b.n	8016fc8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8016ee2:	7bbb      	ldrb	r3, [r7, #14]
 8016ee4:	2b04      	cmp	r3, #4
 8016ee6:	d103      	bne.n	8016ef0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	220b      	movs	r2, #11
 8016eec:	761a      	strb	r2, [r3, #24]
      break;
 8016eee:	e06b      	b.n	8016fc8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8016ef0:	7bbb      	ldrb	r3, [r7, #14]
 8016ef2:	2b05      	cmp	r3, #5
 8016ef4:	d168      	bne.n	8016fc8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8016ef6:	2303      	movs	r3, #3
 8016ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8016efa:	e065      	b.n	8016fc8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	795b      	ldrb	r3, [r3, #5]
 8016f00:	2201      	movs	r2, #1
 8016f02:	9200      	str	r2, [sp, #0]
 8016f04:	2200      	movs	r2, #0
 8016f06:	2100      	movs	r1, #0
 8016f08:	6878      	ldr	r0, [r7, #4]
 8016f0a:	f000 f87f 	bl	801700c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8016f14:	b29a      	uxth	r2, r3
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	220a      	movs	r2, #10
 8016f1e:	761a      	strb	r2, [r3, #24]
      break;
 8016f20:	e055      	b.n	8016fce <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	795b      	ldrb	r3, [r3, #5]
 8016f26:	4619      	mov	r1, r3
 8016f28:	6878      	ldr	r0, [r7, #4]
 8016f2a:	f7fd f8d9 	bl	80140e0 <USBH_LL_GetURBState>
 8016f2e:	4603      	mov	r3, r0
 8016f30:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8016f32:	7bbb      	ldrb	r3, [r7, #14]
 8016f34:	2b01      	cmp	r3, #1
 8016f36:	d105      	bne.n	8016f44 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	220d      	movs	r2, #13
 8016f40:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8016f42:	e043      	b.n	8016fcc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8016f44:	7bbb      	ldrb	r3, [r7, #14]
 8016f46:	2b02      	cmp	r3, #2
 8016f48:	d103      	bne.n	8016f52 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	2209      	movs	r2, #9
 8016f4e:	761a      	strb	r2, [r3, #24]
      break;
 8016f50:	e03c      	b.n	8016fcc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8016f52:	7bbb      	ldrb	r3, [r7, #14]
 8016f54:	2b04      	cmp	r3, #4
 8016f56:	d139      	bne.n	8016fcc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	220b      	movs	r2, #11
 8016f5c:	761a      	strb	r2, [r3, #24]
      break;
 8016f5e:	e035      	b.n	8016fcc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	7e5b      	ldrb	r3, [r3, #25]
 8016f64:	3301      	adds	r3, #1
 8016f66:	b2da      	uxtb	r2, r3
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	765a      	strb	r2, [r3, #25]
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	7e5b      	ldrb	r3, [r3, #25]
 8016f70:	2b02      	cmp	r3, #2
 8016f72:	d806      	bhi.n	8016f82 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	2201      	movs	r2, #1
 8016f78:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	2201      	movs	r2, #1
 8016f7e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8016f80:	e025      	b.n	8016fce <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8016f88:	2106      	movs	r1, #6
 8016f8a:	6878      	ldr	r0, [r7, #4]
 8016f8c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	2200      	movs	r2, #0
 8016f92:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	795b      	ldrb	r3, [r3, #5]
 8016f98:	4619      	mov	r1, r3
 8016f9a:	6878      	ldr	r0, [r7, #4]
 8016f9c:	f000 f90d 	bl	80171ba <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	791b      	ldrb	r3, [r3, #4]
 8016fa4:	4619      	mov	r1, r3
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f000 f907 	bl	80171ba <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	2200      	movs	r2, #0
 8016fb0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8016fb2:	2302      	movs	r3, #2
 8016fb4:	73fb      	strb	r3, [r7, #15]
      break;
 8016fb6:	e00a      	b.n	8016fce <USBH_HandleControl+0x2de>

    default:
      break;
 8016fb8:	bf00      	nop
 8016fba:	e008      	b.n	8016fce <USBH_HandleControl+0x2de>
      break;
 8016fbc:	bf00      	nop
 8016fbe:	e006      	b.n	8016fce <USBH_HandleControl+0x2de>
      break;
 8016fc0:	bf00      	nop
 8016fc2:	e004      	b.n	8016fce <USBH_HandleControl+0x2de>
      break;
 8016fc4:	bf00      	nop
 8016fc6:	e002      	b.n	8016fce <USBH_HandleControl+0x2de>
      break;
 8016fc8:	bf00      	nop
 8016fca:	e000      	b.n	8016fce <USBH_HandleControl+0x2de>
      break;
 8016fcc:	bf00      	nop
  }

  return status;
 8016fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8016fd0:	4618      	mov	r0, r3
 8016fd2:	3710      	adds	r7, #16
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	bd80      	pop	{r7, pc}

08016fd8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8016fd8:	b580      	push	{r7, lr}
 8016fda:	b088      	sub	sp, #32
 8016fdc:	af04      	add	r7, sp, #16
 8016fde:	60f8      	str	r0, [r7, #12]
 8016fe0:	60b9      	str	r1, [r7, #8]
 8016fe2:	4613      	mov	r3, r2
 8016fe4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8016fe6:	79f9      	ldrb	r1, [r7, #7]
 8016fe8:	2300      	movs	r3, #0
 8016fea:	9303      	str	r3, [sp, #12]
 8016fec:	2308      	movs	r3, #8
 8016fee:	9302      	str	r3, [sp, #8]
 8016ff0:	68bb      	ldr	r3, [r7, #8]
 8016ff2:	9301      	str	r3, [sp, #4]
 8016ff4:	2300      	movs	r3, #0
 8016ff6:	9300      	str	r3, [sp, #0]
 8016ff8:	2300      	movs	r3, #0
 8016ffa:	2200      	movs	r2, #0
 8016ffc:	68f8      	ldr	r0, [r7, #12]
 8016ffe:	f7fd f83e 	bl	801407e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8017002:	2300      	movs	r3, #0
}
 8017004:	4618      	mov	r0, r3
 8017006:	3710      	adds	r7, #16
 8017008:	46bd      	mov	sp, r7
 801700a:	bd80      	pop	{r7, pc}

0801700c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b088      	sub	sp, #32
 8017010:	af04      	add	r7, sp, #16
 8017012:	60f8      	str	r0, [r7, #12]
 8017014:	60b9      	str	r1, [r7, #8]
 8017016:	4611      	mov	r1, r2
 8017018:	461a      	mov	r2, r3
 801701a:	460b      	mov	r3, r1
 801701c:	80fb      	strh	r3, [r7, #6]
 801701e:	4613      	mov	r3, r2
 8017020:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8017028:	2b00      	cmp	r3, #0
 801702a:	d001      	beq.n	8017030 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 801702c:	2300      	movs	r3, #0
 801702e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8017030:	7979      	ldrb	r1, [r7, #5]
 8017032:	7e3b      	ldrb	r3, [r7, #24]
 8017034:	9303      	str	r3, [sp, #12]
 8017036:	88fb      	ldrh	r3, [r7, #6]
 8017038:	9302      	str	r3, [sp, #8]
 801703a:	68bb      	ldr	r3, [r7, #8]
 801703c:	9301      	str	r3, [sp, #4]
 801703e:	2301      	movs	r3, #1
 8017040:	9300      	str	r3, [sp, #0]
 8017042:	2300      	movs	r3, #0
 8017044:	2200      	movs	r2, #0
 8017046:	68f8      	ldr	r0, [r7, #12]
 8017048:	f7fd f819 	bl	801407e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801704c:	2300      	movs	r3, #0
}
 801704e:	4618      	mov	r0, r3
 8017050:	3710      	adds	r7, #16
 8017052:	46bd      	mov	sp, r7
 8017054:	bd80      	pop	{r7, pc}

08017056 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8017056:	b580      	push	{r7, lr}
 8017058:	b088      	sub	sp, #32
 801705a:	af04      	add	r7, sp, #16
 801705c:	60f8      	str	r0, [r7, #12]
 801705e:	60b9      	str	r1, [r7, #8]
 8017060:	4611      	mov	r1, r2
 8017062:	461a      	mov	r2, r3
 8017064:	460b      	mov	r3, r1
 8017066:	80fb      	strh	r3, [r7, #6]
 8017068:	4613      	mov	r3, r2
 801706a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 801706c:	7979      	ldrb	r1, [r7, #5]
 801706e:	2300      	movs	r3, #0
 8017070:	9303      	str	r3, [sp, #12]
 8017072:	88fb      	ldrh	r3, [r7, #6]
 8017074:	9302      	str	r3, [sp, #8]
 8017076:	68bb      	ldr	r3, [r7, #8]
 8017078:	9301      	str	r3, [sp, #4]
 801707a:	2301      	movs	r3, #1
 801707c:	9300      	str	r3, [sp, #0]
 801707e:	2300      	movs	r3, #0
 8017080:	2201      	movs	r2, #1
 8017082:	68f8      	ldr	r0, [r7, #12]
 8017084:	f7fc fffb 	bl	801407e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8017088:	2300      	movs	r3, #0

}
 801708a:	4618      	mov	r0, r3
 801708c:	3710      	adds	r7, #16
 801708e:	46bd      	mov	sp, r7
 8017090:	bd80      	pop	{r7, pc}

08017092 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8017092:	b580      	push	{r7, lr}
 8017094:	b088      	sub	sp, #32
 8017096:	af04      	add	r7, sp, #16
 8017098:	60f8      	str	r0, [r7, #12]
 801709a:	60b9      	str	r1, [r7, #8]
 801709c:	4611      	mov	r1, r2
 801709e:	461a      	mov	r2, r3
 80170a0:	460b      	mov	r3, r1
 80170a2:	80fb      	strh	r3, [r7, #6]
 80170a4:	4613      	mov	r3, r2
 80170a6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80170a8:	68fb      	ldr	r3, [r7, #12]
 80170aa:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d001      	beq.n	80170b6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80170b2:	2300      	movs	r3, #0
 80170b4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80170b6:	7979      	ldrb	r1, [r7, #5]
 80170b8:	7e3b      	ldrb	r3, [r7, #24]
 80170ba:	9303      	str	r3, [sp, #12]
 80170bc:	88fb      	ldrh	r3, [r7, #6]
 80170be:	9302      	str	r3, [sp, #8]
 80170c0:	68bb      	ldr	r3, [r7, #8]
 80170c2:	9301      	str	r3, [sp, #4]
 80170c4:	2301      	movs	r3, #1
 80170c6:	9300      	str	r3, [sp, #0]
 80170c8:	2302      	movs	r3, #2
 80170ca:	2200      	movs	r2, #0
 80170cc:	68f8      	ldr	r0, [r7, #12]
 80170ce:	f7fc ffd6 	bl	801407e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80170d2:	2300      	movs	r3, #0
}
 80170d4:	4618      	mov	r0, r3
 80170d6:	3710      	adds	r7, #16
 80170d8:	46bd      	mov	sp, r7
 80170da:	bd80      	pop	{r7, pc}

080170dc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80170dc:	b580      	push	{r7, lr}
 80170de:	b088      	sub	sp, #32
 80170e0:	af04      	add	r7, sp, #16
 80170e2:	60f8      	str	r0, [r7, #12]
 80170e4:	60b9      	str	r1, [r7, #8]
 80170e6:	4611      	mov	r1, r2
 80170e8:	461a      	mov	r2, r3
 80170ea:	460b      	mov	r3, r1
 80170ec:	80fb      	strh	r3, [r7, #6]
 80170ee:	4613      	mov	r3, r2
 80170f0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80170f2:	7979      	ldrb	r1, [r7, #5]
 80170f4:	2300      	movs	r3, #0
 80170f6:	9303      	str	r3, [sp, #12]
 80170f8:	88fb      	ldrh	r3, [r7, #6]
 80170fa:	9302      	str	r3, [sp, #8]
 80170fc:	68bb      	ldr	r3, [r7, #8]
 80170fe:	9301      	str	r3, [sp, #4]
 8017100:	2301      	movs	r3, #1
 8017102:	9300      	str	r3, [sp, #0]
 8017104:	2302      	movs	r3, #2
 8017106:	2201      	movs	r2, #1
 8017108:	68f8      	ldr	r0, [r7, #12]
 801710a:	f7fc ffb8 	bl	801407e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 801710e:	2300      	movs	r3, #0
}
 8017110:	4618      	mov	r0, r3
 8017112:	3710      	adds	r7, #16
 8017114:	46bd      	mov	sp, r7
 8017116:	bd80      	pop	{r7, pc}

08017118 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8017118:	b580      	push	{r7, lr}
 801711a:	b086      	sub	sp, #24
 801711c:	af04      	add	r7, sp, #16
 801711e:	6078      	str	r0, [r7, #4]
 8017120:	4608      	mov	r0, r1
 8017122:	4611      	mov	r1, r2
 8017124:	461a      	mov	r2, r3
 8017126:	4603      	mov	r3, r0
 8017128:	70fb      	strb	r3, [r7, #3]
 801712a:	460b      	mov	r3, r1
 801712c:	70bb      	strb	r3, [r7, #2]
 801712e:	4613      	mov	r3, r2
 8017130:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8017132:	7878      	ldrb	r0, [r7, #1]
 8017134:	78ba      	ldrb	r2, [r7, #2]
 8017136:	78f9      	ldrb	r1, [r7, #3]
 8017138:	8b3b      	ldrh	r3, [r7, #24]
 801713a:	9302      	str	r3, [sp, #8]
 801713c:	7d3b      	ldrb	r3, [r7, #20]
 801713e:	9301      	str	r3, [sp, #4]
 8017140:	7c3b      	ldrb	r3, [r7, #16]
 8017142:	9300      	str	r3, [sp, #0]
 8017144:	4603      	mov	r3, r0
 8017146:	6878      	ldr	r0, [r7, #4]
 8017148:	f7fc ff4b 	bl	8013fe2 <USBH_LL_OpenPipe>

  return USBH_OK;
 801714c:	2300      	movs	r3, #0
}
 801714e:	4618      	mov	r0, r3
 8017150:	3708      	adds	r7, #8
 8017152:	46bd      	mov	sp, r7
 8017154:	bd80      	pop	{r7, pc}

08017156 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8017156:	b580      	push	{r7, lr}
 8017158:	b082      	sub	sp, #8
 801715a:	af00      	add	r7, sp, #0
 801715c:	6078      	str	r0, [r7, #4]
 801715e:	460b      	mov	r3, r1
 8017160:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8017162:	78fb      	ldrb	r3, [r7, #3]
 8017164:	4619      	mov	r1, r3
 8017166:	6878      	ldr	r0, [r7, #4]
 8017168:	f7fc ff6a 	bl	8014040 <USBH_LL_ClosePipe>

  return USBH_OK;
 801716c:	2300      	movs	r3, #0
}
 801716e:	4618      	mov	r0, r3
 8017170:	3708      	adds	r7, #8
 8017172:	46bd      	mov	sp, r7
 8017174:	bd80      	pop	{r7, pc}

08017176 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8017176:	b580      	push	{r7, lr}
 8017178:	b084      	sub	sp, #16
 801717a:	af00      	add	r7, sp, #0
 801717c:	6078      	str	r0, [r7, #4]
 801717e:	460b      	mov	r3, r1
 8017180:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8017182:	6878      	ldr	r0, [r7, #4]
 8017184:	f000 f839 	bl	80171fa <USBH_GetFreePipe>
 8017188:	4603      	mov	r3, r0
 801718a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 801718c:	89fb      	ldrh	r3, [r7, #14]
 801718e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017192:	4293      	cmp	r3, r2
 8017194:	d00b      	beq.n	80171ae <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8017196:	78fa      	ldrb	r2, [r7, #3]
 8017198:	89fb      	ldrh	r3, [r7, #14]
 801719a:	f003 030f 	and.w	r3, r3, #15
 801719e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80171a2:	6879      	ldr	r1, [r7, #4]
 80171a4:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80171a8:	009b      	lsls	r3, r3, #2
 80171aa:	440b      	add	r3, r1
 80171ac:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80171ae:	89fb      	ldrh	r3, [r7, #14]
 80171b0:	b2db      	uxtb	r3, r3
}
 80171b2:	4618      	mov	r0, r3
 80171b4:	3710      	adds	r7, #16
 80171b6:	46bd      	mov	sp, r7
 80171b8:	bd80      	pop	{r7, pc}

080171ba <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80171ba:	b480      	push	{r7}
 80171bc:	b083      	sub	sp, #12
 80171be:	af00      	add	r7, sp, #0
 80171c0:	6078      	str	r0, [r7, #4]
 80171c2:	460b      	mov	r3, r1
 80171c4:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80171c6:	78fb      	ldrb	r3, [r7, #3]
 80171c8:	2b0a      	cmp	r3, #10
 80171ca:	d80f      	bhi.n	80171ec <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80171cc:	78fb      	ldrb	r3, [r7, #3]
 80171ce:	687a      	ldr	r2, [r7, #4]
 80171d0:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80171d4:	009b      	lsls	r3, r3, #2
 80171d6:	4413      	add	r3, r2
 80171d8:	685a      	ldr	r2, [r3, #4]
 80171da:	78fb      	ldrb	r3, [r7, #3]
 80171dc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80171e0:	6879      	ldr	r1, [r7, #4]
 80171e2:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80171e6:	009b      	lsls	r3, r3, #2
 80171e8:	440b      	add	r3, r1
 80171ea:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80171ec:	2300      	movs	r3, #0
}
 80171ee:	4618      	mov	r0, r3
 80171f0:	370c      	adds	r7, #12
 80171f2:	46bd      	mov	sp, r7
 80171f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171f8:	4770      	bx	lr

080171fa <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80171fa:	b480      	push	{r7}
 80171fc:	b085      	sub	sp, #20
 80171fe:	af00      	add	r7, sp, #0
 8017200:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8017202:	2300      	movs	r3, #0
 8017204:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8017206:	2300      	movs	r3, #0
 8017208:	73fb      	strb	r3, [r7, #15]
 801720a:	e010      	b.n	801722e <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 801720c:	7bfb      	ldrb	r3, [r7, #15]
 801720e:	687a      	ldr	r2, [r7, #4]
 8017210:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8017214:	009b      	lsls	r3, r3, #2
 8017216:	4413      	add	r3, r2
 8017218:	685b      	ldr	r3, [r3, #4]
 801721a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801721e:	2b00      	cmp	r3, #0
 8017220:	d102      	bne.n	8017228 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8017222:	7bfb      	ldrb	r3, [r7, #15]
 8017224:	b29b      	uxth	r3, r3
 8017226:	e007      	b.n	8017238 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < 11U ; idx++)
 8017228:	7bfb      	ldrb	r3, [r7, #15]
 801722a:	3301      	adds	r3, #1
 801722c:	73fb      	strb	r3, [r7, #15]
 801722e:	7bfb      	ldrb	r3, [r7, #15]
 8017230:	2b0a      	cmp	r3, #10
 8017232:	d9eb      	bls.n	801720c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8017234:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8017238:	4618      	mov	r0, r3
 801723a:	3714      	adds	r7, #20
 801723c:	46bd      	mov	sp, r7
 801723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017242:	4770      	bx	lr

08017244 <__assert_func>:
 8017244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017246:	4614      	mov	r4, r2
 8017248:	461a      	mov	r2, r3
 801724a:	4b09      	ldr	r3, [pc, #36]	; (8017270 <__assert_func+0x2c>)
 801724c:	681b      	ldr	r3, [r3, #0]
 801724e:	4605      	mov	r5, r0
 8017250:	68d8      	ldr	r0, [r3, #12]
 8017252:	b14c      	cbz	r4, 8017268 <__assert_func+0x24>
 8017254:	4b07      	ldr	r3, [pc, #28]	; (8017274 <__assert_func+0x30>)
 8017256:	9100      	str	r1, [sp, #0]
 8017258:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801725c:	4906      	ldr	r1, [pc, #24]	; (8017278 <__assert_func+0x34>)
 801725e:	462b      	mov	r3, r5
 8017260:	f000 f814 	bl	801728c <fiprintf>
 8017264:	f002 f9bc 	bl	80195e0 <abort>
 8017268:	4b04      	ldr	r3, [pc, #16]	; (801727c <__assert_func+0x38>)
 801726a:	461c      	mov	r4, r3
 801726c:	e7f3      	b.n	8017256 <__assert_func+0x12>
 801726e:	bf00      	nop
 8017270:	20000054 	.word	0x20000054
 8017274:	08047b74 	.word	0x08047b74
 8017278:	08047b81 	.word	0x08047b81
 801727c:	08047baf 	.word	0x08047baf

08017280 <__errno>:
 8017280:	4b01      	ldr	r3, [pc, #4]	; (8017288 <__errno+0x8>)
 8017282:	6818      	ldr	r0, [r3, #0]
 8017284:	4770      	bx	lr
 8017286:	bf00      	nop
 8017288:	20000054 	.word	0x20000054

0801728c <fiprintf>:
 801728c:	b40e      	push	{r1, r2, r3}
 801728e:	b503      	push	{r0, r1, lr}
 8017290:	4601      	mov	r1, r0
 8017292:	ab03      	add	r3, sp, #12
 8017294:	4805      	ldr	r0, [pc, #20]	; (80172ac <fiprintf+0x20>)
 8017296:	f853 2b04 	ldr.w	r2, [r3], #4
 801729a:	6800      	ldr	r0, [r0, #0]
 801729c:	9301      	str	r3, [sp, #4]
 801729e:	f000 f96b 	bl	8017578 <_vfiprintf_r>
 80172a2:	b002      	add	sp, #8
 80172a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80172a8:	b003      	add	sp, #12
 80172aa:	4770      	bx	lr
 80172ac:	20000054 	.word	0x20000054

080172b0 <__libc_init_array>:
 80172b0:	b570      	push	{r4, r5, r6, lr}
 80172b2:	4d0d      	ldr	r5, [pc, #52]	; (80172e8 <__libc_init_array+0x38>)
 80172b4:	4c0d      	ldr	r4, [pc, #52]	; (80172ec <__libc_init_array+0x3c>)
 80172b6:	1b64      	subs	r4, r4, r5
 80172b8:	10a4      	asrs	r4, r4, #2
 80172ba:	2600      	movs	r6, #0
 80172bc:	42a6      	cmp	r6, r4
 80172be:	d109      	bne.n	80172d4 <__libc_init_array+0x24>
 80172c0:	4d0b      	ldr	r5, [pc, #44]	; (80172f0 <__libc_init_array+0x40>)
 80172c2:	4c0c      	ldr	r4, [pc, #48]	; (80172f4 <__libc_init_array+0x44>)
 80172c4:	f004 fda4 	bl	801be10 <_init>
 80172c8:	1b64      	subs	r4, r4, r5
 80172ca:	10a4      	asrs	r4, r4, #2
 80172cc:	2600      	movs	r6, #0
 80172ce:	42a6      	cmp	r6, r4
 80172d0:	d105      	bne.n	80172de <__libc_init_array+0x2e>
 80172d2:	bd70      	pop	{r4, r5, r6, pc}
 80172d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80172d8:	4798      	blx	r3
 80172da:	3601      	adds	r6, #1
 80172dc:	e7ee      	b.n	80172bc <__libc_init_array+0xc>
 80172de:	f855 3b04 	ldr.w	r3, [r5], #4
 80172e2:	4798      	blx	r3
 80172e4:	3601      	adds	r6, #1
 80172e6:	e7f2      	b.n	80172ce <__libc_init_array+0x1e>
 80172e8:	08048024 	.word	0x08048024
 80172ec:	08048024 	.word	0x08048024
 80172f0:	08048024 	.word	0x08048024
 80172f4:	08048028 	.word	0x08048028

080172f8 <malloc>:
 80172f8:	4b02      	ldr	r3, [pc, #8]	; (8017304 <malloc+0xc>)
 80172fa:	4601      	mov	r1, r0
 80172fc:	6818      	ldr	r0, [r3, #0]
 80172fe:	f000 b89d 	b.w	801743c <_malloc_r>
 8017302:	bf00      	nop
 8017304:	20000054 	.word	0x20000054

08017308 <free>:
 8017308:	4b02      	ldr	r3, [pc, #8]	; (8017314 <free+0xc>)
 801730a:	4601      	mov	r1, r0
 801730c:	6818      	ldr	r0, [r3, #0]
 801730e:	f000 b829 	b.w	8017364 <_free_r>
 8017312:	bf00      	nop
 8017314:	20000054 	.word	0x20000054

08017318 <memcmp>:
 8017318:	b510      	push	{r4, lr}
 801731a:	3901      	subs	r1, #1
 801731c:	4402      	add	r2, r0
 801731e:	4290      	cmp	r0, r2
 8017320:	d101      	bne.n	8017326 <memcmp+0xe>
 8017322:	2000      	movs	r0, #0
 8017324:	e005      	b.n	8017332 <memcmp+0x1a>
 8017326:	7803      	ldrb	r3, [r0, #0]
 8017328:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801732c:	42a3      	cmp	r3, r4
 801732e:	d001      	beq.n	8017334 <memcmp+0x1c>
 8017330:	1b18      	subs	r0, r3, r4
 8017332:	bd10      	pop	{r4, pc}
 8017334:	3001      	adds	r0, #1
 8017336:	e7f2      	b.n	801731e <memcmp+0x6>

08017338 <memcpy>:
 8017338:	440a      	add	r2, r1
 801733a:	4291      	cmp	r1, r2
 801733c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017340:	d100      	bne.n	8017344 <memcpy+0xc>
 8017342:	4770      	bx	lr
 8017344:	b510      	push	{r4, lr}
 8017346:	f811 4b01 	ldrb.w	r4, [r1], #1
 801734a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801734e:	4291      	cmp	r1, r2
 8017350:	d1f9      	bne.n	8017346 <memcpy+0xe>
 8017352:	bd10      	pop	{r4, pc}

08017354 <memset>:
 8017354:	4402      	add	r2, r0
 8017356:	4603      	mov	r3, r0
 8017358:	4293      	cmp	r3, r2
 801735a:	d100      	bne.n	801735e <memset+0xa>
 801735c:	4770      	bx	lr
 801735e:	f803 1b01 	strb.w	r1, [r3], #1
 8017362:	e7f9      	b.n	8017358 <memset+0x4>

08017364 <_free_r>:
 8017364:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017366:	2900      	cmp	r1, #0
 8017368:	d044      	beq.n	80173f4 <_free_r+0x90>
 801736a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801736e:	9001      	str	r0, [sp, #4]
 8017370:	2b00      	cmp	r3, #0
 8017372:	f1a1 0404 	sub.w	r4, r1, #4
 8017376:	bfb8      	it	lt
 8017378:	18e4      	addlt	r4, r4, r3
 801737a:	f003 fd71 	bl	801ae60 <__malloc_lock>
 801737e:	4a1e      	ldr	r2, [pc, #120]	; (80173f8 <_free_r+0x94>)
 8017380:	9801      	ldr	r0, [sp, #4]
 8017382:	6813      	ldr	r3, [r2, #0]
 8017384:	b933      	cbnz	r3, 8017394 <_free_r+0x30>
 8017386:	6063      	str	r3, [r4, #4]
 8017388:	6014      	str	r4, [r2, #0]
 801738a:	b003      	add	sp, #12
 801738c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017390:	f003 bd6c 	b.w	801ae6c <__malloc_unlock>
 8017394:	42a3      	cmp	r3, r4
 8017396:	d908      	bls.n	80173aa <_free_r+0x46>
 8017398:	6825      	ldr	r5, [r4, #0]
 801739a:	1961      	adds	r1, r4, r5
 801739c:	428b      	cmp	r3, r1
 801739e:	bf01      	itttt	eq
 80173a0:	6819      	ldreq	r1, [r3, #0]
 80173a2:	685b      	ldreq	r3, [r3, #4]
 80173a4:	1949      	addeq	r1, r1, r5
 80173a6:	6021      	streq	r1, [r4, #0]
 80173a8:	e7ed      	b.n	8017386 <_free_r+0x22>
 80173aa:	461a      	mov	r2, r3
 80173ac:	685b      	ldr	r3, [r3, #4]
 80173ae:	b10b      	cbz	r3, 80173b4 <_free_r+0x50>
 80173b0:	42a3      	cmp	r3, r4
 80173b2:	d9fa      	bls.n	80173aa <_free_r+0x46>
 80173b4:	6811      	ldr	r1, [r2, #0]
 80173b6:	1855      	adds	r5, r2, r1
 80173b8:	42a5      	cmp	r5, r4
 80173ba:	d10b      	bne.n	80173d4 <_free_r+0x70>
 80173bc:	6824      	ldr	r4, [r4, #0]
 80173be:	4421      	add	r1, r4
 80173c0:	1854      	adds	r4, r2, r1
 80173c2:	42a3      	cmp	r3, r4
 80173c4:	6011      	str	r1, [r2, #0]
 80173c6:	d1e0      	bne.n	801738a <_free_r+0x26>
 80173c8:	681c      	ldr	r4, [r3, #0]
 80173ca:	685b      	ldr	r3, [r3, #4]
 80173cc:	6053      	str	r3, [r2, #4]
 80173ce:	4421      	add	r1, r4
 80173d0:	6011      	str	r1, [r2, #0]
 80173d2:	e7da      	b.n	801738a <_free_r+0x26>
 80173d4:	d902      	bls.n	80173dc <_free_r+0x78>
 80173d6:	230c      	movs	r3, #12
 80173d8:	6003      	str	r3, [r0, #0]
 80173da:	e7d6      	b.n	801738a <_free_r+0x26>
 80173dc:	6825      	ldr	r5, [r4, #0]
 80173de:	1961      	adds	r1, r4, r5
 80173e0:	428b      	cmp	r3, r1
 80173e2:	bf04      	itt	eq
 80173e4:	6819      	ldreq	r1, [r3, #0]
 80173e6:	685b      	ldreq	r3, [r3, #4]
 80173e8:	6063      	str	r3, [r4, #4]
 80173ea:	bf04      	itt	eq
 80173ec:	1949      	addeq	r1, r1, r5
 80173ee:	6021      	streq	r1, [r4, #0]
 80173f0:	6054      	str	r4, [r2, #4]
 80173f2:	e7ca      	b.n	801738a <_free_r+0x26>
 80173f4:	b003      	add	sp, #12
 80173f6:	bd30      	pop	{r4, r5, pc}
 80173f8:	20005b58 	.word	0x20005b58

080173fc <sbrk_aligned>:
 80173fc:	b570      	push	{r4, r5, r6, lr}
 80173fe:	4e0e      	ldr	r6, [pc, #56]	; (8017438 <sbrk_aligned+0x3c>)
 8017400:	460c      	mov	r4, r1
 8017402:	6831      	ldr	r1, [r6, #0]
 8017404:	4605      	mov	r5, r0
 8017406:	b911      	cbnz	r1, 801740e <sbrk_aligned+0x12>
 8017408:	f001 f904 	bl	8018614 <_sbrk_r>
 801740c:	6030      	str	r0, [r6, #0]
 801740e:	4621      	mov	r1, r4
 8017410:	4628      	mov	r0, r5
 8017412:	f001 f8ff 	bl	8018614 <_sbrk_r>
 8017416:	1c43      	adds	r3, r0, #1
 8017418:	d00a      	beq.n	8017430 <sbrk_aligned+0x34>
 801741a:	1cc4      	adds	r4, r0, #3
 801741c:	f024 0403 	bic.w	r4, r4, #3
 8017420:	42a0      	cmp	r0, r4
 8017422:	d007      	beq.n	8017434 <sbrk_aligned+0x38>
 8017424:	1a21      	subs	r1, r4, r0
 8017426:	4628      	mov	r0, r5
 8017428:	f001 f8f4 	bl	8018614 <_sbrk_r>
 801742c:	3001      	adds	r0, #1
 801742e:	d101      	bne.n	8017434 <sbrk_aligned+0x38>
 8017430:	f04f 34ff 	mov.w	r4, #4294967295
 8017434:	4620      	mov	r0, r4
 8017436:	bd70      	pop	{r4, r5, r6, pc}
 8017438:	20005b5c 	.word	0x20005b5c

0801743c <_malloc_r>:
 801743c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017440:	1ccd      	adds	r5, r1, #3
 8017442:	f025 0503 	bic.w	r5, r5, #3
 8017446:	3508      	adds	r5, #8
 8017448:	2d0c      	cmp	r5, #12
 801744a:	bf38      	it	cc
 801744c:	250c      	movcc	r5, #12
 801744e:	2d00      	cmp	r5, #0
 8017450:	4607      	mov	r7, r0
 8017452:	db01      	blt.n	8017458 <_malloc_r+0x1c>
 8017454:	42a9      	cmp	r1, r5
 8017456:	d905      	bls.n	8017464 <_malloc_r+0x28>
 8017458:	230c      	movs	r3, #12
 801745a:	603b      	str	r3, [r7, #0]
 801745c:	2600      	movs	r6, #0
 801745e:	4630      	mov	r0, r6
 8017460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017464:	4e2e      	ldr	r6, [pc, #184]	; (8017520 <_malloc_r+0xe4>)
 8017466:	f003 fcfb 	bl	801ae60 <__malloc_lock>
 801746a:	6833      	ldr	r3, [r6, #0]
 801746c:	461c      	mov	r4, r3
 801746e:	bb34      	cbnz	r4, 80174be <_malloc_r+0x82>
 8017470:	4629      	mov	r1, r5
 8017472:	4638      	mov	r0, r7
 8017474:	f7ff ffc2 	bl	80173fc <sbrk_aligned>
 8017478:	1c43      	adds	r3, r0, #1
 801747a:	4604      	mov	r4, r0
 801747c:	d14d      	bne.n	801751a <_malloc_r+0xde>
 801747e:	6834      	ldr	r4, [r6, #0]
 8017480:	4626      	mov	r6, r4
 8017482:	2e00      	cmp	r6, #0
 8017484:	d140      	bne.n	8017508 <_malloc_r+0xcc>
 8017486:	6823      	ldr	r3, [r4, #0]
 8017488:	4631      	mov	r1, r6
 801748a:	4638      	mov	r0, r7
 801748c:	eb04 0803 	add.w	r8, r4, r3
 8017490:	f001 f8c0 	bl	8018614 <_sbrk_r>
 8017494:	4580      	cmp	r8, r0
 8017496:	d13a      	bne.n	801750e <_malloc_r+0xd2>
 8017498:	6821      	ldr	r1, [r4, #0]
 801749a:	3503      	adds	r5, #3
 801749c:	1a6d      	subs	r5, r5, r1
 801749e:	f025 0503 	bic.w	r5, r5, #3
 80174a2:	3508      	adds	r5, #8
 80174a4:	2d0c      	cmp	r5, #12
 80174a6:	bf38      	it	cc
 80174a8:	250c      	movcc	r5, #12
 80174aa:	4629      	mov	r1, r5
 80174ac:	4638      	mov	r0, r7
 80174ae:	f7ff ffa5 	bl	80173fc <sbrk_aligned>
 80174b2:	3001      	adds	r0, #1
 80174b4:	d02b      	beq.n	801750e <_malloc_r+0xd2>
 80174b6:	6823      	ldr	r3, [r4, #0]
 80174b8:	442b      	add	r3, r5
 80174ba:	6023      	str	r3, [r4, #0]
 80174bc:	e00e      	b.n	80174dc <_malloc_r+0xa0>
 80174be:	6822      	ldr	r2, [r4, #0]
 80174c0:	1b52      	subs	r2, r2, r5
 80174c2:	d41e      	bmi.n	8017502 <_malloc_r+0xc6>
 80174c4:	2a0b      	cmp	r2, #11
 80174c6:	d916      	bls.n	80174f6 <_malloc_r+0xba>
 80174c8:	1961      	adds	r1, r4, r5
 80174ca:	42a3      	cmp	r3, r4
 80174cc:	6025      	str	r5, [r4, #0]
 80174ce:	bf18      	it	ne
 80174d0:	6059      	strne	r1, [r3, #4]
 80174d2:	6863      	ldr	r3, [r4, #4]
 80174d4:	bf08      	it	eq
 80174d6:	6031      	streq	r1, [r6, #0]
 80174d8:	5162      	str	r2, [r4, r5]
 80174da:	604b      	str	r3, [r1, #4]
 80174dc:	4638      	mov	r0, r7
 80174de:	f104 060b 	add.w	r6, r4, #11
 80174e2:	f003 fcc3 	bl	801ae6c <__malloc_unlock>
 80174e6:	f026 0607 	bic.w	r6, r6, #7
 80174ea:	1d23      	adds	r3, r4, #4
 80174ec:	1af2      	subs	r2, r6, r3
 80174ee:	d0b6      	beq.n	801745e <_malloc_r+0x22>
 80174f0:	1b9b      	subs	r3, r3, r6
 80174f2:	50a3      	str	r3, [r4, r2]
 80174f4:	e7b3      	b.n	801745e <_malloc_r+0x22>
 80174f6:	6862      	ldr	r2, [r4, #4]
 80174f8:	42a3      	cmp	r3, r4
 80174fa:	bf0c      	ite	eq
 80174fc:	6032      	streq	r2, [r6, #0]
 80174fe:	605a      	strne	r2, [r3, #4]
 8017500:	e7ec      	b.n	80174dc <_malloc_r+0xa0>
 8017502:	4623      	mov	r3, r4
 8017504:	6864      	ldr	r4, [r4, #4]
 8017506:	e7b2      	b.n	801746e <_malloc_r+0x32>
 8017508:	4634      	mov	r4, r6
 801750a:	6876      	ldr	r6, [r6, #4]
 801750c:	e7b9      	b.n	8017482 <_malloc_r+0x46>
 801750e:	230c      	movs	r3, #12
 8017510:	603b      	str	r3, [r7, #0]
 8017512:	4638      	mov	r0, r7
 8017514:	f003 fcaa 	bl	801ae6c <__malloc_unlock>
 8017518:	e7a1      	b.n	801745e <_malloc_r+0x22>
 801751a:	6025      	str	r5, [r4, #0]
 801751c:	e7de      	b.n	80174dc <_malloc_r+0xa0>
 801751e:	bf00      	nop
 8017520:	20005b58 	.word	0x20005b58

08017524 <__sfputc_r>:
 8017524:	6893      	ldr	r3, [r2, #8]
 8017526:	3b01      	subs	r3, #1
 8017528:	2b00      	cmp	r3, #0
 801752a:	b410      	push	{r4}
 801752c:	6093      	str	r3, [r2, #8]
 801752e:	da08      	bge.n	8017542 <__sfputc_r+0x1e>
 8017530:	6994      	ldr	r4, [r2, #24]
 8017532:	42a3      	cmp	r3, r4
 8017534:	db01      	blt.n	801753a <__sfputc_r+0x16>
 8017536:	290a      	cmp	r1, #10
 8017538:	d103      	bne.n	8017542 <__sfputc_r+0x1e>
 801753a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801753e:	f001 bf8f 	b.w	8019460 <__swbuf_r>
 8017542:	6813      	ldr	r3, [r2, #0]
 8017544:	1c58      	adds	r0, r3, #1
 8017546:	6010      	str	r0, [r2, #0]
 8017548:	7019      	strb	r1, [r3, #0]
 801754a:	4608      	mov	r0, r1
 801754c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017550:	4770      	bx	lr

08017552 <__sfputs_r>:
 8017552:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017554:	4606      	mov	r6, r0
 8017556:	460f      	mov	r7, r1
 8017558:	4614      	mov	r4, r2
 801755a:	18d5      	adds	r5, r2, r3
 801755c:	42ac      	cmp	r4, r5
 801755e:	d101      	bne.n	8017564 <__sfputs_r+0x12>
 8017560:	2000      	movs	r0, #0
 8017562:	e007      	b.n	8017574 <__sfputs_r+0x22>
 8017564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017568:	463a      	mov	r2, r7
 801756a:	4630      	mov	r0, r6
 801756c:	f7ff ffda 	bl	8017524 <__sfputc_r>
 8017570:	1c43      	adds	r3, r0, #1
 8017572:	d1f3      	bne.n	801755c <__sfputs_r+0xa>
 8017574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017578 <_vfiprintf_r>:
 8017578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801757c:	460d      	mov	r5, r1
 801757e:	b09d      	sub	sp, #116	; 0x74
 8017580:	4614      	mov	r4, r2
 8017582:	4698      	mov	r8, r3
 8017584:	4606      	mov	r6, r0
 8017586:	b118      	cbz	r0, 8017590 <_vfiprintf_r+0x18>
 8017588:	6983      	ldr	r3, [r0, #24]
 801758a:	b90b      	cbnz	r3, 8017590 <_vfiprintf_r+0x18>
 801758c:	f002 ffc4 	bl	801a518 <__sinit>
 8017590:	4b89      	ldr	r3, [pc, #548]	; (80177b8 <_vfiprintf_r+0x240>)
 8017592:	429d      	cmp	r5, r3
 8017594:	d11b      	bne.n	80175ce <_vfiprintf_r+0x56>
 8017596:	6875      	ldr	r5, [r6, #4]
 8017598:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801759a:	07d9      	lsls	r1, r3, #31
 801759c:	d405      	bmi.n	80175aa <_vfiprintf_r+0x32>
 801759e:	89ab      	ldrh	r3, [r5, #12]
 80175a0:	059a      	lsls	r2, r3, #22
 80175a2:	d402      	bmi.n	80175aa <_vfiprintf_r+0x32>
 80175a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80175a6:	f003 fbc8 	bl	801ad3a <__retarget_lock_acquire_recursive>
 80175aa:	89ab      	ldrh	r3, [r5, #12]
 80175ac:	071b      	lsls	r3, r3, #28
 80175ae:	d501      	bpl.n	80175b4 <_vfiprintf_r+0x3c>
 80175b0:	692b      	ldr	r3, [r5, #16]
 80175b2:	b9eb      	cbnz	r3, 80175f0 <_vfiprintf_r+0x78>
 80175b4:	4629      	mov	r1, r5
 80175b6:	4630      	mov	r0, r6
 80175b8:	f001 ffa4 	bl	8019504 <__swsetup_r>
 80175bc:	b1c0      	cbz	r0, 80175f0 <_vfiprintf_r+0x78>
 80175be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80175c0:	07dc      	lsls	r4, r3, #31
 80175c2:	d50e      	bpl.n	80175e2 <_vfiprintf_r+0x6a>
 80175c4:	f04f 30ff 	mov.w	r0, #4294967295
 80175c8:	b01d      	add	sp, #116	; 0x74
 80175ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175ce:	4b7b      	ldr	r3, [pc, #492]	; (80177bc <_vfiprintf_r+0x244>)
 80175d0:	429d      	cmp	r5, r3
 80175d2:	d101      	bne.n	80175d8 <_vfiprintf_r+0x60>
 80175d4:	68b5      	ldr	r5, [r6, #8]
 80175d6:	e7df      	b.n	8017598 <_vfiprintf_r+0x20>
 80175d8:	4b79      	ldr	r3, [pc, #484]	; (80177c0 <_vfiprintf_r+0x248>)
 80175da:	429d      	cmp	r5, r3
 80175dc:	bf08      	it	eq
 80175de:	68f5      	ldreq	r5, [r6, #12]
 80175e0:	e7da      	b.n	8017598 <_vfiprintf_r+0x20>
 80175e2:	89ab      	ldrh	r3, [r5, #12]
 80175e4:	0598      	lsls	r0, r3, #22
 80175e6:	d4ed      	bmi.n	80175c4 <_vfiprintf_r+0x4c>
 80175e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80175ea:	f003 fba7 	bl	801ad3c <__retarget_lock_release_recursive>
 80175ee:	e7e9      	b.n	80175c4 <_vfiprintf_r+0x4c>
 80175f0:	2300      	movs	r3, #0
 80175f2:	9309      	str	r3, [sp, #36]	; 0x24
 80175f4:	2320      	movs	r3, #32
 80175f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80175fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80175fe:	2330      	movs	r3, #48	; 0x30
 8017600:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80177c4 <_vfiprintf_r+0x24c>
 8017604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017608:	f04f 0901 	mov.w	r9, #1
 801760c:	4623      	mov	r3, r4
 801760e:	469a      	mov	sl, r3
 8017610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017614:	b10a      	cbz	r2, 801761a <_vfiprintf_r+0xa2>
 8017616:	2a25      	cmp	r2, #37	; 0x25
 8017618:	d1f9      	bne.n	801760e <_vfiprintf_r+0x96>
 801761a:	ebba 0b04 	subs.w	fp, sl, r4
 801761e:	d00b      	beq.n	8017638 <_vfiprintf_r+0xc0>
 8017620:	465b      	mov	r3, fp
 8017622:	4622      	mov	r2, r4
 8017624:	4629      	mov	r1, r5
 8017626:	4630      	mov	r0, r6
 8017628:	f7ff ff93 	bl	8017552 <__sfputs_r>
 801762c:	3001      	adds	r0, #1
 801762e:	f000 80aa 	beq.w	8017786 <_vfiprintf_r+0x20e>
 8017632:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017634:	445a      	add	r2, fp
 8017636:	9209      	str	r2, [sp, #36]	; 0x24
 8017638:	f89a 3000 	ldrb.w	r3, [sl]
 801763c:	2b00      	cmp	r3, #0
 801763e:	f000 80a2 	beq.w	8017786 <_vfiprintf_r+0x20e>
 8017642:	2300      	movs	r3, #0
 8017644:	f04f 32ff 	mov.w	r2, #4294967295
 8017648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801764c:	f10a 0a01 	add.w	sl, sl, #1
 8017650:	9304      	str	r3, [sp, #16]
 8017652:	9307      	str	r3, [sp, #28]
 8017654:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017658:	931a      	str	r3, [sp, #104]	; 0x68
 801765a:	4654      	mov	r4, sl
 801765c:	2205      	movs	r2, #5
 801765e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017662:	4858      	ldr	r0, [pc, #352]	; (80177c4 <_vfiprintf_r+0x24c>)
 8017664:	f7e8 fdbc 	bl	80001e0 <memchr>
 8017668:	9a04      	ldr	r2, [sp, #16]
 801766a:	b9d8      	cbnz	r0, 80176a4 <_vfiprintf_r+0x12c>
 801766c:	06d1      	lsls	r1, r2, #27
 801766e:	bf44      	itt	mi
 8017670:	2320      	movmi	r3, #32
 8017672:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017676:	0713      	lsls	r3, r2, #28
 8017678:	bf44      	itt	mi
 801767a:	232b      	movmi	r3, #43	; 0x2b
 801767c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017680:	f89a 3000 	ldrb.w	r3, [sl]
 8017684:	2b2a      	cmp	r3, #42	; 0x2a
 8017686:	d015      	beq.n	80176b4 <_vfiprintf_r+0x13c>
 8017688:	9a07      	ldr	r2, [sp, #28]
 801768a:	4654      	mov	r4, sl
 801768c:	2000      	movs	r0, #0
 801768e:	f04f 0c0a 	mov.w	ip, #10
 8017692:	4621      	mov	r1, r4
 8017694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017698:	3b30      	subs	r3, #48	; 0x30
 801769a:	2b09      	cmp	r3, #9
 801769c:	d94e      	bls.n	801773c <_vfiprintf_r+0x1c4>
 801769e:	b1b0      	cbz	r0, 80176ce <_vfiprintf_r+0x156>
 80176a0:	9207      	str	r2, [sp, #28]
 80176a2:	e014      	b.n	80176ce <_vfiprintf_r+0x156>
 80176a4:	eba0 0308 	sub.w	r3, r0, r8
 80176a8:	fa09 f303 	lsl.w	r3, r9, r3
 80176ac:	4313      	orrs	r3, r2
 80176ae:	9304      	str	r3, [sp, #16]
 80176b0:	46a2      	mov	sl, r4
 80176b2:	e7d2      	b.n	801765a <_vfiprintf_r+0xe2>
 80176b4:	9b03      	ldr	r3, [sp, #12]
 80176b6:	1d19      	adds	r1, r3, #4
 80176b8:	681b      	ldr	r3, [r3, #0]
 80176ba:	9103      	str	r1, [sp, #12]
 80176bc:	2b00      	cmp	r3, #0
 80176be:	bfbb      	ittet	lt
 80176c0:	425b      	neglt	r3, r3
 80176c2:	f042 0202 	orrlt.w	r2, r2, #2
 80176c6:	9307      	strge	r3, [sp, #28]
 80176c8:	9307      	strlt	r3, [sp, #28]
 80176ca:	bfb8      	it	lt
 80176cc:	9204      	strlt	r2, [sp, #16]
 80176ce:	7823      	ldrb	r3, [r4, #0]
 80176d0:	2b2e      	cmp	r3, #46	; 0x2e
 80176d2:	d10c      	bne.n	80176ee <_vfiprintf_r+0x176>
 80176d4:	7863      	ldrb	r3, [r4, #1]
 80176d6:	2b2a      	cmp	r3, #42	; 0x2a
 80176d8:	d135      	bne.n	8017746 <_vfiprintf_r+0x1ce>
 80176da:	9b03      	ldr	r3, [sp, #12]
 80176dc:	1d1a      	adds	r2, r3, #4
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	9203      	str	r2, [sp, #12]
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	bfb8      	it	lt
 80176e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80176ea:	3402      	adds	r4, #2
 80176ec:	9305      	str	r3, [sp, #20]
 80176ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80177d4 <_vfiprintf_r+0x25c>
 80176f2:	7821      	ldrb	r1, [r4, #0]
 80176f4:	2203      	movs	r2, #3
 80176f6:	4650      	mov	r0, sl
 80176f8:	f7e8 fd72 	bl	80001e0 <memchr>
 80176fc:	b140      	cbz	r0, 8017710 <_vfiprintf_r+0x198>
 80176fe:	2340      	movs	r3, #64	; 0x40
 8017700:	eba0 000a 	sub.w	r0, r0, sl
 8017704:	fa03 f000 	lsl.w	r0, r3, r0
 8017708:	9b04      	ldr	r3, [sp, #16]
 801770a:	4303      	orrs	r3, r0
 801770c:	3401      	adds	r4, #1
 801770e:	9304      	str	r3, [sp, #16]
 8017710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017714:	482c      	ldr	r0, [pc, #176]	; (80177c8 <_vfiprintf_r+0x250>)
 8017716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801771a:	2206      	movs	r2, #6
 801771c:	f7e8 fd60 	bl	80001e0 <memchr>
 8017720:	2800      	cmp	r0, #0
 8017722:	d03f      	beq.n	80177a4 <_vfiprintf_r+0x22c>
 8017724:	4b29      	ldr	r3, [pc, #164]	; (80177cc <_vfiprintf_r+0x254>)
 8017726:	bb1b      	cbnz	r3, 8017770 <_vfiprintf_r+0x1f8>
 8017728:	9b03      	ldr	r3, [sp, #12]
 801772a:	3307      	adds	r3, #7
 801772c:	f023 0307 	bic.w	r3, r3, #7
 8017730:	3308      	adds	r3, #8
 8017732:	9303      	str	r3, [sp, #12]
 8017734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017736:	443b      	add	r3, r7
 8017738:	9309      	str	r3, [sp, #36]	; 0x24
 801773a:	e767      	b.n	801760c <_vfiprintf_r+0x94>
 801773c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017740:	460c      	mov	r4, r1
 8017742:	2001      	movs	r0, #1
 8017744:	e7a5      	b.n	8017692 <_vfiprintf_r+0x11a>
 8017746:	2300      	movs	r3, #0
 8017748:	3401      	adds	r4, #1
 801774a:	9305      	str	r3, [sp, #20]
 801774c:	4619      	mov	r1, r3
 801774e:	f04f 0c0a 	mov.w	ip, #10
 8017752:	4620      	mov	r0, r4
 8017754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017758:	3a30      	subs	r2, #48	; 0x30
 801775a:	2a09      	cmp	r2, #9
 801775c:	d903      	bls.n	8017766 <_vfiprintf_r+0x1ee>
 801775e:	2b00      	cmp	r3, #0
 8017760:	d0c5      	beq.n	80176ee <_vfiprintf_r+0x176>
 8017762:	9105      	str	r1, [sp, #20]
 8017764:	e7c3      	b.n	80176ee <_vfiprintf_r+0x176>
 8017766:	fb0c 2101 	mla	r1, ip, r1, r2
 801776a:	4604      	mov	r4, r0
 801776c:	2301      	movs	r3, #1
 801776e:	e7f0      	b.n	8017752 <_vfiprintf_r+0x1da>
 8017770:	ab03      	add	r3, sp, #12
 8017772:	9300      	str	r3, [sp, #0]
 8017774:	462a      	mov	r2, r5
 8017776:	4b16      	ldr	r3, [pc, #88]	; (80177d0 <_vfiprintf_r+0x258>)
 8017778:	a904      	add	r1, sp, #16
 801777a:	4630      	mov	r0, r6
 801777c:	f000 f8cc 	bl	8017918 <_printf_float>
 8017780:	4607      	mov	r7, r0
 8017782:	1c78      	adds	r0, r7, #1
 8017784:	d1d6      	bne.n	8017734 <_vfiprintf_r+0x1bc>
 8017786:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017788:	07d9      	lsls	r1, r3, #31
 801778a:	d405      	bmi.n	8017798 <_vfiprintf_r+0x220>
 801778c:	89ab      	ldrh	r3, [r5, #12]
 801778e:	059a      	lsls	r2, r3, #22
 8017790:	d402      	bmi.n	8017798 <_vfiprintf_r+0x220>
 8017792:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017794:	f003 fad2 	bl	801ad3c <__retarget_lock_release_recursive>
 8017798:	89ab      	ldrh	r3, [r5, #12]
 801779a:	065b      	lsls	r3, r3, #25
 801779c:	f53f af12 	bmi.w	80175c4 <_vfiprintf_r+0x4c>
 80177a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80177a2:	e711      	b.n	80175c8 <_vfiprintf_r+0x50>
 80177a4:	ab03      	add	r3, sp, #12
 80177a6:	9300      	str	r3, [sp, #0]
 80177a8:	462a      	mov	r2, r5
 80177aa:	4b09      	ldr	r3, [pc, #36]	; (80177d0 <_vfiprintf_r+0x258>)
 80177ac:	a904      	add	r1, sp, #16
 80177ae:	4630      	mov	r0, r6
 80177b0:	f000 fb56 	bl	8017e60 <_printf_i>
 80177b4:	e7e4      	b.n	8017780 <_vfiprintf_r+0x208>
 80177b6:	bf00      	nop
 80177b8:	08047e04 	.word	0x08047e04
 80177bc:	08047e24 	.word	0x08047e24
 80177c0:	08047de4 	.word	0x08047de4
 80177c4:	08047bb4 	.word	0x08047bb4
 80177c8:	08047bbe 	.word	0x08047bbe
 80177cc:	08017919 	.word	0x08017919
 80177d0:	08017553 	.word	0x08017553
 80177d4:	08047bba 	.word	0x08047bba

080177d8 <__cvt>:
 80177d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80177dc:	ec55 4b10 	vmov	r4, r5, d0
 80177e0:	2d00      	cmp	r5, #0
 80177e2:	460e      	mov	r6, r1
 80177e4:	4619      	mov	r1, r3
 80177e6:	462b      	mov	r3, r5
 80177e8:	bfbb      	ittet	lt
 80177ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80177ee:	461d      	movlt	r5, r3
 80177f0:	2300      	movge	r3, #0
 80177f2:	232d      	movlt	r3, #45	; 0x2d
 80177f4:	700b      	strb	r3, [r1, #0]
 80177f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80177f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80177fc:	4691      	mov	r9, r2
 80177fe:	f023 0820 	bic.w	r8, r3, #32
 8017802:	bfbc      	itt	lt
 8017804:	4622      	movlt	r2, r4
 8017806:	4614      	movlt	r4, r2
 8017808:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801780c:	d005      	beq.n	801781a <__cvt+0x42>
 801780e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8017812:	d100      	bne.n	8017816 <__cvt+0x3e>
 8017814:	3601      	adds	r6, #1
 8017816:	2102      	movs	r1, #2
 8017818:	e000      	b.n	801781c <__cvt+0x44>
 801781a:	2103      	movs	r1, #3
 801781c:	ab03      	add	r3, sp, #12
 801781e:	9301      	str	r3, [sp, #4]
 8017820:	ab02      	add	r3, sp, #8
 8017822:	9300      	str	r3, [sp, #0]
 8017824:	ec45 4b10 	vmov	d0, r4, r5
 8017828:	4653      	mov	r3, sl
 801782a:	4632      	mov	r2, r6
 801782c:	f001 ff6c 	bl	8019708 <_dtoa_r>
 8017830:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8017834:	4607      	mov	r7, r0
 8017836:	d102      	bne.n	801783e <__cvt+0x66>
 8017838:	f019 0f01 	tst.w	r9, #1
 801783c:	d022      	beq.n	8017884 <__cvt+0xac>
 801783e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017842:	eb07 0906 	add.w	r9, r7, r6
 8017846:	d110      	bne.n	801786a <__cvt+0x92>
 8017848:	783b      	ldrb	r3, [r7, #0]
 801784a:	2b30      	cmp	r3, #48	; 0x30
 801784c:	d10a      	bne.n	8017864 <__cvt+0x8c>
 801784e:	2200      	movs	r2, #0
 8017850:	2300      	movs	r3, #0
 8017852:	4620      	mov	r0, r4
 8017854:	4629      	mov	r1, r5
 8017856:	f7e9 f937 	bl	8000ac8 <__aeabi_dcmpeq>
 801785a:	b918      	cbnz	r0, 8017864 <__cvt+0x8c>
 801785c:	f1c6 0601 	rsb	r6, r6, #1
 8017860:	f8ca 6000 	str.w	r6, [sl]
 8017864:	f8da 3000 	ldr.w	r3, [sl]
 8017868:	4499      	add	r9, r3
 801786a:	2200      	movs	r2, #0
 801786c:	2300      	movs	r3, #0
 801786e:	4620      	mov	r0, r4
 8017870:	4629      	mov	r1, r5
 8017872:	f7e9 f929 	bl	8000ac8 <__aeabi_dcmpeq>
 8017876:	b108      	cbz	r0, 801787c <__cvt+0xa4>
 8017878:	f8cd 900c 	str.w	r9, [sp, #12]
 801787c:	2230      	movs	r2, #48	; 0x30
 801787e:	9b03      	ldr	r3, [sp, #12]
 8017880:	454b      	cmp	r3, r9
 8017882:	d307      	bcc.n	8017894 <__cvt+0xbc>
 8017884:	9b03      	ldr	r3, [sp, #12]
 8017886:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017888:	1bdb      	subs	r3, r3, r7
 801788a:	4638      	mov	r0, r7
 801788c:	6013      	str	r3, [r2, #0]
 801788e:	b004      	add	sp, #16
 8017890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017894:	1c59      	adds	r1, r3, #1
 8017896:	9103      	str	r1, [sp, #12]
 8017898:	701a      	strb	r2, [r3, #0]
 801789a:	e7f0      	b.n	801787e <__cvt+0xa6>

0801789c <__exponent>:
 801789c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801789e:	4603      	mov	r3, r0
 80178a0:	2900      	cmp	r1, #0
 80178a2:	bfb8      	it	lt
 80178a4:	4249      	neglt	r1, r1
 80178a6:	f803 2b02 	strb.w	r2, [r3], #2
 80178aa:	bfb4      	ite	lt
 80178ac:	222d      	movlt	r2, #45	; 0x2d
 80178ae:	222b      	movge	r2, #43	; 0x2b
 80178b0:	2909      	cmp	r1, #9
 80178b2:	7042      	strb	r2, [r0, #1]
 80178b4:	dd2a      	ble.n	801790c <__exponent+0x70>
 80178b6:	f10d 0407 	add.w	r4, sp, #7
 80178ba:	46a4      	mov	ip, r4
 80178bc:	270a      	movs	r7, #10
 80178be:	46a6      	mov	lr, r4
 80178c0:	460a      	mov	r2, r1
 80178c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80178c6:	fb07 1516 	mls	r5, r7, r6, r1
 80178ca:	3530      	adds	r5, #48	; 0x30
 80178cc:	2a63      	cmp	r2, #99	; 0x63
 80178ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80178d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80178d6:	4631      	mov	r1, r6
 80178d8:	dcf1      	bgt.n	80178be <__exponent+0x22>
 80178da:	3130      	adds	r1, #48	; 0x30
 80178dc:	f1ae 0502 	sub.w	r5, lr, #2
 80178e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80178e4:	1c44      	adds	r4, r0, #1
 80178e6:	4629      	mov	r1, r5
 80178e8:	4561      	cmp	r1, ip
 80178ea:	d30a      	bcc.n	8017902 <__exponent+0x66>
 80178ec:	f10d 0209 	add.w	r2, sp, #9
 80178f0:	eba2 020e 	sub.w	r2, r2, lr
 80178f4:	4565      	cmp	r5, ip
 80178f6:	bf88      	it	hi
 80178f8:	2200      	movhi	r2, #0
 80178fa:	4413      	add	r3, r2
 80178fc:	1a18      	subs	r0, r3, r0
 80178fe:	b003      	add	sp, #12
 8017900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017902:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017906:	f804 2f01 	strb.w	r2, [r4, #1]!
 801790a:	e7ed      	b.n	80178e8 <__exponent+0x4c>
 801790c:	2330      	movs	r3, #48	; 0x30
 801790e:	3130      	adds	r1, #48	; 0x30
 8017910:	7083      	strb	r3, [r0, #2]
 8017912:	70c1      	strb	r1, [r0, #3]
 8017914:	1d03      	adds	r3, r0, #4
 8017916:	e7f1      	b.n	80178fc <__exponent+0x60>

08017918 <_printf_float>:
 8017918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801791c:	ed2d 8b02 	vpush	{d8}
 8017920:	b08d      	sub	sp, #52	; 0x34
 8017922:	460c      	mov	r4, r1
 8017924:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017928:	4616      	mov	r6, r2
 801792a:	461f      	mov	r7, r3
 801792c:	4605      	mov	r5, r0
 801792e:	f003 f9ff 	bl	801ad30 <_localeconv_r>
 8017932:	f8d0 a000 	ldr.w	sl, [r0]
 8017936:	4650      	mov	r0, sl
 8017938:	f7e8 fc4a 	bl	80001d0 <strlen>
 801793c:	2300      	movs	r3, #0
 801793e:	930a      	str	r3, [sp, #40]	; 0x28
 8017940:	6823      	ldr	r3, [r4, #0]
 8017942:	9305      	str	r3, [sp, #20]
 8017944:	f8d8 3000 	ldr.w	r3, [r8]
 8017948:	f894 b018 	ldrb.w	fp, [r4, #24]
 801794c:	3307      	adds	r3, #7
 801794e:	f023 0307 	bic.w	r3, r3, #7
 8017952:	f103 0208 	add.w	r2, r3, #8
 8017956:	f8c8 2000 	str.w	r2, [r8]
 801795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801795e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8017962:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8017966:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801796a:	9307      	str	r3, [sp, #28]
 801796c:	f8cd 8018 	str.w	r8, [sp, #24]
 8017970:	ee08 0a10 	vmov	s16, r0
 8017974:	4b9f      	ldr	r3, [pc, #636]	; (8017bf4 <_printf_float+0x2dc>)
 8017976:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801797a:	f04f 32ff 	mov.w	r2, #4294967295
 801797e:	f7e9 f8d5 	bl	8000b2c <__aeabi_dcmpun>
 8017982:	bb88      	cbnz	r0, 80179e8 <_printf_float+0xd0>
 8017984:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017988:	4b9a      	ldr	r3, [pc, #616]	; (8017bf4 <_printf_float+0x2dc>)
 801798a:	f04f 32ff 	mov.w	r2, #4294967295
 801798e:	f7e9 f8af 	bl	8000af0 <__aeabi_dcmple>
 8017992:	bb48      	cbnz	r0, 80179e8 <_printf_float+0xd0>
 8017994:	2200      	movs	r2, #0
 8017996:	2300      	movs	r3, #0
 8017998:	4640      	mov	r0, r8
 801799a:	4649      	mov	r1, r9
 801799c:	f7e9 f89e 	bl	8000adc <__aeabi_dcmplt>
 80179a0:	b110      	cbz	r0, 80179a8 <_printf_float+0x90>
 80179a2:	232d      	movs	r3, #45	; 0x2d
 80179a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80179a8:	4b93      	ldr	r3, [pc, #588]	; (8017bf8 <_printf_float+0x2e0>)
 80179aa:	4894      	ldr	r0, [pc, #592]	; (8017bfc <_printf_float+0x2e4>)
 80179ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80179b0:	bf94      	ite	ls
 80179b2:	4698      	movls	r8, r3
 80179b4:	4680      	movhi	r8, r0
 80179b6:	2303      	movs	r3, #3
 80179b8:	6123      	str	r3, [r4, #16]
 80179ba:	9b05      	ldr	r3, [sp, #20]
 80179bc:	f023 0204 	bic.w	r2, r3, #4
 80179c0:	6022      	str	r2, [r4, #0]
 80179c2:	f04f 0900 	mov.w	r9, #0
 80179c6:	9700      	str	r7, [sp, #0]
 80179c8:	4633      	mov	r3, r6
 80179ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80179cc:	4621      	mov	r1, r4
 80179ce:	4628      	mov	r0, r5
 80179d0:	f000 f9d8 	bl	8017d84 <_printf_common>
 80179d4:	3001      	adds	r0, #1
 80179d6:	f040 8090 	bne.w	8017afa <_printf_float+0x1e2>
 80179da:	f04f 30ff 	mov.w	r0, #4294967295
 80179de:	b00d      	add	sp, #52	; 0x34
 80179e0:	ecbd 8b02 	vpop	{d8}
 80179e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179e8:	4642      	mov	r2, r8
 80179ea:	464b      	mov	r3, r9
 80179ec:	4640      	mov	r0, r8
 80179ee:	4649      	mov	r1, r9
 80179f0:	f7e9 f89c 	bl	8000b2c <__aeabi_dcmpun>
 80179f4:	b140      	cbz	r0, 8017a08 <_printf_float+0xf0>
 80179f6:	464b      	mov	r3, r9
 80179f8:	2b00      	cmp	r3, #0
 80179fa:	bfbc      	itt	lt
 80179fc:	232d      	movlt	r3, #45	; 0x2d
 80179fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017a02:	487f      	ldr	r0, [pc, #508]	; (8017c00 <_printf_float+0x2e8>)
 8017a04:	4b7f      	ldr	r3, [pc, #508]	; (8017c04 <_printf_float+0x2ec>)
 8017a06:	e7d1      	b.n	80179ac <_printf_float+0x94>
 8017a08:	6863      	ldr	r3, [r4, #4]
 8017a0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017a0e:	9206      	str	r2, [sp, #24]
 8017a10:	1c5a      	adds	r2, r3, #1
 8017a12:	d13f      	bne.n	8017a94 <_printf_float+0x17c>
 8017a14:	2306      	movs	r3, #6
 8017a16:	6063      	str	r3, [r4, #4]
 8017a18:	9b05      	ldr	r3, [sp, #20]
 8017a1a:	6861      	ldr	r1, [r4, #4]
 8017a1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017a20:	2300      	movs	r3, #0
 8017a22:	9303      	str	r3, [sp, #12]
 8017a24:	ab0a      	add	r3, sp, #40	; 0x28
 8017a26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017a2a:	ab09      	add	r3, sp, #36	; 0x24
 8017a2c:	ec49 8b10 	vmov	d0, r8, r9
 8017a30:	9300      	str	r3, [sp, #0]
 8017a32:	6022      	str	r2, [r4, #0]
 8017a34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017a38:	4628      	mov	r0, r5
 8017a3a:	f7ff fecd 	bl	80177d8 <__cvt>
 8017a3e:	9b06      	ldr	r3, [sp, #24]
 8017a40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017a42:	2b47      	cmp	r3, #71	; 0x47
 8017a44:	4680      	mov	r8, r0
 8017a46:	d108      	bne.n	8017a5a <_printf_float+0x142>
 8017a48:	1cc8      	adds	r0, r1, #3
 8017a4a:	db02      	blt.n	8017a52 <_printf_float+0x13a>
 8017a4c:	6863      	ldr	r3, [r4, #4]
 8017a4e:	4299      	cmp	r1, r3
 8017a50:	dd41      	ble.n	8017ad6 <_printf_float+0x1be>
 8017a52:	f1ab 0b02 	sub.w	fp, fp, #2
 8017a56:	fa5f fb8b 	uxtb.w	fp, fp
 8017a5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017a5e:	d820      	bhi.n	8017aa2 <_printf_float+0x18a>
 8017a60:	3901      	subs	r1, #1
 8017a62:	465a      	mov	r2, fp
 8017a64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017a68:	9109      	str	r1, [sp, #36]	; 0x24
 8017a6a:	f7ff ff17 	bl	801789c <__exponent>
 8017a6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017a70:	1813      	adds	r3, r2, r0
 8017a72:	2a01      	cmp	r2, #1
 8017a74:	4681      	mov	r9, r0
 8017a76:	6123      	str	r3, [r4, #16]
 8017a78:	dc02      	bgt.n	8017a80 <_printf_float+0x168>
 8017a7a:	6822      	ldr	r2, [r4, #0]
 8017a7c:	07d2      	lsls	r2, r2, #31
 8017a7e:	d501      	bpl.n	8017a84 <_printf_float+0x16c>
 8017a80:	3301      	adds	r3, #1
 8017a82:	6123      	str	r3, [r4, #16]
 8017a84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d09c      	beq.n	80179c6 <_printf_float+0xae>
 8017a8c:	232d      	movs	r3, #45	; 0x2d
 8017a8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017a92:	e798      	b.n	80179c6 <_printf_float+0xae>
 8017a94:	9a06      	ldr	r2, [sp, #24]
 8017a96:	2a47      	cmp	r2, #71	; 0x47
 8017a98:	d1be      	bne.n	8017a18 <_printf_float+0x100>
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d1bc      	bne.n	8017a18 <_printf_float+0x100>
 8017a9e:	2301      	movs	r3, #1
 8017aa0:	e7b9      	b.n	8017a16 <_printf_float+0xfe>
 8017aa2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017aa6:	d118      	bne.n	8017ada <_printf_float+0x1c2>
 8017aa8:	2900      	cmp	r1, #0
 8017aaa:	6863      	ldr	r3, [r4, #4]
 8017aac:	dd0b      	ble.n	8017ac6 <_printf_float+0x1ae>
 8017aae:	6121      	str	r1, [r4, #16]
 8017ab0:	b913      	cbnz	r3, 8017ab8 <_printf_float+0x1a0>
 8017ab2:	6822      	ldr	r2, [r4, #0]
 8017ab4:	07d0      	lsls	r0, r2, #31
 8017ab6:	d502      	bpl.n	8017abe <_printf_float+0x1a6>
 8017ab8:	3301      	adds	r3, #1
 8017aba:	440b      	add	r3, r1
 8017abc:	6123      	str	r3, [r4, #16]
 8017abe:	65a1      	str	r1, [r4, #88]	; 0x58
 8017ac0:	f04f 0900 	mov.w	r9, #0
 8017ac4:	e7de      	b.n	8017a84 <_printf_float+0x16c>
 8017ac6:	b913      	cbnz	r3, 8017ace <_printf_float+0x1b6>
 8017ac8:	6822      	ldr	r2, [r4, #0]
 8017aca:	07d2      	lsls	r2, r2, #31
 8017acc:	d501      	bpl.n	8017ad2 <_printf_float+0x1ba>
 8017ace:	3302      	adds	r3, #2
 8017ad0:	e7f4      	b.n	8017abc <_printf_float+0x1a4>
 8017ad2:	2301      	movs	r3, #1
 8017ad4:	e7f2      	b.n	8017abc <_printf_float+0x1a4>
 8017ad6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017adc:	4299      	cmp	r1, r3
 8017ade:	db05      	blt.n	8017aec <_printf_float+0x1d4>
 8017ae0:	6823      	ldr	r3, [r4, #0]
 8017ae2:	6121      	str	r1, [r4, #16]
 8017ae4:	07d8      	lsls	r0, r3, #31
 8017ae6:	d5ea      	bpl.n	8017abe <_printf_float+0x1a6>
 8017ae8:	1c4b      	adds	r3, r1, #1
 8017aea:	e7e7      	b.n	8017abc <_printf_float+0x1a4>
 8017aec:	2900      	cmp	r1, #0
 8017aee:	bfd4      	ite	le
 8017af0:	f1c1 0202 	rsble	r2, r1, #2
 8017af4:	2201      	movgt	r2, #1
 8017af6:	4413      	add	r3, r2
 8017af8:	e7e0      	b.n	8017abc <_printf_float+0x1a4>
 8017afa:	6823      	ldr	r3, [r4, #0]
 8017afc:	055a      	lsls	r2, r3, #21
 8017afe:	d407      	bmi.n	8017b10 <_printf_float+0x1f8>
 8017b00:	6923      	ldr	r3, [r4, #16]
 8017b02:	4642      	mov	r2, r8
 8017b04:	4631      	mov	r1, r6
 8017b06:	4628      	mov	r0, r5
 8017b08:	47b8      	blx	r7
 8017b0a:	3001      	adds	r0, #1
 8017b0c:	d12c      	bne.n	8017b68 <_printf_float+0x250>
 8017b0e:	e764      	b.n	80179da <_printf_float+0xc2>
 8017b10:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017b14:	f240 80e0 	bls.w	8017cd8 <_printf_float+0x3c0>
 8017b18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017b1c:	2200      	movs	r2, #0
 8017b1e:	2300      	movs	r3, #0
 8017b20:	f7e8 ffd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8017b24:	2800      	cmp	r0, #0
 8017b26:	d034      	beq.n	8017b92 <_printf_float+0x27a>
 8017b28:	4a37      	ldr	r2, [pc, #220]	; (8017c08 <_printf_float+0x2f0>)
 8017b2a:	2301      	movs	r3, #1
 8017b2c:	4631      	mov	r1, r6
 8017b2e:	4628      	mov	r0, r5
 8017b30:	47b8      	blx	r7
 8017b32:	3001      	adds	r0, #1
 8017b34:	f43f af51 	beq.w	80179da <_printf_float+0xc2>
 8017b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017b3c:	429a      	cmp	r2, r3
 8017b3e:	db02      	blt.n	8017b46 <_printf_float+0x22e>
 8017b40:	6823      	ldr	r3, [r4, #0]
 8017b42:	07d8      	lsls	r0, r3, #31
 8017b44:	d510      	bpl.n	8017b68 <_printf_float+0x250>
 8017b46:	ee18 3a10 	vmov	r3, s16
 8017b4a:	4652      	mov	r2, sl
 8017b4c:	4631      	mov	r1, r6
 8017b4e:	4628      	mov	r0, r5
 8017b50:	47b8      	blx	r7
 8017b52:	3001      	adds	r0, #1
 8017b54:	f43f af41 	beq.w	80179da <_printf_float+0xc2>
 8017b58:	f04f 0800 	mov.w	r8, #0
 8017b5c:	f104 091a 	add.w	r9, r4, #26
 8017b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b62:	3b01      	subs	r3, #1
 8017b64:	4543      	cmp	r3, r8
 8017b66:	dc09      	bgt.n	8017b7c <_printf_float+0x264>
 8017b68:	6823      	ldr	r3, [r4, #0]
 8017b6a:	079b      	lsls	r3, r3, #30
 8017b6c:	f100 8105 	bmi.w	8017d7a <_printf_float+0x462>
 8017b70:	68e0      	ldr	r0, [r4, #12]
 8017b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017b74:	4298      	cmp	r0, r3
 8017b76:	bfb8      	it	lt
 8017b78:	4618      	movlt	r0, r3
 8017b7a:	e730      	b.n	80179de <_printf_float+0xc6>
 8017b7c:	2301      	movs	r3, #1
 8017b7e:	464a      	mov	r2, r9
 8017b80:	4631      	mov	r1, r6
 8017b82:	4628      	mov	r0, r5
 8017b84:	47b8      	blx	r7
 8017b86:	3001      	adds	r0, #1
 8017b88:	f43f af27 	beq.w	80179da <_printf_float+0xc2>
 8017b8c:	f108 0801 	add.w	r8, r8, #1
 8017b90:	e7e6      	b.n	8017b60 <_printf_float+0x248>
 8017b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	dc39      	bgt.n	8017c0c <_printf_float+0x2f4>
 8017b98:	4a1b      	ldr	r2, [pc, #108]	; (8017c08 <_printf_float+0x2f0>)
 8017b9a:	2301      	movs	r3, #1
 8017b9c:	4631      	mov	r1, r6
 8017b9e:	4628      	mov	r0, r5
 8017ba0:	47b8      	blx	r7
 8017ba2:	3001      	adds	r0, #1
 8017ba4:	f43f af19 	beq.w	80179da <_printf_float+0xc2>
 8017ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017bac:	4313      	orrs	r3, r2
 8017bae:	d102      	bne.n	8017bb6 <_printf_float+0x29e>
 8017bb0:	6823      	ldr	r3, [r4, #0]
 8017bb2:	07d9      	lsls	r1, r3, #31
 8017bb4:	d5d8      	bpl.n	8017b68 <_printf_float+0x250>
 8017bb6:	ee18 3a10 	vmov	r3, s16
 8017bba:	4652      	mov	r2, sl
 8017bbc:	4631      	mov	r1, r6
 8017bbe:	4628      	mov	r0, r5
 8017bc0:	47b8      	blx	r7
 8017bc2:	3001      	adds	r0, #1
 8017bc4:	f43f af09 	beq.w	80179da <_printf_float+0xc2>
 8017bc8:	f04f 0900 	mov.w	r9, #0
 8017bcc:	f104 0a1a 	add.w	sl, r4, #26
 8017bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017bd2:	425b      	negs	r3, r3
 8017bd4:	454b      	cmp	r3, r9
 8017bd6:	dc01      	bgt.n	8017bdc <_printf_float+0x2c4>
 8017bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017bda:	e792      	b.n	8017b02 <_printf_float+0x1ea>
 8017bdc:	2301      	movs	r3, #1
 8017bde:	4652      	mov	r2, sl
 8017be0:	4631      	mov	r1, r6
 8017be2:	4628      	mov	r0, r5
 8017be4:	47b8      	blx	r7
 8017be6:	3001      	adds	r0, #1
 8017be8:	f43f aef7 	beq.w	80179da <_printf_float+0xc2>
 8017bec:	f109 0901 	add.w	r9, r9, #1
 8017bf0:	e7ee      	b.n	8017bd0 <_printf_float+0x2b8>
 8017bf2:	bf00      	nop
 8017bf4:	7fefffff 	.word	0x7fefffff
 8017bf8:	08047bc5 	.word	0x08047bc5
 8017bfc:	08047bc9 	.word	0x08047bc9
 8017c00:	08047bd1 	.word	0x08047bd1
 8017c04:	08047bcd 	.word	0x08047bcd
 8017c08:	08047bd5 	.word	0x08047bd5
 8017c0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017c0e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017c10:	429a      	cmp	r2, r3
 8017c12:	bfa8      	it	ge
 8017c14:	461a      	movge	r2, r3
 8017c16:	2a00      	cmp	r2, #0
 8017c18:	4691      	mov	r9, r2
 8017c1a:	dc37      	bgt.n	8017c8c <_printf_float+0x374>
 8017c1c:	f04f 0b00 	mov.w	fp, #0
 8017c20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017c24:	f104 021a 	add.w	r2, r4, #26
 8017c28:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017c2a:	9305      	str	r3, [sp, #20]
 8017c2c:	eba3 0309 	sub.w	r3, r3, r9
 8017c30:	455b      	cmp	r3, fp
 8017c32:	dc33      	bgt.n	8017c9c <_printf_float+0x384>
 8017c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017c38:	429a      	cmp	r2, r3
 8017c3a:	db3b      	blt.n	8017cb4 <_printf_float+0x39c>
 8017c3c:	6823      	ldr	r3, [r4, #0]
 8017c3e:	07da      	lsls	r2, r3, #31
 8017c40:	d438      	bmi.n	8017cb4 <_printf_float+0x39c>
 8017c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017c44:	9a05      	ldr	r2, [sp, #20]
 8017c46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017c48:	1a9a      	subs	r2, r3, r2
 8017c4a:	eba3 0901 	sub.w	r9, r3, r1
 8017c4e:	4591      	cmp	r9, r2
 8017c50:	bfa8      	it	ge
 8017c52:	4691      	movge	r9, r2
 8017c54:	f1b9 0f00 	cmp.w	r9, #0
 8017c58:	dc35      	bgt.n	8017cc6 <_printf_float+0x3ae>
 8017c5a:	f04f 0800 	mov.w	r8, #0
 8017c5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017c62:	f104 0a1a 	add.w	sl, r4, #26
 8017c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017c6a:	1a9b      	subs	r3, r3, r2
 8017c6c:	eba3 0309 	sub.w	r3, r3, r9
 8017c70:	4543      	cmp	r3, r8
 8017c72:	f77f af79 	ble.w	8017b68 <_printf_float+0x250>
 8017c76:	2301      	movs	r3, #1
 8017c78:	4652      	mov	r2, sl
 8017c7a:	4631      	mov	r1, r6
 8017c7c:	4628      	mov	r0, r5
 8017c7e:	47b8      	blx	r7
 8017c80:	3001      	adds	r0, #1
 8017c82:	f43f aeaa 	beq.w	80179da <_printf_float+0xc2>
 8017c86:	f108 0801 	add.w	r8, r8, #1
 8017c8a:	e7ec      	b.n	8017c66 <_printf_float+0x34e>
 8017c8c:	4613      	mov	r3, r2
 8017c8e:	4631      	mov	r1, r6
 8017c90:	4642      	mov	r2, r8
 8017c92:	4628      	mov	r0, r5
 8017c94:	47b8      	blx	r7
 8017c96:	3001      	adds	r0, #1
 8017c98:	d1c0      	bne.n	8017c1c <_printf_float+0x304>
 8017c9a:	e69e      	b.n	80179da <_printf_float+0xc2>
 8017c9c:	2301      	movs	r3, #1
 8017c9e:	4631      	mov	r1, r6
 8017ca0:	4628      	mov	r0, r5
 8017ca2:	9205      	str	r2, [sp, #20]
 8017ca4:	47b8      	blx	r7
 8017ca6:	3001      	adds	r0, #1
 8017ca8:	f43f ae97 	beq.w	80179da <_printf_float+0xc2>
 8017cac:	9a05      	ldr	r2, [sp, #20]
 8017cae:	f10b 0b01 	add.w	fp, fp, #1
 8017cb2:	e7b9      	b.n	8017c28 <_printf_float+0x310>
 8017cb4:	ee18 3a10 	vmov	r3, s16
 8017cb8:	4652      	mov	r2, sl
 8017cba:	4631      	mov	r1, r6
 8017cbc:	4628      	mov	r0, r5
 8017cbe:	47b8      	blx	r7
 8017cc0:	3001      	adds	r0, #1
 8017cc2:	d1be      	bne.n	8017c42 <_printf_float+0x32a>
 8017cc4:	e689      	b.n	80179da <_printf_float+0xc2>
 8017cc6:	9a05      	ldr	r2, [sp, #20]
 8017cc8:	464b      	mov	r3, r9
 8017cca:	4442      	add	r2, r8
 8017ccc:	4631      	mov	r1, r6
 8017cce:	4628      	mov	r0, r5
 8017cd0:	47b8      	blx	r7
 8017cd2:	3001      	adds	r0, #1
 8017cd4:	d1c1      	bne.n	8017c5a <_printf_float+0x342>
 8017cd6:	e680      	b.n	80179da <_printf_float+0xc2>
 8017cd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017cda:	2a01      	cmp	r2, #1
 8017cdc:	dc01      	bgt.n	8017ce2 <_printf_float+0x3ca>
 8017cde:	07db      	lsls	r3, r3, #31
 8017ce0:	d538      	bpl.n	8017d54 <_printf_float+0x43c>
 8017ce2:	2301      	movs	r3, #1
 8017ce4:	4642      	mov	r2, r8
 8017ce6:	4631      	mov	r1, r6
 8017ce8:	4628      	mov	r0, r5
 8017cea:	47b8      	blx	r7
 8017cec:	3001      	adds	r0, #1
 8017cee:	f43f ae74 	beq.w	80179da <_printf_float+0xc2>
 8017cf2:	ee18 3a10 	vmov	r3, s16
 8017cf6:	4652      	mov	r2, sl
 8017cf8:	4631      	mov	r1, r6
 8017cfa:	4628      	mov	r0, r5
 8017cfc:	47b8      	blx	r7
 8017cfe:	3001      	adds	r0, #1
 8017d00:	f43f ae6b 	beq.w	80179da <_printf_float+0xc2>
 8017d04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017d08:	2200      	movs	r2, #0
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	f7e8 fedc 	bl	8000ac8 <__aeabi_dcmpeq>
 8017d10:	b9d8      	cbnz	r0, 8017d4a <_printf_float+0x432>
 8017d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017d14:	f108 0201 	add.w	r2, r8, #1
 8017d18:	3b01      	subs	r3, #1
 8017d1a:	4631      	mov	r1, r6
 8017d1c:	4628      	mov	r0, r5
 8017d1e:	47b8      	blx	r7
 8017d20:	3001      	adds	r0, #1
 8017d22:	d10e      	bne.n	8017d42 <_printf_float+0x42a>
 8017d24:	e659      	b.n	80179da <_printf_float+0xc2>
 8017d26:	2301      	movs	r3, #1
 8017d28:	4652      	mov	r2, sl
 8017d2a:	4631      	mov	r1, r6
 8017d2c:	4628      	mov	r0, r5
 8017d2e:	47b8      	blx	r7
 8017d30:	3001      	adds	r0, #1
 8017d32:	f43f ae52 	beq.w	80179da <_printf_float+0xc2>
 8017d36:	f108 0801 	add.w	r8, r8, #1
 8017d3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017d3c:	3b01      	subs	r3, #1
 8017d3e:	4543      	cmp	r3, r8
 8017d40:	dcf1      	bgt.n	8017d26 <_printf_float+0x40e>
 8017d42:	464b      	mov	r3, r9
 8017d44:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8017d48:	e6dc      	b.n	8017b04 <_printf_float+0x1ec>
 8017d4a:	f04f 0800 	mov.w	r8, #0
 8017d4e:	f104 0a1a 	add.w	sl, r4, #26
 8017d52:	e7f2      	b.n	8017d3a <_printf_float+0x422>
 8017d54:	2301      	movs	r3, #1
 8017d56:	4642      	mov	r2, r8
 8017d58:	e7df      	b.n	8017d1a <_printf_float+0x402>
 8017d5a:	2301      	movs	r3, #1
 8017d5c:	464a      	mov	r2, r9
 8017d5e:	4631      	mov	r1, r6
 8017d60:	4628      	mov	r0, r5
 8017d62:	47b8      	blx	r7
 8017d64:	3001      	adds	r0, #1
 8017d66:	f43f ae38 	beq.w	80179da <_printf_float+0xc2>
 8017d6a:	f108 0801 	add.w	r8, r8, #1
 8017d6e:	68e3      	ldr	r3, [r4, #12]
 8017d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017d72:	1a5b      	subs	r3, r3, r1
 8017d74:	4543      	cmp	r3, r8
 8017d76:	dcf0      	bgt.n	8017d5a <_printf_float+0x442>
 8017d78:	e6fa      	b.n	8017b70 <_printf_float+0x258>
 8017d7a:	f04f 0800 	mov.w	r8, #0
 8017d7e:	f104 0919 	add.w	r9, r4, #25
 8017d82:	e7f4      	b.n	8017d6e <_printf_float+0x456>

08017d84 <_printf_common>:
 8017d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d88:	4616      	mov	r6, r2
 8017d8a:	4699      	mov	r9, r3
 8017d8c:	688a      	ldr	r2, [r1, #8]
 8017d8e:	690b      	ldr	r3, [r1, #16]
 8017d90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017d94:	4293      	cmp	r3, r2
 8017d96:	bfb8      	it	lt
 8017d98:	4613      	movlt	r3, r2
 8017d9a:	6033      	str	r3, [r6, #0]
 8017d9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017da0:	4607      	mov	r7, r0
 8017da2:	460c      	mov	r4, r1
 8017da4:	b10a      	cbz	r2, 8017daa <_printf_common+0x26>
 8017da6:	3301      	adds	r3, #1
 8017da8:	6033      	str	r3, [r6, #0]
 8017daa:	6823      	ldr	r3, [r4, #0]
 8017dac:	0699      	lsls	r1, r3, #26
 8017dae:	bf42      	ittt	mi
 8017db0:	6833      	ldrmi	r3, [r6, #0]
 8017db2:	3302      	addmi	r3, #2
 8017db4:	6033      	strmi	r3, [r6, #0]
 8017db6:	6825      	ldr	r5, [r4, #0]
 8017db8:	f015 0506 	ands.w	r5, r5, #6
 8017dbc:	d106      	bne.n	8017dcc <_printf_common+0x48>
 8017dbe:	f104 0a19 	add.w	sl, r4, #25
 8017dc2:	68e3      	ldr	r3, [r4, #12]
 8017dc4:	6832      	ldr	r2, [r6, #0]
 8017dc6:	1a9b      	subs	r3, r3, r2
 8017dc8:	42ab      	cmp	r3, r5
 8017dca:	dc26      	bgt.n	8017e1a <_printf_common+0x96>
 8017dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017dd0:	1e13      	subs	r3, r2, #0
 8017dd2:	6822      	ldr	r2, [r4, #0]
 8017dd4:	bf18      	it	ne
 8017dd6:	2301      	movne	r3, #1
 8017dd8:	0692      	lsls	r2, r2, #26
 8017dda:	d42b      	bmi.n	8017e34 <_printf_common+0xb0>
 8017ddc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017de0:	4649      	mov	r1, r9
 8017de2:	4638      	mov	r0, r7
 8017de4:	47c0      	blx	r8
 8017de6:	3001      	adds	r0, #1
 8017de8:	d01e      	beq.n	8017e28 <_printf_common+0xa4>
 8017dea:	6823      	ldr	r3, [r4, #0]
 8017dec:	68e5      	ldr	r5, [r4, #12]
 8017dee:	6832      	ldr	r2, [r6, #0]
 8017df0:	f003 0306 	and.w	r3, r3, #6
 8017df4:	2b04      	cmp	r3, #4
 8017df6:	bf08      	it	eq
 8017df8:	1aad      	subeq	r5, r5, r2
 8017dfa:	68a3      	ldr	r3, [r4, #8]
 8017dfc:	6922      	ldr	r2, [r4, #16]
 8017dfe:	bf0c      	ite	eq
 8017e00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017e04:	2500      	movne	r5, #0
 8017e06:	4293      	cmp	r3, r2
 8017e08:	bfc4      	itt	gt
 8017e0a:	1a9b      	subgt	r3, r3, r2
 8017e0c:	18ed      	addgt	r5, r5, r3
 8017e0e:	2600      	movs	r6, #0
 8017e10:	341a      	adds	r4, #26
 8017e12:	42b5      	cmp	r5, r6
 8017e14:	d11a      	bne.n	8017e4c <_printf_common+0xc8>
 8017e16:	2000      	movs	r0, #0
 8017e18:	e008      	b.n	8017e2c <_printf_common+0xa8>
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	4652      	mov	r2, sl
 8017e1e:	4649      	mov	r1, r9
 8017e20:	4638      	mov	r0, r7
 8017e22:	47c0      	blx	r8
 8017e24:	3001      	adds	r0, #1
 8017e26:	d103      	bne.n	8017e30 <_printf_common+0xac>
 8017e28:	f04f 30ff 	mov.w	r0, #4294967295
 8017e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e30:	3501      	adds	r5, #1
 8017e32:	e7c6      	b.n	8017dc2 <_printf_common+0x3e>
 8017e34:	18e1      	adds	r1, r4, r3
 8017e36:	1c5a      	adds	r2, r3, #1
 8017e38:	2030      	movs	r0, #48	; 0x30
 8017e3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017e3e:	4422      	add	r2, r4
 8017e40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017e44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017e48:	3302      	adds	r3, #2
 8017e4a:	e7c7      	b.n	8017ddc <_printf_common+0x58>
 8017e4c:	2301      	movs	r3, #1
 8017e4e:	4622      	mov	r2, r4
 8017e50:	4649      	mov	r1, r9
 8017e52:	4638      	mov	r0, r7
 8017e54:	47c0      	blx	r8
 8017e56:	3001      	adds	r0, #1
 8017e58:	d0e6      	beq.n	8017e28 <_printf_common+0xa4>
 8017e5a:	3601      	adds	r6, #1
 8017e5c:	e7d9      	b.n	8017e12 <_printf_common+0x8e>
	...

08017e60 <_printf_i>:
 8017e60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017e64:	7e0f      	ldrb	r7, [r1, #24]
 8017e66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017e68:	2f78      	cmp	r7, #120	; 0x78
 8017e6a:	4691      	mov	r9, r2
 8017e6c:	4680      	mov	r8, r0
 8017e6e:	460c      	mov	r4, r1
 8017e70:	469a      	mov	sl, r3
 8017e72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017e76:	d807      	bhi.n	8017e88 <_printf_i+0x28>
 8017e78:	2f62      	cmp	r7, #98	; 0x62
 8017e7a:	d80a      	bhi.n	8017e92 <_printf_i+0x32>
 8017e7c:	2f00      	cmp	r7, #0
 8017e7e:	f000 80d8 	beq.w	8018032 <_printf_i+0x1d2>
 8017e82:	2f58      	cmp	r7, #88	; 0x58
 8017e84:	f000 80a3 	beq.w	8017fce <_printf_i+0x16e>
 8017e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017e8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017e90:	e03a      	b.n	8017f08 <_printf_i+0xa8>
 8017e92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017e96:	2b15      	cmp	r3, #21
 8017e98:	d8f6      	bhi.n	8017e88 <_printf_i+0x28>
 8017e9a:	a101      	add	r1, pc, #4	; (adr r1, 8017ea0 <_printf_i+0x40>)
 8017e9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017ea0:	08017ef9 	.word	0x08017ef9
 8017ea4:	08017f0d 	.word	0x08017f0d
 8017ea8:	08017e89 	.word	0x08017e89
 8017eac:	08017e89 	.word	0x08017e89
 8017eb0:	08017e89 	.word	0x08017e89
 8017eb4:	08017e89 	.word	0x08017e89
 8017eb8:	08017f0d 	.word	0x08017f0d
 8017ebc:	08017e89 	.word	0x08017e89
 8017ec0:	08017e89 	.word	0x08017e89
 8017ec4:	08017e89 	.word	0x08017e89
 8017ec8:	08017e89 	.word	0x08017e89
 8017ecc:	08018019 	.word	0x08018019
 8017ed0:	08017f3d 	.word	0x08017f3d
 8017ed4:	08017ffb 	.word	0x08017ffb
 8017ed8:	08017e89 	.word	0x08017e89
 8017edc:	08017e89 	.word	0x08017e89
 8017ee0:	0801803b 	.word	0x0801803b
 8017ee4:	08017e89 	.word	0x08017e89
 8017ee8:	08017f3d 	.word	0x08017f3d
 8017eec:	08017e89 	.word	0x08017e89
 8017ef0:	08017e89 	.word	0x08017e89
 8017ef4:	08018003 	.word	0x08018003
 8017ef8:	682b      	ldr	r3, [r5, #0]
 8017efa:	1d1a      	adds	r2, r3, #4
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	602a      	str	r2, [r5, #0]
 8017f00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017f04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017f08:	2301      	movs	r3, #1
 8017f0a:	e0a3      	b.n	8018054 <_printf_i+0x1f4>
 8017f0c:	6820      	ldr	r0, [r4, #0]
 8017f0e:	6829      	ldr	r1, [r5, #0]
 8017f10:	0606      	lsls	r6, r0, #24
 8017f12:	f101 0304 	add.w	r3, r1, #4
 8017f16:	d50a      	bpl.n	8017f2e <_printf_i+0xce>
 8017f18:	680e      	ldr	r6, [r1, #0]
 8017f1a:	602b      	str	r3, [r5, #0]
 8017f1c:	2e00      	cmp	r6, #0
 8017f1e:	da03      	bge.n	8017f28 <_printf_i+0xc8>
 8017f20:	232d      	movs	r3, #45	; 0x2d
 8017f22:	4276      	negs	r6, r6
 8017f24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017f28:	485e      	ldr	r0, [pc, #376]	; (80180a4 <_printf_i+0x244>)
 8017f2a:	230a      	movs	r3, #10
 8017f2c:	e019      	b.n	8017f62 <_printf_i+0x102>
 8017f2e:	680e      	ldr	r6, [r1, #0]
 8017f30:	602b      	str	r3, [r5, #0]
 8017f32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8017f36:	bf18      	it	ne
 8017f38:	b236      	sxthne	r6, r6
 8017f3a:	e7ef      	b.n	8017f1c <_printf_i+0xbc>
 8017f3c:	682b      	ldr	r3, [r5, #0]
 8017f3e:	6820      	ldr	r0, [r4, #0]
 8017f40:	1d19      	adds	r1, r3, #4
 8017f42:	6029      	str	r1, [r5, #0]
 8017f44:	0601      	lsls	r1, r0, #24
 8017f46:	d501      	bpl.n	8017f4c <_printf_i+0xec>
 8017f48:	681e      	ldr	r6, [r3, #0]
 8017f4a:	e002      	b.n	8017f52 <_printf_i+0xf2>
 8017f4c:	0646      	lsls	r6, r0, #25
 8017f4e:	d5fb      	bpl.n	8017f48 <_printf_i+0xe8>
 8017f50:	881e      	ldrh	r6, [r3, #0]
 8017f52:	4854      	ldr	r0, [pc, #336]	; (80180a4 <_printf_i+0x244>)
 8017f54:	2f6f      	cmp	r7, #111	; 0x6f
 8017f56:	bf0c      	ite	eq
 8017f58:	2308      	moveq	r3, #8
 8017f5a:	230a      	movne	r3, #10
 8017f5c:	2100      	movs	r1, #0
 8017f5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017f62:	6865      	ldr	r5, [r4, #4]
 8017f64:	60a5      	str	r5, [r4, #8]
 8017f66:	2d00      	cmp	r5, #0
 8017f68:	bfa2      	ittt	ge
 8017f6a:	6821      	ldrge	r1, [r4, #0]
 8017f6c:	f021 0104 	bicge.w	r1, r1, #4
 8017f70:	6021      	strge	r1, [r4, #0]
 8017f72:	b90e      	cbnz	r6, 8017f78 <_printf_i+0x118>
 8017f74:	2d00      	cmp	r5, #0
 8017f76:	d04d      	beq.n	8018014 <_printf_i+0x1b4>
 8017f78:	4615      	mov	r5, r2
 8017f7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8017f7e:	fb03 6711 	mls	r7, r3, r1, r6
 8017f82:	5dc7      	ldrb	r7, [r0, r7]
 8017f84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017f88:	4637      	mov	r7, r6
 8017f8a:	42bb      	cmp	r3, r7
 8017f8c:	460e      	mov	r6, r1
 8017f8e:	d9f4      	bls.n	8017f7a <_printf_i+0x11a>
 8017f90:	2b08      	cmp	r3, #8
 8017f92:	d10b      	bne.n	8017fac <_printf_i+0x14c>
 8017f94:	6823      	ldr	r3, [r4, #0]
 8017f96:	07de      	lsls	r6, r3, #31
 8017f98:	d508      	bpl.n	8017fac <_printf_i+0x14c>
 8017f9a:	6923      	ldr	r3, [r4, #16]
 8017f9c:	6861      	ldr	r1, [r4, #4]
 8017f9e:	4299      	cmp	r1, r3
 8017fa0:	bfde      	ittt	le
 8017fa2:	2330      	movle	r3, #48	; 0x30
 8017fa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017fa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017fac:	1b52      	subs	r2, r2, r5
 8017fae:	6122      	str	r2, [r4, #16]
 8017fb0:	f8cd a000 	str.w	sl, [sp]
 8017fb4:	464b      	mov	r3, r9
 8017fb6:	aa03      	add	r2, sp, #12
 8017fb8:	4621      	mov	r1, r4
 8017fba:	4640      	mov	r0, r8
 8017fbc:	f7ff fee2 	bl	8017d84 <_printf_common>
 8017fc0:	3001      	adds	r0, #1
 8017fc2:	d14c      	bne.n	801805e <_printf_i+0x1fe>
 8017fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8017fc8:	b004      	add	sp, #16
 8017fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fce:	4835      	ldr	r0, [pc, #212]	; (80180a4 <_printf_i+0x244>)
 8017fd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8017fd4:	6829      	ldr	r1, [r5, #0]
 8017fd6:	6823      	ldr	r3, [r4, #0]
 8017fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8017fdc:	6029      	str	r1, [r5, #0]
 8017fde:	061d      	lsls	r5, r3, #24
 8017fe0:	d514      	bpl.n	801800c <_printf_i+0x1ac>
 8017fe2:	07df      	lsls	r7, r3, #31
 8017fe4:	bf44      	itt	mi
 8017fe6:	f043 0320 	orrmi.w	r3, r3, #32
 8017fea:	6023      	strmi	r3, [r4, #0]
 8017fec:	b91e      	cbnz	r6, 8017ff6 <_printf_i+0x196>
 8017fee:	6823      	ldr	r3, [r4, #0]
 8017ff0:	f023 0320 	bic.w	r3, r3, #32
 8017ff4:	6023      	str	r3, [r4, #0]
 8017ff6:	2310      	movs	r3, #16
 8017ff8:	e7b0      	b.n	8017f5c <_printf_i+0xfc>
 8017ffa:	6823      	ldr	r3, [r4, #0]
 8017ffc:	f043 0320 	orr.w	r3, r3, #32
 8018000:	6023      	str	r3, [r4, #0]
 8018002:	2378      	movs	r3, #120	; 0x78
 8018004:	4828      	ldr	r0, [pc, #160]	; (80180a8 <_printf_i+0x248>)
 8018006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801800a:	e7e3      	b.n	8017fd4 <_printf_i+0x174>
 801800c:	0659      	lsls	r1, r3, #25
 801800e:	bf48      	it	mi
 8018010:	b2b6      	uxthmi	r6, r6
 8018012:	e7e6      	b.n	8017fe2 <_printf_i+0x182>
 8018014:	4615      	mov	r5, r2
 8018016:	e7bb      	b.n	8017f90 <_printf_i+0x130>
 8018018:	682b      	ldr	r3, [r5, #0]
 801801a:	6826      	ldr	r6, [r4, #0]
 801801c:	6961      	ldr	r1, [r4, #20]
 801801e:	1d18      	adds	r0, r3, #4
 8018020:	6028      	str	r0, [r5, #0]
 8018022:	0635      	lsls	r5, r6, #24
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	d501      	bpl.n	801802c <_printf_i+0x1cc>
 8018028:	6019      	str	r1, [r3, #0]
 801802a:	e002      	b.n	8018032 <_printf_i+0x1d2>
 801802c:	0670      	lsls	r0, r6, #25
 801802e:	d5fb      	bpl.n	8018028 <_printf_i+0x1c8>
 8018030:	8019      	strh	r1, [r3, #0]
 8018032:	2300      	movs	r3, #0
 8018034:	6123      	str	r3, [r4, #16]
 8018036:	4615      	mov	r5, r2
 8018038:	e7ba      	b.n	8017fb0 <_printf_i+0x150>
 801803a:	682b      	ldr	r3, [r5, #0]
 801803c:	1d1a      	adds	r2, r3, #4
 801803e:	602a      	str	r2, [r5, #0]
 8018040:	681d      	ldr	r5, [r3, #0]
 8018042:	6862      	ldr	r2, [r4, #4]
 8018044:	2100      	movs	r1, #0
 8018046:	4628      	mov	r0, r5
 8018048:	f7e8 f8ca 	bl	80001e0 <memchr>
 801804c:	b108      	cbz	r0, 8018052 <_printf_i+0x1f2>
 801804e:	1b40      	subs	r0, r0, r5
 8018050:	6060      	str	r0, [r4, #4]
 8018052:	6863      	ldr	r3, [r4, #4]
 8018054:	6123      	str	r3, [r4, #16]
 8018056:	2300      	movs	r3, #0
 8018058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801805c:	e7a8      	b.n	8017fb0 <_printf_i+0x150>
 801805e:	6923      	ldr	r3, [r4, #16]
 8018060:	462a      	mov	r2, r5
 8018062:	4649      	mov	r1, r9
 8018064:	4640      	mov	r0, r8
 8018066:	47d0      	blx	sl
 8018068:	3001      	adds	r0, #1
 801806a:	d0ab      	beq.n	8017fc4 <_printf_i+0x164>
 801806c:	6823      	ldr	r3, [r4, #0]
 801806e:	079b      	lsls	r3, r3, #30
 8018070:	d413      	bmi.n	801809a <_printf_i+0x23a>
 8018072:	68e0      	ldr	r0, [r4, #12]
 8018074:	9b03      	ldr	r3, [sp, #12]
 8018076:	4298      	cmp	r0, r3
 8018078:	bfb8      	it	lt
 801807a:	4618      	movlt	r0, r3
 801807c:	e7a4      	b.n	8017fc8 <_printf_i+0x168>
 801807e:	2301      	movs	r3, #1
 8018080:	4632      	mov	r2, r6
 8018082:	4649      	mov	r1, r9
 8018084:	4640      	mov	r0, r8
 8018086:	47d0      	blx	sl
 8018088:	3001      	adds	r0, #1
 801808a:	d09b      	beq.n	8017fc4 <_printf_i+0x164>
 801808c:	3501      	adds	r5, #1
 801808e:	68e3      	ldr	r3, [r4, #12]
 8018090:	9903      	ldr	r1, [sp, #12]
 8018092:	1a5b      	subs	r3, r3, r1
 8018094:	42ab      	cmp	r3, r5
 8018096:	dcf2      	bgt.n	801807e <_printf_i+0x21e>
 8018098:	e7eb      	b.n	8018072 <_printf_i+0x212>
 801809a:	2500      	movs	r5, #0
 801809c:	f104 0619 	add.w	r6, r4, #25
 80180a0:	e7f5      	b.n	801808e <_printf_i+0x22e>
 80180a2:	bf00      	nop
 80180a4:	08047bd7 	.word	0x08047bd7
 80180a8:	08047be8 	.word	0x08047be8

080180ac <_scanf_float>:
 80180ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180b0:	b087      	sub	sp, #28
 80180b2:	4617      	mov	r7, r2
 80180b4:	9303      	str	r3, [sp, #12]
 80180b6:	688b      	ldr	r3, [r1, #8]
 80180b8:	1e5a      	subs	r2, r3, #1
 80180ba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80180be:	bf83      	ittte	hi
 80180c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80180c4:	195b      	addhi	r3, r3, r5
 80180c6:	9302      	strhi	r3, [sp, #8]
 80180c8:	2300      	movls	r3, #0
 80180ca:	bf86      	itte	hi
 80180cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80180d0:	608b      	strhi	r3, [r1, #8]
 80180d2:	9302      	strls	r3, [sp, #8]
 80180d4:	680b      	ldr	r3, [r1, #0]
 80180d6:	468b      	mov	fp, r1
 80180d8:	2500      	movs	r5, #0
 80180da:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80180de:	f84b 3b1c 	str.w	r3, [fp], #28
 80180e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80180e6:	4680      	mov	r8, r0
 80180e8:	460c      	mov	r4, r1
 80180ea:	465e      	mov	r6, fp
 80180ec:	46aa      	mov	sl, r5
 80180ee:	46a9      	mov	r9, r5
 80180f0:	9501      	str	r5, [sp, #4]
 80180f2:	68a2      	ldr	r2, [r4, #8]
 80180f4:	b152      	cbz	r2, 801810c <_scanf_float+0x60>
 80180f6:	683b      	ldr	r3, [r7, #0]
 80180f8:	781b      	ldrb	r3, [r3, #0]
 80180fa:	2b4e      	cmp	r3, #78	; 0x4e
 80180fc:	d864      	bhi.n	80181c8 <_scanf_float+0x11c>
 80180fe:	2b40      	cmp	r3, #64	; 0x40
 8018100:	d83c      	bhi.n	801817c <_scanf_float+0xd0>
 8018102:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8018106:	b2c8      	uxtb	r0, r1
 8018108:	280e      	cmp	r0, #14
 801810a:	d93a      	bls.n	8018182 <_scanf_float+0xd6>
 801810c:	f1b9 0f00 	cmp.w	r9, #0
 8018110:	d003      	beq.n	801811a <_scanf_float+0x6e>
 8018112:	6823      	ldr	r3, [r4, #0]
 8018114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8018118:	6023      	str	r3, [r4, #0]
 801811a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801811e:	f1ba 0f01 	cmp.w	sl, #1
 8018122:	f200 8113 	bhi.w	801834c <_scanf_float+0x2a0>
 8018126:	455e      	cmp	r6, fp
 8018128:	f200 8105 	bhi.w	8018336 <_scanf_float+0x28a>
 801812c:	2501      	movs	r5, #1
 801812e:	4628      	mov	r0, r5
 8018130:	b007      	add	sp, #28
 8018132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018136:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801813a:	2a0d      	cmp	r2, #13
 801813c:	d8e6      	bhi.n	801810c <_scanf_float+0x60>
 801813e:	a101      	add	r1, pc, #4	; (adr r1, 8018144 <_scanf_float+0x98>)
 8018140:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018144:	08018283 	.word	0x08018283
 8018148:	0801810d 	.word	0x0801810d
 801814c:	0801810d 	.word	0x0801810d
 8018150:	0801810d 	.word	0x0801810d
 8018154:	080182e3 	.word	0x080182e3
 8018158:	080182bb 	.word	0x080182bb
 801815c:	0801810d 	.word	0x0801810d
 8018160:	0801810d 	.word	0x0801810d
 8018164:	08018291 	.word	0x08018291
 8018168:	0801810d 	.word	0x0801810d
 801816c:	0801810d 	.word	0x0801810d
 8018170:	0801810d 	.word	0x0801810d
 8018174:	0801810d 	.word	0x0801810d
 8018178:	08018249 	.word	0x08018249
 801817c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8018180:	e7db      	b.n	801813a <_scanf_float+0x8e>
 8018182:	290e      	cmp	r1, #14
 8018184:	d8c2      	bhi.n	801810c <_scanf_float+0x60>
 8018186:	a001      	add	r0, pc, #4	; (adr r0, 801818c <_scanf_float+0xe0>)
 8018188:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801818c:	0801823b 	.word	0x0801823b
 8018190:	0801810d 	.word	0x0801810d
 8018194:	0801823b 	.word	0x0801823b
 8018198:	080182cf 	.word	0x080182cf
 801819c:	0801810d 	.word	0x0801810d
 80181a0:	080181e9 	.word	0x080181e9
 80181a4:	08018225 	.word	0x08018225
 80181a8:	08018225 	.word	0x08018225
 80181ac:	08018225 	.word	0x08018225
 80181b0:	08018225 	.word	0x08018225
 80181b4:	08018225 	.word	0x08018225
 80181b8:	08018225 	.word	0x08018225
 80181bc:	08018225 	.word	0x08018225
 80181c0:	08018225 	.word	0x08018225
 80181c4:	08018225 	.word	0x08018225
 80181c8:	2b6e      	cmp	r3, #110	; 0x6e
 80181ca:	d809      	bhi.n	80181e0 <_scanf_float+0x134>
 80181cc:	2b60      	cmp	r3, #96	; 0x60
 80181ce:	d8b2      	bhi.n	8018136 <_scanf_float+0x8a>
 80181d0:	2b54      	cmp	r3, #84	; 0x54
 80181d2:	d077      	beq.n	80182c4 <_scanf_float+0x218>
 80181d4:	2b59      	cmp	r3, #89	; 0x59
 80181d6:	d199      	bne.n	801810c <_scanf_float+0x60>
 80181d8:	2d07      	cmp	r5, #7
 80181da:	d197      	bne.n	801810c <_scanf_float+0x60>
 80181dc:	2508      	movs	r5, #8
 80181de:	e029      	b.n	8018234 <_scanf_float+0x188>
 80181e0:	2b74      	cmp	r3, #116	; 0x74
 80181e2:	d06f      	beq.n	80182c4 <_scanf_float+0x218>
 80181e4:	2b79      	cmp	r3, #121	; 0x79
 80181e6:	e7f6      	b.n	80181d6 <_scanf_float+0x12a>
 80181e8:	6821      	ldr	r1, [r4, #0]
 80181ea:	05c8      	lsls	r0, r1, #23
 80181ec:	d51a      	bpl.n	8018224 <_scanf_float+0x178>
 80181ee:	9b02      	ldr	r3, [sp, #8]
 80181f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80181f4:	6021      	str	r1, [r4, #0]
 80181f6:	f109 0901 	add.w	r9, r9, #1
 80181fa:	b11b      	cbz	r3, 8018204 <_scanf_float+0x158>
 80181fc:	3b01      	subs	r3, #1
 80181fe:	3201      	adds	r2, #1
 8018200:	9302      	str	r3, [sp, #8]
 8018202:	60a2      	str	r2, [r4, #8]
 8018204:	68a3      	ldr	r3, [r4, #8]
 8018206:	3b01      	subs	r3, #1
 8018208:	60a3      	str	r3, [r4, #8]
 801820a:	6923      	ldr	r3, [r4, #16]
 801820c:	3301      	adds	r3, #1
 801820e:	6123      	str	r3, [r4, #16]
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	3b01      	subs	r3, #1
 8018214:	2b00      	cmp	r3, #0
 8018216:	607b      	str	r3, [r7, #4]
 8018218:	f340 8084 	ble.w	8018324 <_scanf_float+0x278>
 801821c:	683b      	ldr	r3, [r7, #0]
 801821e:	3301      	adds	r3, #1
 8018220:	603b      	str	r3, [r7, #0]
 8018222:	e766      	b.n	80180f2 <_scanf_float+0x46>
 8018224:	eb1a 0f05 	cmn.w	sl, r5
 8018228:	f47f af70 	bne.w	801810c <_scanf_float+0x60>
 801822c:	6822      	ldr	r2, [r4, #0]
 801822e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8018232:	6022      	str	r2, [r4, #0]
 8018234:	f806 3b01 	strb.w	r3, [r6], #1
 8018238:	e7e4      	b.n	8018204 <_scanf_float+0x158>
 801823a:	6822      	ldr	r2, [r4, #0]
 801823c:	0610      	lsls	r0, r2, #24
 801823e:	f57f af65 	bpl.w	801810c <_scanf_float+0x60>
 8018242:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8018246:	e7f4      	b.n	8018232 <_scanf_float+0x186>
 8018248:	f1ba 0f00 	cmp.w	sl, #0
 801824c:	d10e      	bne.n	801826c <_scanf_float+0x1c0>
 801824e:	f1b9 0f00 	cmp.w	r9, #0
 8018252:	d10e      	bne.n	8018272 <_scanf_float+0x1c6>
 8018254:	6822      	ldr	r2, [r4, #0]
 8018256:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801825a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801825e:	d108      	bne.n	8018272 <_scanf_float+0x1c6>
 8018260:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018264:	6022      	str	r2, [r4, #0]
 8018266:	f04f 0a01 	mov.w	sl, #1
 801826a:	e7e3      	b.n	8018234 <_scanf_float+0x188>
 801826c:	f1ba 0f02 	cmp.w	sl, #2
 8018270:	d055      	beq.n	801831e <_scanf_float+0x272>
 8018272:	2d01      	cmp	r5, #1
 8018274:	d002      	beq.n	801827c <_scanf_float+0x1d0>
 8018276:	2d04      	cmp	r5, #4
 8018278:	f47f af48 	bne.w	801810c <_scanf_float+0x60>
 801827c:	3501      	adds	r5, #1
 801827e:	b2ed      	uxtb	r5, r5
 8018280:	e7d8      	b.n	8018234 <_scanf_float+0x188>
 8018282:	f1ba 0f01 	cmp.w	sl, #1
 8018286:	f47f af41 	bne.w	801810c <_scanf_float+0x60>
 801828a:	f04f 0a02 	mov.w	sl, #2
 801828e:	e7d1      	b.n	8018234 <_scanf_float+0x188>
 8018290:	b97d      	cbnz	r5, 80182b2 <_scanf_float+0x206>
 8018292:	f1b9 0f00 	cmp.w	r9, #0
 8018296:	f47f af3c 	bne.w	8018112 <_scanf_float+0x66>
 801829a:	6822      	ldr	r2, [r4, #0]
 801829c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80182a0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80182a4:	f47f af39 	bne.w	801811a <_scanf_float+0x6e>
 80182a8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80182ac:	6022      	str	r2, [r4, #0]
 80182ae:	2501      	movs	r5, #1
 80182b0:	e7c0      	b.n	8018234 <_scanf_float+0x188>
 80182b2:	2d03      	cmp	r5, #3
 80182b4:	d0e2      	beq.n	801827c <_scanf_float+0x1d0>
 80182b6:	2d05      	cmp	r5, #5
 80182b8:	e7de      	b.n	8018278 <_scanf_float+0x1cc>
 80182ba:	2d02      	cmp	r5, #2
 80182bc:	f47f af26 	bne.w	801810c <_scanf_float+0x60>
 80182c0:	2503      	movs	r5, #3
 80182c2:	e7b7      	b.n	8018234 <_scanf_float+0x188>
 80182c4:	2d06      	cmp	r5, #6
 80182c6:	f47f af21 	bne.w	801810c <_scanf_float+0x60>
 80182ca:	2507      	movs	r5, #7
 80182cc:	e7b2      	b.n	8018234 <_scanf_float+0x188>
 80182ce:	6822      	ldr	r2, [r4, #0]
 80182d0:	0591      	lsls	r1, r2, #22
 80182d2:	f57f af1b 	bpl.w	801810c <_scanf_float+0x60>
 80182d6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80182da:	6022      	str	r2, [r4, #0]
 80182dc:	f8cd 9004 	str.w	r9, [sp, #4]
 80182e0:	e7a8      	b.n	8018234 <_scanf_float+0x188>
 80182e2:	6822      	ldr	r2, [r4, #0]
 80182e4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80182e8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80182ec:	d006      	beq.n	80182fc <_scanf_float+0x250>
 80182ee:	0550      	lsls	r0, r2, #21
 80182f0:	f57f af0c 	bpl.w	801810c <_scanf_float+0x60>
 80182f4:	f1b9 0f00 	cmp.w	r9, #0
 80182f8:	f43f af0f 	beq.w	801811a <_scanf_float+0x6e>
 80182fc:	0591      	lsls	r1, r2, #22
 80182fe:	bf58      	it	pl
 8018300:	9901      	ldrpl	r1, [sp, #4]
 8018302:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018306:	bf58      	it	pl
 8018308:	eba9 0101 	subpl.w	r1, r9, r1
 801830c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8018310:	bf58      	it	pl
 8018312:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018316:	6022      	str	r2, [r4, #0]
 8018318:	f04f 0900 	mov.w	r9, #0
 801831c:	e78a      	b.n	8018234 <_scanf_float+0x188>
 801831e:	f04f 0a03 	mov.w	sl, #3
 8018322:	e787      	b.n	8018234 <_scanf_float+0x188>
 8018324:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018328:	4639      	mov	r1, r7
 801832a:	4640      	mov	r0, r8
 801832c:	4798      	blx	r3
 801832e:	2800      	cmp	r0, #0
 8018330:	f43f aedf 	beq.w	80180f2 <_scanf_float+0x46>
 8018334:	e6ea      	b.n	801810c <_scanf_float+0x60>
 8018336:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801833a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801833e:	463a      	mov	r2, r7
 8018340:	4640      	mov	r0, r8
 8018342:	4798      	blx	r3
 8018344:	6923      	ldr	r3, [r4, #16]
 8018346:	3b01      	subs	r3, #1
 8018348:	6123      	str	r3, [r4, #16]
 801834a:	e6ec      	b.n	8018126 <_scanf_float+0x7a>
 801834c:	1e6b      	subs	r3, r5, #1
 801834e:	2b06      	cmp	r3, #6
 8018350:	d825      	bhi.n	801839e <_scanf_float+0x2f2>
 8018352:	2d02      	cmp	r5, #2
 8018354:	d836      	bhi.n	80183c4 <_scanf_float+0x318>
 8018356:	455e      	cmp	r6, fp
 8018358:	f67f aee8 	bls.w	801812c <_scanf_float+0x80>
 801835c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018360:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018364:	463a      	mov	r2, r7
 8018366:	4640      	mov	r0, r8
 8018368:	4798      	blx	r3
 801836a:	6923      	ldr	r3, [r4, #16]
 801836c:	3b01      	subs	r3, #1
 801836e:	6123      	str	r3, [r4, #16]
 8018370:	e7f1      	b.n	8018356 <_scanf_float+0x2aa>
 8018372:	9802      	ldr	r0, [sp, #8]
 8018374:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018378:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801837c:	9002      	str	r0, [sp, #8]
 801837e:	463a      	mov	r2, r7
 8018380:	4640      	mov	r0, r8
 8018382:	4798      	blx	r3
 8018384:	6923      	ldr	r3, [r4, #16]
 8018386:	3b01      	subs	r3, #1
 8018388:	6123      	str	r3, [r4, #16]
 801838a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801838e:	fa5f fa8a 	uxtb.w	sl, sl
 8018392:	f1ba 0f02 	cmp.w	sl, #2
 8018396:	d1ec      	bne.n	8018372 <_scanf_float+0x2c6>
 8018398:	3d03      	subs	r5, #3
 801839a:	b2ed      	uxtb	r5, r5
 801839c:	1b76      	subs	r6, r6, r5
 801839e:	6823      	ldr	r3, [r4, #0]
 80183a0:	05da      	lsls	r2, r3, #23
 80183a2:	d52f      	bpl.n	8018404 <_scanf_float+0x358>
 80183a4:	055b      	lsls	r3, r3, #21
 80183a6:	d510      	bpl.n	80183ca <_scanf_float+0x31e>
 80183a8:	455e      	cmp	r6, fp
 80183aa:	f67f aebf 	bls.w	801812c <_scanf_float+0x80>
 80183ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80183b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80183b6:	463a      	mov	r2, r7
 80183b8:	4640      	mov	r0, r8
 80183ba:	4798      	blx	r3
 80183bc:	6923      	ldr	r3, [r4, #16]
 80183be:	3b01      	subs	r3, #1
 80183c0:	6123      	str	r3, [r4, #16]
 80183c2:	e7f1      	b.n	80183a8 <_scanf_float+0x2fc>
 80183c4:	46aa      	mov	sl, r5
 80183c6:	9602      	str	r6, [sp, #8]
 80183c8:	e7df      	b.n	801838a <_scanf_float+0x2de>
 80183ca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80183ce:	6923      	ldr	r3, [r4, #16]
 80183d0:	2965      	cmp	r1, #101	; 0x65
 80183d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80183d6:	f106 35ff 	add.w	r5, r6, #4294967295
 80183da:	6123      	str	r3, [r4, #16]
 80183dc:	d00c      	beq.n	80183f8 <_scanf_float+0x34c>
 80183de:	2945      	cmp	r1, #69	; 0x45
 80183e0:	d00a      	beq.n	80183f8 <_scanf_float+0x34c>
 80183e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80183e6:	463a      	mov	r2, r7
 80183e8:	4640      	mov	r0, r8
 80183ea:	4798      	blx	r3
 80183ec:	6923      	ldr	r3, [r4, #16]
 80183ee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80183f2:	3b01      	subs	r3, #1
 80183f4:	1eb5      	subs	r5, r6, #2
 80183f6:	6123      	str	r3, [r4, #16]
 80183f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80183fc:	463a      	mov	r2, r7
 80183fe:	4640      	mov	r0, r8
 8018400:	4798      	blx	r3
 8018402:	462e      	mov	r6, r5
 8018404:	6825      	ldr	r5, [r4, #0]
 8018406:	f015 0510 	ands.w	r5, r5, #16
 801840a:	d159      	bne.n	80184c0 <_scanf_float+0x414>
 801840c:	7035      	strb	r5, [r6, #0]
 801840e:	6823      	ldr	r3, [r4, #0]
 8018410:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8018414:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018418:	d11b      	bne.n	8018452 <_scanf_float+0x3a6>
 801841a:	9b01      	ldr	r3, [sp, #4]
 801841c:	454b      	cmp	r3, r9
 801841e:	eba3 0209 	sub.w	r2, r3, r9
 8018422:	d123      	bne.n	801846c <_scanf_float+0x3c0>
 8018424:	2200      	movs	r2, #0
 8018426:	4659      	mov	r1, fp
 8018428:	4640      	mov	r0, r8
 801842a:	f000 ff8f 	bl	801934c <_strtod_r>
 801842e:	6822      	ldr	r2, [r4, #0]
 8018430:	9b03      	ldr	r3, [sp, #12]
 8018432:	f012 0f02 	tst.w	r2, #2
 8018436:	ec57 6b10 	vmov	r6, r7, d0
 801843a:	681b      	ldr	r3, [r3, #0]
 801843c:	d021      	beq.n	8018482 <_scanf_float+0x3d6>
 801843e:	9903      	ldr	r1, [sp, #12]
 8018440:	1d1a      	adds	r2, r3, #4
 8018442:	600a      	str	r2, [r1, #0]
 8018444:	681b      	ldr	r3, [r3, #0]
 8018446:	e9c3 6700 	strd	r6, r7, [r3]
 801844a:	68e3      	ldr	r3, [r4, #12]
 801844c:	3301      	adds	r3, #1
 801844e:	60e3      	str	r3, [r4, #12]
 8018450:	e66d      	b.n	801812e <_scanf_float+0x82>
 8018452:	9b04      	ldr	r3, [sp, #16]
 8018454:	2b00      	cmp	r3, #0
 8018456:	d0e5      	beq.n	8018424 <_scanf_float+0x378>
 8018458:	9905      	ldr	r1, [sp, #20]
 801845a:	230a      	movs	r3, #10
 801845c:	462a      	mov	r2, r5
 801845e:	3101      	adds	r1, #1
 8018460:	4640      	mov	r0, r8
 8018462:	f000 fffb 	bl	801945c <_strtol_r>
 8018466:	9b04      	ldr	r3, [sp, #16]
 8018468:	9e05      	ldr	r6, [sp, #20]
 801846a:	1ac2      	subs	r2, r0, r3
 801846c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8018470:	429e      	cmp	r6, r3
 8018472:	bf28      	it	cs
 8018474:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8018478:	4912      	ldr	r1, [pc, #72]	; (80184c4 <_scanf_float+0x418>)
 801847a:	4630      	mov	r0, r6
 801847c:	f000 f914 	bl	80186a8 <siprintf>
 8018480:	e7d0      	b.n	8018424 <_scanf_float+0x378>
 8018482:	9903      	ldr	r1, [sp, #12]
 8018484:	f012 0f04 	tst.w	r2, #4
 8018488:	f103 0204 	add.w	r2, r3, #4
 801848c:	600a      	str	r2, [r1, #0]
 801848e:	d1d9      	bne.n	8018444 <_scanf_float+0x398>
 8018490:	f8d3 8000 	ldr.w	r8, [r3]
 8018494:	ee10 2a10 	vmov	r2, s0
 8018498:	ee10 0a10 	vmov	r0, s0
 801849c:	463b      	mov	r3, r7
 801849e:	4639      	mov	r1, r7
 80184a0:	f7e8 fb44 	bl	8000b2c <__aeabi_dcmpun>
 80184a4:	b128      	cbz	r0, 80184b2 <_scanf_float+0x406>
 80184a6:	4808      	ldr	r0, [pc, #32]	; (80184c8 <_scanf_float+0x41c>)
 80184a8:	f000 f8c4 	bl	8018634 <nanf>
 80184ac:	ed88 0a00 	vstr	s0, [r8]
 80184b0:	e7cb      	b.n	801844a <_scanf_float+0x39e>
 80184b2:	4630      	mov	r0, r6
 80184b4:	4639      	mov	r1, r7
 80184b6:	f7e8 fb97 	bl	8000be8 <__aeabi_d2f>
 80184ba:	f8c8 0000 	str.w	r0, [r8]
 80184be:	e7c4      	b.n	801844a <_scanf_float+0x39e>
 80184c0:	2500      	movs	r5, #0
 80184c2:	e634      	b.n	801812e <_scanf_float+0x82>
 80184c4:	08047bf9 	.word	0x08047bf9
 80184c8:	08047baf 	.word	0x08047baf

080184cc <iprintf>:
 80184cc:	b40f      	push	{r0, r1, r2, r3}
 80184ce:	4b0a      	ldr	r3, [pc, #40]	; (80184f8 <iprintf+0x2c>)
 80184d0:	b513      	push	{r0, r1, r4, lr}
 80184d2:	681c      	ldr	r4, [r3, #0]
 80184d4:	b124      	cbz	r4, 80184e0 <iprintf+0x14>
 80184d6:	69a3      	ldr	r3, [r4, #24]
 80184d8:	b913      	cbnz	r3, 80184e0 <iprintf+0x14>
 80184da:	4620      	mov	r0, r4
 80184dc:	f002 f81c 	bl	801a518 <__sinit>
 80184e0:	ab05      	add	r3, sp, #20
 80184e2:	9a04      	ldr	r2, [sp, #16]
 80184e4:	68a1      	ldr	r1, [r4, #8]
 80184e6:	9301      	str	r3, [sp, #4]
 80184e8:	4620      	mov	r0, r4
 80184ea:	f7ff f845 	bl	8017578 <_vfiprintf_r>
 80184ee:	b002      	add	sp, #8
 80184f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80184f4:	b004      	add	sp, #16
 80184f6:	4770      	bx	lr
 80184f8:	20000054 	.word	0x20000054

080184fc <putchar>:
 80184fc:	4b09      	ldr	r3, [pc, #36]	; (8018524 <putchar+0x28>)
 80184fe:	b513      	push	{r0, r1, r4, lr}
 8018500:	681c      	ldr	r4, [r3, #0]
 8018502:	4601      	mov	r1, r0
 8018504:	b134      	cbz	r4, 8018514 <putchar+0x18>
 8018506:	69a3      	ldr	r3, [r4, #24]
 8018508:	b923      	cbnz	r3, 8018514 <putchar+0x18>
 801850a:	9001      	str	r0, [sp, #4]
 801850c:	4620      	mov	r0, r4
 801850e:	f002 f803 	bl	801a518 <__sinit>
 8018512:	9901      	ldr	r1, [sp, #4]
 8018514:	68a2      	ldr	r2, [r4, #8]
 8018516:	4620      	mov	r0, r4
 8018518:	b002      	add	sp, #8
 801851a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801851e:	f003 bb0d 	b.w	801bb3c <_putc_r>
 8018522:	bf00      	nop
 8018524:	20000054 	.word	0x20000054

08018528 <_puts_r>:
 8018528:	b570      	push	{r4, r5, r6, lr}
 801852a:	460e      	mov	r6, r1
 801852c:	4605      	mov	r5, r0
 801852e:	b118      	cbz	r0, 8018538 <_puts_r+0x10>
 8018530:	6983      	ldr	r3, [r0, #24]
 8018532:	b90b      	cbnz	r3, 8018538 <_puts_r+0x10>
 8018534:	f001 fff0 	bl	801a518 <__sinit>
 8018538:	69ab      	ldr	r3, [r5, #24]
 801853a:	68ac      	ldr	r4, [r5, #8]
 801853c:	b913      	cbnz	r3, 8018544 <_puts_r+0x1c>
 801853e:	4628      	mov	r0, r5
 8018540:	f001 ffea 	bl	801a518 <__sinit>
 8018544:	4b2c      	ldr	r3, [pc, #176]	; (80185f8 <_puts_r+0xd0>)
 8018546:	429c      	cmp	r4, r3
 8018548:	d120      	bne.n	801858c <_puts_r+0x64>
 801854a:	686c      	ldr	r4, [r5, #4]
 801854c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801854e:	07db      	lsls	r3, r3, #31
 8018550:	d405      	bmi.n	801855e <_puts_r+0x36>
 8018552:	89a3      	ldrh	r3, [r4, #12]
 8018554:	0598      	lsls	r0, r3, #22
 8018556:	d402      	bmi.n	801855e <_puts_r+0x36>
 8018558:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801855a:	f002 fbee 	bl	801ad3a <__retarget_lock_acquire_recursive>
 801855e:	89a3      	ldrh	r3, [r4, #12]
 8018560:	0719      	lsls	r1, r3, #28
 8018562:	d51d      	bpl.n	80185a0 <_puts_r+0x78>
 8018564:	6923      	ldr	r3, [r4, #16]
 8018566:	b1db      	cbz	r3, 80185a0 <_puts_r+0x78>
 8018568:	3e01      	subs	r6, #1
 801856a:	68a3      	ldr	r3, [r4, #8]
 801856c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018570:	3b01      	subs	r3, #1
 8018572:	60a3      	str	r3, [r4, #8]
 8018574:	bb39      	cbnz	r1, 80185c6 <_puts_r+0x9e>
 8018576:	2b00      	cmp	r3, #0
 8018578:	da38      	bge.n	80185ec <_puts_r+0xc4>
 801857a:	4622      	mov	r2, r4
 801857c:	210a      	movs	r1, #10
 801857e:	4628      	mov	r0, r5
 8018580:	f000 ff6e 	bl	8019460 <__swbuf_r>
 8018584:	3001      	adds	r0, #1
 8018586:	d011      	beq.n	80185ac <_puts_r+0x84>
 8018588:	250a      	movs	r5, #10
 801858a:	e011      	b.n	80185b0 <_puts_r+0x88>
 801858c:	4b1b      	ldr	r3, [pc, #108]	; (80185fc <_puts_r+0xd4>)
 801858e:	429c      	cmp	r4, r3
 8018590:	d101      	bne.n	8018596 <_puts_r+0x6e>
 8018592:	68ac      	ldr	r4, [r5, #8]
 8018594:	e7da      	b.n	801854c <_puts_r+0x24>
 8018596:	4b1a      	ldr	r3, [pc, #104]	; (8018600 <_puts_r+0xd8>)
 8018598:	429c      	cmp	r4, r3
 801859a:	bf08      	it	eq
 801859c:	68ec      	ldreq	r4, [r5, #12]
 801859e:	e7d5      	b.n	801854c <_puts_r+0x24>
 80185a0:	4621      	mov	r1, r4
 80185a2:	4628      	mov	r0, r5
 80185a4:	f000 ffae 	bl	8019504 <__swsetup_r>
 80185a8:	2800      	cmp	r0, #0
 80185aa:	d0dd      	beq.n	8018568 <_puts_r+0x40>
 80185ac:	f04f 35ff 	mov.w	r5, #4294967295
 80185b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80185b2:	07da      	lsls	r2, r3, #31
 80185b4:	d405      	bmi.n	80185c2 <_puts_r+0x9a>
 80185b6:	89a3      	ldrh	r3, [r4, #12]
 80185b8:	059b      	lsls	r3, r3, #22
 80185ba:	d402      	bmi.n	80185c2 <_puts_r+0x9a>
 80185bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80185be:	f002 fbbd 	bl	801ad3c <__retarget_lock_release_recursive>
 80185c2:	4628      	mov	r0, r5
 80185c4:	bd70      	pop	{r4, r5, r6, pc}
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	da04      	bge.n	80185d4 <_puts_r+0xac>
 80185ca:	69a2      	ldr	r2, [r4, #24]
 80185cc:	429a      	cmp	r2, r3
 80185ce:	dc06      	bgt.n	80185de <_puts_r+0xb6>
 80185d0:	290a      	cmp	r1, #10
 80185d2:	d004      	beq.n	80185de <_puts_r+0xb6>
 80185d4:	6823      	ldr	r3, [r4, #0]
 80185d6:	1c5a      	adds	r2, r3, #1
 80185d8:	6022      	str	r2, [r4, #0]
 80185da:	7019      	strb	r1, [r3, #0]
 80185dc:	e7c5      	b.n	801856a <_puts_r+0x42>
 80185de:	4622      	mov	r2, r4
 80185e0:	4628      	mov	r0, r5
 80185e2:	f000 ff3d 	bl	8019460 <__swbuf_r>
 80185e6:	3001      	adds	r0, #1
 80185e8:	d1bf      	bne.n	801856a <_puts_r+0x42>
 80185ea:	e7df      	b.n	80185ac <_puts_r+0x84>
 80185ec:	6823      	ldr	r3, [r4, #0]
 80185ee:	250a      	movs	r5, #10
 80185f0:	1c5a      	adds	r2, r3, #1
 80185f2:	6022      	str	r2, [r4, #0]
 80185f4:	701d      	strb	r5, [r3, #0]
 80185f6:	e7db      	b.n	80185b0 <_puts_r+0x88>
 80185f8:	08047e04 	.word	0x08047e04
 80185fc:	08047e24 	.word	0x08047e24
 8018600:	08047de4 	.word	0x08047de4

08018604 <puts>:
 8018604:	4b02      	ldr	r3, [pc, #8]	; (8018610 <puts+0xc>)
 8018606:	4601      	mov	r1, r0
 8018608:	6818      	ldr	r0, [r3, #0]
 801860a:	f7ff bf8d 	b.w	8018528 <_puts_r>
 801860e:	bf00      	nop
 8018610:	20000054 	.word	0x20000054

08018614 <_sbrk_r>:
 8018614:	b538      	push	{r3, r4, r5, lr}
 8018616:	4d06      	ldr	r5, [pc, #24]	; (8018630 <_sbrk_r+0x1c>)
 8018618:	2300      	movs	r3, #0
 801861a:	4604      	mov	r4, r0
 801861c:	4608      	mov	r0, r1
 801861e:	602b      	str	r3, [r5, #0]
 8018620:	f7e8 fe40 	bl	80012a4 <_sbrk>
 8018624:	1c43      	adds	r3, r0, #1
 8018626:	d102      	bne.n	801862e <_sbrk_r+0x1a>
 8018628:	682b      	ldr	r3, [r5, #0]
 801862a:	b103      	cbz	r3, 801862e <_sbrk_r+0x1a>
 801862c:	6023      	str	r3, [r4, #0]
 801862e:	bd38      	pop	{r3, r4, r5, pc}
 8018630:	20005b64 	.word	0x20005b64

08018634 <nanf>:
 8018634:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801863c <nanf+0x8>
 8018638:	4770      	bx	lr
 801863a:	bf00      	nop
 801863c:	7fc00000 	.word	0x7fc00000

08018640 <sniprintf>:
 8018640:	b40c      	push	{r2, r3}
 8018642:	b530      	push	{r4, r5, lr}
 8018644:	4b17      	ldr	r3, [pc, #92]	; (80186a4 <sniprintf+0x64>)
 8018646:	1e0c      	subs	r4, r1, #0
 8018648:	681d      	ldr	r5, [r3, #0]
 801864a:	b09d      	sub	sp, #116	; 0x74
 801864c:	da08      	bge.n	8018660 <sniprintf+0x20>
 801864e:	238b      	movs	r3, #139	; 0x8b
 8018650:	602b      	str	r3, [r5, #0]
 8018652:	f04f 30ff 	mov.w	r0, #4294967295
 8018656:	b01d      	add	sp, #116	; 0x74
 8018658:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801865c:	b002      	add	sp, #8
 801865e:	4770      	bx	lr
 8018660:	f44f 7302 	mov.w	r3, #520	; 0x208
 8018664:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018668:	bf14      	ite	ne
 801866a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801866e:	4623      	moveq	r3, r4
 8018670:	9304      	str	r3, [sp, #16]
 8018672:	9307      	str	r3, [sp, #28]
 8018674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018678:	9002      	str	r0, [sp, #8]
 801867a:	9006      	str	r0, [sp, #24]
 801867c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018680:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8018682:	ab21      	add	r3, sp, #132	; 0x84
 8018684:	a902      	add	r1, sp, #8
 8018686:	4628      	mov	r0, r5
 8018688:	9301      	str	r3, [sp, #4]
 801868a:	f003 f957 	bl	801b93c <_svfiprintf_r>
 801868e:	1c43      	adds	r3, r0, #1
 8018690:	bfbc      	itt	lt
 8018692:	238b      	movlt	r3, #139	; 0x8b
 8018694:	602b      	strlt	r3, [r5, #0]
 8018696:	2c00      	cmp	r4, #0
 8018698:	d0dd      	beq.n	8018656 <sniprintf+0x16>
 801869a:	9b02      	ldr	r3, [sp, #8]
 801869c:	2200      	movs	r2, #0
 801869e:	701a      	strb	r2, [r3, #0]
 80186a0:	e7d9      	b.n	8018656 <sniprintf+0x16>
 80186a2:	bf00      	nop
 80186a4:	20000054 	.word	0x20000054

080186a8 <siprintf>:
 80186a8:	b40e      	push	{r1, r2, r3}
 80186aa:	b500      	push	{lr}
 80186ac:	b09c      	sub	sp, #112	; 0x70
 80186ae:	ab1d      	add	r3, sp, #116	; 0x74
 80186b0:	9002      	str	r0, [sp, #8]
 80186b2:	9006      	str	r0, [sp, #24]
 80186b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80186b8:	4809      	ldr	r0, [pc, #36]	; (80186e0 <siprintf+0x38>)
 80186ba:	9107      	str	r1, [sp, #28]
 80186bc:	9104      	str	r1, [sp, #16]
 80186be:	4909      	ldr	r1, [pc, #36]	; (80186e4 <siprintf+0x3c>)
 80186c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80186c4:	9105      	str	r1, [sp, #20]
 80186c6:	6800      	ldr	r0, [r0, #0]
 80186c8:	9301      	str	r3, [sp, #4]
 80186ca:	a902      	add	r1, sp, #8
 80186cc:	f003 f936 	bl	801b93c <_svfiprintf_r>
 80186d0:	9b02      	ldr	r3, [sp, #8]
 80186d2:	2200      	movs	r2, #0
 80186d4:	701a      	strb	r2, [r3, #0]
 80186d6:	b01c      	add	sp, #112	; 0x70
 80186d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80186dc:	b003      	add	sp, #12
 80186de:	4770      	bx	lr
 80186e0:	20000054 	.word	0x20000054
 80186e4:	ffff0208 	.word	0xffff0208

080186e8 <strchr>:
 80186e8:	b2c9      	uxtb	r1, r1
 80186ea:	4603      	mov	r3, r0
 80186ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186f0:	b11a      	cbz	r2, 80186fa <strchr+0x12>
 80186f2:	428a      	cmp	r2, r1
 80186f4:	d1f9      	bne.n	80186ea <strchr+0x2>
 80186f6:	4618      	mov	r0, r3
 80186f8:	4770      	bx	lr
 80186fa:	2900      	cmp	r1, #0
 80186fc:	bf18      	it	ne
 80186fe:	2300      	movne	r3, #0
 8018700:	e7f9      	b.n	80186f6 <strchr+0xe>

08018702 <sulp>:
 8018702:	b570      	push	{r4, r5, r6, lr}
 8018704:	4604      	mov	r4, r0
 8018706:	460d      	mov	r5, r1
 8018708:	ec45 4b10 	vmov	d0, r4, r5
 801870c:	4616      	mov	r6, r2
 801870e:	f002 ff25 	bl	801b55c <__ulp>
 8018712:	ec51 0b10 	vmov	r0, r1, d0
 8018716:	b17e      	cbz	r6, 8018738 <sulp+0x36>
 8018718:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801871c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018720:	2b00      	cmp	r3, #0
 8018722:	dd09      	ble.n	8018738 <sulp+0x36>
 8018724:	051b      	lsls	r3, r3, #20
 8018726:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801872a:	2400      	movs	r4, #0
 801872c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8018730:	4622      	mov	r2, r4
 8018732:	462b      	mov	r3, r5
 8018734:	f7e7 ff60 	bl	80005f8 <__aeabi_dmul>
 8018738:	bd70      	pop	{r4, r5, r6, pc}
 801873a:	0000      	movs	r0, r0
 801873c:	0000      	movs	r0, r0
	...

08018740 <_strtod_l>:
 8018740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018744:	ed2d 8b02 	vpush	{d8}
 8018748:	b09d      	sub	sp, #116	; 0x74
 801874a:	461f      	mov	r7, r3
 801874c:	2300      	movs	r3, #0
 801874e:	9318      	str	r3, [sp, #96]	; 0x60
 8018750:	4ba2      	ldr	r3, [pc, #648]	; (80189dc <_strtod_l+0x29c>)
 8018752:	9213      	str	r2, [sp, #76]	; 0x4c
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	9305      	str	r3, [sp, #20]
 8018758:	4604      	mov	r4, r0
 801875a:	4618      	mov	r0, r3
 801875c:	4688      	mov	r8, r1
 801875e:	f7e7 fd37 	bl	80001d0 <strlen>
 8018762:	f04f 0a00 	mov.w	sl, #0
 8018766:	4605      	mov	r5, r0
 8018768:	f04f 0b00 	mov.w	fp, #0
 801876c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8018770:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018772:	781a      	ldrb	r2, [r3, #0]
 8018774:	2a2b      	cmp	r2, #43	; 0x2b
 8018776:	d04e      	beq.n	8018816 <_strtod_l+0xd6>
 8018778:	d83b      	bhi.n	80187f2 <_strtod_l+0xb2>
 801877a:	2a0d      	cmp	r2, #13
 801877c:	d834      	bhi.n	80187e8 <_strtod_l+0xa8>
 801877e:	2a08      	cmp	r2, #8
 8018780:	d834      	bhi.n	80187ec <_strtod_l+0xac>
 8018782:	2a00      	cmp	r2, #0
 8018784:	d03e      	beq.n	8018804 <_strtod_l+0xc4>
 8018786:	2300      	movs	r3, #0
 8018788:	930a      	str	r3, [sp, #40]	; 0x28
 801878a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801878c:	7833      	ldrb	r3, [r6, #0]
 801878e:	2b30      	cmp	r3, #48	; 0x30
 8018790:	f040 80b0 	bne.w	80188f4 <_strtod_l+0x1b4>
 8018794:	7873      	ldrb	r3, [r6, #1]
 8018796:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801879a:	2b58      	cmp	r3, #88	; 0x58
 801879c:	d168      	bne.n	8018870 <_strtod_l+0x130>
 801879e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80187a0:	9301      	str	r3, [sp, #4]
 80187a2:	ab18      	add	r3, sp, #96	; 0x60
 80187a4:	9702      	str	r7, [sp, #8]
 80187a6:	9300      	str	r3, [sp, #0]
 80187a8:	4a8d      	ldr	r2, [pc, #564]	; (80189e0 <_strtod_l+0x2a0>)
 80187aa:	ab19      	add	r3, sp, #100	; 0x64
 80187ac:	a917      	add	r1, sp, #92	; 0x5c
 80187ae:	4620      	mov	r0, r4
 80187b0:	f001 ffb6 	bl	801a720 <__gethex>
 80187b4:	f010 0707 	ands.w	r7, r0, #7
 80187b8:	4605      	mov	r5, r0
 80187ba:	d005      	beq.n	80187c8 <_strtod_l+0x88>
 80187bc:	2f06      	cmp	r7, #6
 80187be:	d12c      	bne.n	801881a <_strtod_l+0xda>
 80187c0:	3601      	adds	r6, #1
 80187c2:	2300      	movs	r3, #0
 80187c4:	9617      	str	r6, [sp, #92]	; 0x5c
 80187c6:	930a      	str	r3, [sp, #40]	; 0x28
 80187c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	f040 8590 	bne.w	80192f0 <_strtod_l+0xbb0>
 80187d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80187d2:	b1eb      	cbz	r3, 8018810 <_strtod_l+0xd0>
 80187d4:	4652      	mov	r2, sl
 80187d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80187da:	ec43 2b10 	vmov	d0, r2, r3
 80187de:	b01d      	add	sp, #116	; 0x74
 80187e0:	ecbd 8b02 	vpop	{d8}
 80187e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187e8:	2a20      	cmp	r2, #32
 80187ea:	d1cc      	bne.n	8018786 <_strtod_l+0x46>
 80187ec:	3301      	adds	r3, #1
 80187ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80187f0:	e7be      	b.n	8018770 <_strtod_l+0x30>
 80187f2:	2a2d      	cmp	r2, #45	; 0x2d
 80187f4:	d1c7      	bne.n	8018786 <_strtod_l+0x46>
 80187f6:	2201      	movs	r2, #1
 80187f8:	920a      	str	r2, [sp, #40]	; 0x28
 80187fa:	1c5a      	adds	r2, r3, #1
 80187fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80187fe:	785b      	ldrb	r3, [r3, #1]
 8018800:	2b00      	cmp	r3, #0
 8018802:	d1c2      	bne.n	801878a <_strtod_l+0x4a>
 8018804:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018806:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801880a:	2b00      	cmp	r3, #0
 801880c:	f040 856e 	bne.w	80192ec <_strtod_l+0xbac>
 8018810:	4652      	mov	r2, sl
 8018812:	465b      	mov	r3, fp
 8018814:	e7e1      	b.n	80187da <_strtod_l+0x9a>
 8018816:	2200      	movs	r2, #0
 8018818:	e7ee      	b.n	80187f8 <_strtod_l+0xb8>
 801881a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801881c:	b13a      	cbz	r2, 801882e <_strtod_l+0xee>
 801881e:	2135      	movs	r1, #53	; 0x35
 8018820:	a81a      	add	r0, sp, #104	; 0x68
 8018822:	f002 ffa6 	bl	801b772 <__copybits>
 8018826:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018828:	4620      	mov	r0, r4
 801882a:	f002 fb65 	bl	801aef8 <_Bfree>
 801882e:	3f01      	subs	r7, #1
 8018830:	2f04      	cmp	r7, #4
 8018832:	d806      	bhi.n	8018842 <_strtod_l+0x102>
 8018834:	e8df f007 	tbb	[pc, r7]
 8018838:	1714030a 	.word	0x1714030a
 801883c:	0a          	.byte	0x0a
 801883d:	00          	.byte	0x00
 801883e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8018842:	0728      	lsls	r0, r5, #28
 8018844:	d5c0      	bpl.n	80187c8 <_strtod_l+0x88>
 8018846:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801884a:	e7bd      	b.n	80187c8 <_strtod_l+0x88>
 801884c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8018850:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8018852:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8018856:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801885a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801885e:	e7f0      	b.n	8018842 <_strtod_l+0x102>
 8018860:	f8df b180 	ldr.w	fp, [pc, #384]	; 80189e4 <_strtod_l+0x2a4>
 8018864:	e7ed      	b.n	8018842 <_strtod_l+0x102>
 8018866:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801886a:	f04f 3aff 	mov.w	sl, #4294967295
 801886e:	e7e8      	b.n	8018842 <_strtod_l+0x102>
 8018870:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018872:	1c5a      	adds	r2, r3, #1
 8018874:	9217      	str	r2, [sp, #92]	; 0x5c
 8018876:	785b      	ldrb	r3, [r3, #1]
 8018878:	2b30      	cmp	r3, #48	; 0x30
 801887a:	d0f9      	beq.n	8018870 <_strtod_l+0x130>
 801887c:	2b00      	cmp	r3, #0
 801887e:	d0a3      	beq.n	80187c8 <_strtod_l+0x88>
 8018880:	2301      	movs	r3, #1
 8018882:	f04f 0900 	mov.w	r9, #0
 8018886:	9304      	str	r3, [sp, #16]
 8018888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801888a:	9308      	str	r3, [sp, #32]
 801888c:	f8cd 901c 	str.w	r9, [sp, #28]
 8018890:	464f      	mov	r7, r9
 8018892:	220a      	movs	r2, #10
 8018894:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8018896:	7806      	ldrb	r6, [r0, #0]
 8018898:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801889c:	b2d9      	uxtb	r1, r3
 801889e:	2909      	cmp	r1, #9
 80188a0:	d92a      	bls.n	80188f8 <_strtod_l+0x1b8>
 80188a2:	9905      	ldr	r1, [sp, #20]
 80188a4:	462a      	mov	r2, r5
 80188a6:	f003 fa22 	bl	801bcee <strncmp>
 80188aa:	b398      	cbz	r0, 8018914 <_strtod_l+0x1d4>
 80188ac:	2000      	movs	r0, #0
 80188ae:	4632      	mov	r2, r6
 80188b0:	463d      	mov	r5, r7
 80188b2:	9005      	str	r0, [sp, #20]
 80188b4:	4603      	mov	r3, r0
 80188b6:	2a65      	cmp	r2, #101	; 0x65
 80188b8:	d001      	beq.n	80188be <_strtod_l+0x17e>
 80188ba:	2a45      	cmp	r2, #69	; 0x45
 80188bc:	d118      	bne.n	80188f0 <_strtod_l+0x1b0>
 80188be:	b91d      	cbnz	r5, 80188c8 <_strtod_l+0x188>
 80188c0:	9a04      	ldr	r2, [sp, #16]
 80188c2:	4302      	orrs	r2, r0
 80188c4:	d09e      	beq.n	8018804 <_strtod_l+0xc4>
 80188c6:	2500      	movs	r5, #0
 80188c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80188cc:	f108 0201 	add.w	r2, r8, #1
 80188d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80188d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80188d6:	2a2b      	cmp	r2, #43	; 0x2b
 80188d8:	d075      	beq.n	80189c6 <_strtod_l+0x286>
 80188da:	2a2d      	cmp	r2, #45	; 0x2d
 80188dc:	d07b      	beq.n	80189d6 <_strtod_l+0x296>
 80188de:	f04f 0c00 	mov.w	ip, #0
 80188e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80188e6:	2909      	cmp	r1, #9
 80188e8:	f240 8082 	bls.w	80189f0 <_strtod_l+0x2b0>
 80188ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80188f0:	2600      	movs	r6, #0
 80188f2:	e09d      	b.n	8018a30 <_strtod_l+0x2f0>
 80188f4:	2300      	movs	r3, #0
 80188f6:	e7c4      	b.n	8018882 <_strtod_l+0x142>
 80188f8:	2f08      	cmp	r7, #8
 80188fa:	bfd8      	it	le
 80188fc:	9907      	ldrle	r1, [sp, #28]
 80188fe:	f100 0001 	add.w	r0, r0, #1
 8018902:	bfda      	itte	le
 8018904:	fb02 3301 	mlale	r3, r2, r1, r3
 8018908:	9307      	strle	r3, [sp, #28]
 801890a:	fb02 3909 	mlagt	r9, r2, r9, r3
 801890e:	3701      	adds	r7, #1
 8018910:	9017      	str	r0, [sp, #92]	; 0x5c
 8018912:	e7bf      	b.n	8018894 <_strtod_l+0x154>
 8018914:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018916:	195a      	adds	r2, r3, r5
 8018918:	9217      	str	r2, [sp, #92]	; 0x5c
 801891a:	5d5a      	ldrb	r2, [r3, r5]
 801891c:	2f00      	cmp	r7, #0
 801891e:	d037      	beq.n	8018990 <_strtod_l+0x250>
 8018920:	9005      	str	r0, [sp, #20]
 8018922:	463d      	mov	r5, r7
 8018924:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8018928:	2b09      	cmp	r3, #9
 801892a:	d912      	bls.n	8018952 <_strtod_l+0x212>
 801892c:	2301      	movs	r3, #1
 801892e:	e7c2      	b.n	80188b6 <_strtod_l+0x176>
 8018930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018932:	1c5a      	adds	r2, r3, #1
 8018934:	9217      	str	r2, [sp, #92]	; 0x5c
 8018936:	785a      	ldrb	r2, [r3, #1]
 8018938:	3001      	adds	r0, #1
 801893a:	2a30      	cmp	r2, #48	; 0x30
 801893c:	d0f8      	beq.n	8018930 <_strtod_l+0x1f0>
 801893e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8018942:	2b08      	cmp	r3, #8
 8018944:	f200 84d9 	bhi.w	80192fa <_strtod_l+0xbba>
 8018948:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801894a:	9005      	str	r0, [sp, #20]
 801894c:	2000      	movs	r0, #0
 801894e:	9308      	str	r3, [sp, #32]
 8018950:	4605      	mov	r5, r0
 8018952:	3a30      	subs	r2, #48	; 0x30
 8018954:	f100 0301 	add.w	r3, r0, #1
 8018958:	d014      	beq.n	8018984 <_strtod_l+0x244>
 801895a:	9905      	ldr	r1, [sp, #20]
 801895c:	4419      	add	r1, r3
 801895e:	9105      	str	r1, [sp, #20]
 8018960:	462b      	mov	r3, r5
 8018962:	eb00 0e05 	add.w	lr, r0, r5
 8018966:	210a      	movs	r1, #10
 8018968:	4573      	cmp	r3, lr
 801896a:	d113      	bne.n	8018994 <_strtod_l+0x254>
 801896c:	182b      	adds	r3, r5, r0
 801896e:	2b08      	cmp	r3, #8
 8018970:	f105 0501 	add.w	r5, r5, #1
 8018974:	4405      	add	r5, r0
 8018976:	dc1c      	bgt.n	80189b2 <_strtod_l+0x272>
 8018978:	9907      	ldr	r1, [sp, #28]
 801897a:	230a      	movs	r3, #10
 801897c:	fb03 2301 	mla	r3, r3, r1, r2
 8018980:	9307      	str	r3, [sp, #28]
 8018982:	2300      	movs	r3, #0
 8018984:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018986:	1c51      	adds	r1, r2, #1
 8018988:	9117      	str	r1, [sp, #92]	; 0x5c
 801898a:	7852      	ldrb	r2, [r2, #1]
 801898c:	4618      	mov	r0, r3
 801898e:	e7c9      	b.n	8018924 <_strtod_l+0x1e4>
 8018990:	4638      	mov	r0, r7
 8018992:	e7d2      	b.n	801893a <_strtod_l+0x1fa>
 8018994:	2b08      	cmp	r3, #8
 8018996:	dc04      	bgt.n	80189a2 <_strtod_l+0x262>
 8018998:	9e07      	ldr	r6, [sp, #28]
 801899a:	434e      	muls	r6, r1
 801899c:	9607      	str	r6, [sp, #28]
 801899e:	3301      	adds	r3, #1
 80189a0:	e7e2      	b.n	8018968 <_strtod_l+0x228>
 80189a2:	f103 0c01 	add.w	ip, r3, #1
 80189a6:	f1bc 0f10 	cmp.w	ip, #16
 80189aa:	bfd8      	it	le
 80189ac:	fb01 f909 	mulle.w	r9, r1, r9
 80189b0:	e7f5      	b.n	801899e <_strtod_l+0x25e>
 80189b2:	2d10      	cmp	r5, #16
 80189b4:	bfdc      	itt	le
 80189b6:	230a      	movle	r3, #10
 80189b8:	fb03 2909 	mlale	r9, r3, r9, r2
 80189bc:	e7e1      	b.n	8018982 <_strtod_l+0x242>
 80189be:	2300      	movs	r3, #0
 80189c0:	9305      	str	r3, [sp, #20]
 80189c2:	2301      	movs	r3, #1
 80189c4:	e77c      	b.n	80188c0 <_strtod_l+0x180>
 80189c6:	f04f 0c00 	mov.w	ip, #0
 80189ca:	f108 0202 	add.w	r2, r8, #2
 80189ce:	9217      	str	r2, [sp, #92]	; 0x5c
 80189d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80189d4:	e785      	b.n	80188e2 <_strtod_l+0x1a2>
 80189d6:	f04f 0c01 	mov.w	ip, #1
 80189da:	e7f6      	b.n	80189ca <_strtod_l+0x28a>
 80189dc:	08047eac 	.word	0x08047eac
 80189e0:	08047c00 	.word	0x08047c00
 80189e4:	7ff00000 	.word	0x7ff00000
 80189e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80189ea:	1c51      	adds	r1, r2, #1
 80189ec:	9117      	str	r1, [sp, #92]	; 0x5c
 80189ee:	7852      	ldrb	r2, [r2, #1]
 80189f0:	2a30      	cmp	r2, #48	; 0x30
 80189f2:	d0f9      	beq.n	80189e8 <_strtod_l+0x2a8>
 80189f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80189f8:	2908      	cmp	r1, #8
 80189fa:	f63f af79 	bhi.w	80188f0 <_strtod_l+0x1b0>
 80189fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8018a02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018a04:	9206      	str	r2, [sp, #24]
 8018a06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018a08:	1c51      	adds	r1, r2, #1
 8018a0a:	9117      	str	r1, [sp, #92]	; 0x5c
 8018a0c:	7852      	ldrb	r2, [r2, #1]
 8018a0e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8018a12:	2e09      	cmp	r6, #9
 8018a14:	d937      	bls.n	8018a86 <_strtod_l+0x346>
 8018a16:	9e06      	ldr	r6, [sp, #24]
 8018a18:	1b89      	subs	r1, r1, r6
 8018a1a:	2908      	cmp	r1, #8
 8018a1c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8018a20:	dc02      	bgt.n	8018a28 <_strtod_l+0x2e8>
 8018a22:	4576      	cmp	r6, lr
 8018a24:	bfa8      	it	ge
 8018a26:	4676      	movge	r6, lr
 8018a28:	f1bc 0f00 	cmp.w	ip, #0
 8018a2c:	d000      	beq.n	8018a30 <_strtod_l+0x2f0>
 8018a2e:	4276      	negs	r6, r6
 8018a30:	2d00      	cmp	r5, #0
 8018a32:	d14d      	bne.n	8018ad0 <_strtod_l+0x390>
 8018a34:	9904      	ldr	r1, [sp, #16]
 8018a36:	4301      	orrs	r1, r0
 8018a38:	f47f aec6 	bne.w	80187c8 <_strtod_l+0x88>
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	f47f aee1 	bne.w	8018804 <_strtod_l+0xc4>
 8018a42:	2a69      	cmp	r2, #105	; 0x69
 8018a44:	d027      	beq.n	8018a96 <_strtod_l+0x356>
 8018a46:	dc24      	bgt.n	8018a92 <_strtod_l+0x352>
 8018a48:	2a49      	cmp	r2, #73	; 0x49
 8018a4a:	d024      	beq.n	8018a96 <_strtod_l+0x356>
 8018a4c:	2a4e      	cmp	r2, #78	; 0x4e
 8018a4e:	f47f aed9 	bne.w	8018804 <_strtod_l+0xc4>
 8018a52:	499f      	ldr	r1, [pc, #636]	; (8018cd0 <_strtod_l+0x590>)
 8018a54:	a817      	add	r0, sp, #92	; 0x5c
 8018a56:	f002 f8bb 	bl	801abd0 <__match>
 8018a5a:	2800      	cmp	r0, #0
 8018a5c:	f43f aed2 	beq.w	8018804 <_strtod_l+0xc4>
 8018a60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018a62:	781b      	ldrb	r3, [r3, #0]
 8018a64:	2b28      	cmp	r3, #40	; 0x28
 8018a66:	d12d      	bne.n	8018ac4 <_strtod_l+0x384>
 8018a68:	499a      	ldr	r1, [pc, #616]	; (8018cd4 <_strtod_l+0x594>)
 8018a6a:	aa1a      	add	r2, sp, #104	; 0x68
 8018a6c:	a817      	add	r0, sp, #92	; 0x5c
 8018a6e:	f002 f8c3 	bl	801abf8 <__hexnan>
 8018a72:	2805      	cmp	r0, #5
 8018a74:	d126      	bne.n	8018ac4 <_strtod_l+0x384>
 8018a76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018a78:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8018a7c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8018a80:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8018a84:	e6a0      	b.n	80187c8 <_strtod_l+0x88>
 8018a86:	210a      	movs	r1, #10
 8018a88:	fb01 2e0e 	mla	lr, r1, lr, r2
 8018a8c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8018a90:	e7b9      	b.n	8018a06 <_strtod_l+0x2c6>
 8018a92:	2a6e      	cmp	r2, #110	; 0x6e
 8018a94:	e7db      	b.n	8018a4e <_strtod_l+0x30e>
 8018a96:	4990      	ldr	r1, [pc, #576]	; (8018cd8 <_strtod_l+0x598>)
 8018a98:	a817      	add	r0, sp, #92	; 0x5c
 8018a9a:	f002 f899 	bl	801abd0 <__match>
 8018a9e:	2800      	cmp	r0, #0
 8018aa0:	f43f aeb0 	beq.w	8018804 <_strtod_l+0xc4>
 8018aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018aa6:	498d      	ldr	r1, [pc, #564]	; (8018cdc <_strtod_l+0x59c>)
 8018aa8:	3b01      	subs	r3, #1
 8018aaa:	a817      	add	r0, sp, #92	; 0x5c
 8018aac:	9317      	str	r3, [sp, #92]	; 0x5c
 8018aae:	f002 f88f 	bl	801abd0 <__match>
 8018ab2:	b910      	cbnz	r0, 8018aba <_strtod_l+0x37a>
 8018ab4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018ab6:	3301      	adds	r3, #1
 8018ab8:	9317      	str	r3, [sp, #92]	; 0x5c
 8018aba:	f8df b230 	ldr.w	fp, [pc, #560]	; 8018cec <_strtod_l+0x5ac>
 8018abe:	f04f 0a00 	mov.w	sl, #0
 8018ac2:	e681      	b.n	80187c8 <_strtod_l+0x88>
 8018ac4:	4886      	ldr	r0, [pc, #536]	; (8018ce0 <_strtod_l+0x5a0>)
 8018ac6:	f003 f883 	bl	801bbd0 <nan>
 8018aca:	ec5b ab10 	vmov	sl, fp, d0
 8018ace:	e67b      	b.n	80187c8 <_strtod_l+0x88>
 8018ad0:	9b05      	ldr	r3, [sp, #20]
 8018ad2:	9807      	ldr	r0, [sp, #28]
 8018ad4:	1af3      	subs	r3, r6, r3
 8018ad6:	2f00      	cmp	r7, #0
 8018ad8:	bf08      	it	eq
 8018ada:	462f      	moveq	r7, r5
 8018adc:	2d10      	cmp	r5, #16
 8018ade:	9306      	str	r3, [sp, #24]
 8018ae0:	46a8      	mov	r8, r5
 8018ae2:	bfa8      	it	ge
 8018ae4:	f04f 0810 	movge.w	r8, #16
 8018ae8:	f7e7 fd0c 	bl	8000504 <__aeabi_ui2d>
 8018aec:	2d09      	cmp	r5, #9
 8018aee:	4682      	mov	sl, r0
 8018af0:	468b      	mov	fp, r1
 8018af2:	dd13      	ble.n	8018b1c <_strtod_l+0x3dc>
 8018af4:	4b7b      	ldr	r3, [pc, #492]	; (8018ce4 <_strtod_l+0x5a4>)
 8018af6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8018afa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8018afe:	f7e7 fd7b 	bl	80005f8 <__aeabi_dmul>
 8018b02:	4682      	mov	sl, r0
 8018b04:	4648      	mov	r0, r9
 8018b06:	468b      	mov	fp, r1
 8018b08:	f7e7 fcfc 	bl	8000504 <__aeabi_ui2d>
 8018b0c:	4602      	mov	r2, r0
 8018b0e:	460b      	mov	r3, r1
 8018b10:	4650      	mov	r0, sl
 8018b12:	4659      	mov	r1, fp
 8018b14:	f7e7 fbba 	bl	800028c <__adddf3>
 8018b18:	4682      	mov	sl, r0
 8018b1a:	468b      	mov	fp, r1
 8018b1c:	2d0f      	cmp	r5, #15
 8018b1e:	dc38      	bgt.n	8018b92 <_strtod_l+0x452>
 8018b20:	9b06      	ldr	r3, [sp, #24]
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	f43f ae50 	beq.w	80187c8 <_strtod_l+0x88>
 8018b28:	dd24      	ble.n	8018b74 <_strtod_l+0x434>
 8018b2a:	2b16      	cmp	r3, #22
 8018b2c:	dc0b      	bgt.n	8018b46 <_strtod_l+0x406>
 8018b2e:	496d      	ldr	r1, [pc, #436]	; (8018ce4 <_strtod_l+0x5a4>)
 8018b30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018b34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018b38:	4652      	mov	r2, sl
 8018b3a:	465b      	mov	r3, fp
 8018b3c:	f7e7 fd5c 	bl	80005f8 <__aeabi_dmul>
 8018b40:	4682      	mov	sl, r0
 8018b42:	468b      	mov	fp, r1
 8018b44:	e640      	b.n	80187c8 <_strtod_l+0x88>
 8018b46:	9a06      	ldr	r2, [sp, #24]
 8018b48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8018b4c:	4293      	cmp	r3, r2
 8018b4e:	db20      	blt.n	8018b92 <_strtod_l+0x452>
 8018b50:	4c64      	ldr	r4, [pc, #400]	; (8018ce4 <_strtod_l+0x5a4>)
 8018b52:	f1c5 050f 	rsb	r5, r5, #15
 8018b56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8018b5a:	4652      	mov	r2, sl
 8018b5c:	465b      	mov	r3, fp
 8018b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018b62:	f7e7 fd49 	bl	80005f8 <__aeabi_dmul>
 8018b66:	9b06      	ldr	r3, [sp, #24]
 8018b68:	1b5d      	subs	r5, r3, r5
 8018b6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8018b6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018b72:	e7e3      	b.n	8018b3c <_strtod_l+0x3fc>
 8018b74:	9b06      	ldr	r3, [sp, #24]
 8018b76:	3316      	adds	r3, #22
 8018b78:	db0b      	blt.n	8018b92 <_strtod_l+0x452>
 8018b7a:	9b05      	ldr	r3, [sp, #20]
 8018b7c:	1b9e      	subs	r6, r3, r6
 8018b7e:	4b59      	ldr	r3, [pc, #356]	; (8018ce4 <_strtod_l+0x5a4>)
 8018b80:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8018b84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018b88:	4650      	mov	r0, sl
 8018b8a:	4659      	mov	r1, fp
 8018b8c:	f7e7 fe5e 	bl	800084c <__aeabi_ddiv>
 8018b90:	e7d6      	b.n	8018b40 <_strtod_l+0x400>
 8018b92:	9b06      	ldr	r3, [sp, #24]
 8018b94:	eba5 0808 	sub.w	r8, r5, r8
 8018b98:	4498      	add	r8, r3
 8018b9a:	f1b8 0f00 	cmp.w	r8, #0
 8018b9e:	dd74      	ble.n	8018c8a <_strtod_l+0x54a>
 8018ba0:	f018 030f 	ands.w	r3, r8, #15
 8018ba4:	d00a      	beq.n	8018bbc <_strtod_l+0x47c>
 8018ba6:	494f      	ldr	r1, [pc, #316]	; (8018ce4 <_strtod_l+0x5a4>)
 8018ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018bac:	4652      	mov	r2, sl
 8018bae:	465b      	mov	r3, fp
 8018bb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018bb4:	f7e7 fd20 	bl	80005f8 <__aeabi_dmul>
 8018bb8:	4682      	mov	sl, r0
 8018bba:	468b      	mov	fp, r1
 8018bbc:	f038 080f 	bics.w	r8, r8, #15
 8018bc0:	d04f      	beq.n	8018c62 <_strtod_l+0x522>
 8018bc2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8018bc6:	dd22      	ble.n	8018c0e <_strtod_l+0x4ce>
 8018bc8:	2500      	movs	r5, #0
 8018bca:	462e      	mov	r6, r5
 8018bcc:	9507      	str	r5, [sp, #28]
 8018bce:	9505      	str	r5, [sp, #20]
 8018bd0:	2322      	movs	r3, #34	; 0x22
 8018bd2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8018cec <_strtod_l+0x5ac>
 8018bd6:	6023      	str	r3, [r4, #0]
 8018bd8:	f04f 0a00 	mov.w	sl, #0
 8018bdc:	9b07      	ldr	r3, [sp, #28]
 8018bde:	2b00      	cmp	r3, #0
 8018be0:	f43f adf2 	beq.w	80187c8 <_strtod_l+0x88>
 8018be4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018be6:	4620      	mov	r0, r4
 8018be8:	f002 f986 	bl	801aef8 <_Bfree>
 8018bec:	9905      	ldr	r1, [sp, #20]
 8018bee:	4620      	mov	r0, r4
 8018bf0:	f002 f982 	bl	801aef8 <_Bfree>
 8018bf4:	4631      	mov	r1, r6
 8018bf6:	4620      	mov	r0, r4
 8018bf8:	f002 f97e 	bl	801aef8 <_Bfree>
 8018bfc:	9907      	ldr	r1, [sp, #28]
 8018bfe:	4620      	mov	r0, r4
 8018c00:	f002 f97a 	bl	801aef8 <_Bfree>
 8018c04:	4629      	mov	r1, r5
 8018c06:	4620      	mov	r0, r4
 8018c08:	f002 f976 	bl	801aef8 <_Bfree>
 8018c0c:	e5dc      	b.n	80187c8 <_strtod_l+0x88>
 8018c0e:	4b36      	ldr	r3, [pc, #216]	; (8018ce8 <_strtod_l+0x5a8>)
 8018c10:	9304      	str	r3, [sp, #16]
 8018c12:	2300      	movs	r3, #0
 8018c14:	ea4f 1828 	mov.w	r8, r8, asr #4
 8018c18:	4650      	mov	r0, sl
 8018c1a:	4659      	mov	r1, fp
 8018c1c:	4699      	mov	r9, r3
 8018c1e:	f1b8 0f01 	cmp.w	r8, #1
 8018c22:	dc21      	bgt.n	8018c68 <_strtod_l+0x528>
 8018c24:	b10b      	cbz	r3, 8018c2a <_strtod_l+0x4ea>
 8018c26:	4682      	mov	sl, r0
 8018c28:	468b      	mov	fp, r1
 8018c2a:	4b2f      	ldr	r3, [pc, #188]	; (8018ce8 <_strtod_l+0x5a8>)
 8018c2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8018c30:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8018c34:	4652      	mov	r2, sl
 8018c36:	465b      	mov	r3, fp
 8018c38:	e9d9 0100 	ldrd	r0, r1, [r9]
 8018c3c:	f7e7 fcdc 	bl	80005f8 <__aeabi_dmul>
 8018c40:	4b2a      	ldr	r3, [pc, #168]	; (8018cec <_strtod_l+0x5ac>)
 8018c42:	460a      	mov	r2, r1
 8018c44:	400b      	ands	r3, r1
 8018c46:	492a      	ldr	r1, [pc, #168]	; (8018cf0 <_strtod_l+0x5b0>)
 8018c48:	428b      	cmp	r3, r1
 8018c4a:	4682      	mov	sl, r0
 8018c4c:	d8bc      	bhi.n	8018bc8 <_strtod_l+0x488>
 8018c4e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8018c52:	428b      	cmp	r3, r1
 8018c54:	bf86      	itte	hi
 8018c56:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8018cf4 <_strtod_l+0x5b4>
 8018c5a:	f04f 3aff 	movhi.w	sl, #4294967295
 8018c5e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8018c62:	2300      	movs	r3, #0
 8018c64:	9304      	str	r3, [sp, #16]
 8018c66:	e084      	b.n	8018d72 <_strtod_l+0x632>
 8018c68:	f018 0f01 	tst.w	r8, #1
 8018c6c:	d005      	beq.n	8018c7a <_strtod_l+0x53a>
 8018c6e:	9b04      	ldr	r3, [sp, #16]
 8018c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c74:	f7e7 fcc0 	bl	80005f8 <__aeabi_dmul>
 8018c78:	2301      	movs	r3, #1
 8018c7a:	9a04      	ldr	r2, [sp, #16]
 8018c7c:	3208      	adds	r2, #8
 8018c7e:	f109 0901 	add.w	r9, r9, #1
 8018c82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8018c86:	9204      	str	r2, [sp, #16]
 8018c88:	e7c9      	b.n	8018c1e <_strtod_l+0x4de>
 8018c8a:	d0ea      	beq.n	8018c62 <_strtod_l+0x522>
 8018c8c:	f1c8 0800 	rsb	r8, r8, #0
 8018c90:	f018 020f 	ands.w	r2, r8, #15
 8018c94:	d00a      	beq.n	8018cac <_strtod_l+0x56c>
 8018c96:	4b13      	ldr	r3, [pc, #76]	; (8018ce4 <_strtod_l+0x5a4>)
 8018c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018c9c:	4650      	mov	r0, sl
 8018c9e:	4659      	mov	r1, fp
 8018ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ca4:	f7e7 fdd2 	bl	800084c <__aeabi_ddiv>
 8018ca8:	4682      	mov	sl, r0
 8018caa:	468b      	mov	fp, r1
 8018cac:	ea5f 1828 	movs.w	r8, r8, asr #4
 8018cb0:	d0d7      	beq.n	8018c62 <_strtod_l+0x522>
 8018cb2:	f1b8 0f1f 	cmp.w	r8, #31
 8018cb6:	dd1f      	ble.n	8018cf8 <_strtod_l+0x5b8>
 8018cb8:	2500      	movs	r5, #0
 8018cba:	462e      	mov	r6, r5
 8018cbc:	9507      	str	r5, [sp, #28]
 8018cbe:	9505      	str	r5, [sp, #20]
 8018cc0:	2322      	movs	r3, #34	; 0x22
 8018cc2:	f04f 0a00 	mov.w	sl, #0
 8018cc6:	f04f 0b00 	mov.w	fp, #0
 8018cca:	6023      	str	r3, [r4, #0]
 8018ccc:	e786      	b.n	8018bdc <_strtod_l+0x49c>
 8018cce:	bf00      	nop
 8018cd0:	08047bd2 	.word	0x08047bd2
 8018cd4:	08047c14 	.word	0x08047c14
 8018cd8:	08047bca 	.word	0x08047bca
 8018cdc:	08047d54 	.word	0x08047d54
 8018ce0:	08047baf 	.word	0x08047baf
 8018ce4:	08047f48 	.word	0x08047f48
 8018ce8:	08047f20 	.word	0x08047f20
 8018cec:	7ff00000 	.word	0x7ff00000
 8018cf0:	7ca00000 	.word	0x7ca00000
 8018cf4:	7fefffff 	.word	0x7fefffff
 8018cf8:	f018 0310 	ands.w	r3, r8, #16
 8018cfc:	bf18      	it	ne
 8018cfe:	236a      	movne	r3, #106	; 0x6a
 8018d00:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80190b0 <_strtod_l+0x970>
 8018d04:	9304      	str	r3, [sp, #16]
 8018d06:	4650      	mov	r0, sl
 8018d08:	4659      	mov	r1, fp
 8018d0a:	2300      	movs	r3, #0
 8018d0c:	f018 0f01 	tst.w	r8, #1
 8018d10:	d004      	beq.n	8018d1c <_strtod_l+0x5dc>
 8018d12:	e9d9 2300 	ldrd	r2, r3, [r9]
 8018d16:	f7e7 fc6f 	bl	80005f8 <__aeabi_dmul>
 8018d1a:	2301      	movs	r3, #1
 8018d1c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8018d20:	f109 0908 	add.w	r9, r9, #8
 8018d24:	d1f2      	bne.n	8018d0c <_strtod_l+0x5cc>
 8018d26:	b10b      	cbz	r3, 8018d2c <_strtod_l+0x5ec>
 8018d28:	4682      	mov	sl, r0
 8018d2a:	468b      	mov	fp, r1
 8018d2c:	9b04      	ldr	r3, [sp, #16]
 8018d2e:	b1c3      	cbz	r3, 8018d62 <_strtod_l+0x622>
 8018d30:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8018d34:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	4659      	mov	r1, fp
 8018d3c:	dd11      	ble.n	8018d62 <_strtod_l+0x622>
 8018d3e:	2b1f      	cmp	r3, #31
 8018d40:	f340 8124 	ble.w	8018f8c <_strtod_l+0x84c>
 8018d44:	2b34      	cmp	r3, #52	; 0x34
 8018d46:	bfde      	ittt	le
 8018d48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8018d4c:	f04f 33ff 	movle.w	r3, #4294967295
 8018d50:	fa03 f202 	lslle.w	r2, r3, r2
 8018d54:	f04f 0a00 	mov.w	sl, #0
 8018d58:	bfcc      	ite	gt
 8018d5a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8018d5e:	ea02 0b01 	andle.w	fp, r2, r1
 8018d62:	2200      	movs	r2, #0
 8018d64:	2300      	movs	r3, #0
 8018d66:	4650      	mov	r0, sl
 8018d68:	4659      	mov	r1, fp
 8018d6a:	f7e7 fead 	bl	8000ac8 <__aeabi_dcmpeq>
 8018d6e:	2800      	cmp	r0, #0
 8018d70:	d1a2      	bne.n	8018cb8 <_strtod_l+0x578>
 8018d72:	9b07      	ldr	r3, [sp, #28]
 8018d74:	9300      	str	r3, [sp, #0]
 8018d76:	9908      	ldr	r1, [sp, #32]
 8018d78:	462b      	mov	r3, r5
 8018d7a:	463a      	mov	r2, r7
 8018d7c:	4620      	mov	r0, r4
 8018d7e:	f002 f923 	bl	801afc8 <__s2b>
 8018d82:	9007      	str	r0, [sp, #28]
 8018d84:	2800      	cmp	r0, #0
 8018d86:	f43f af1f 	beq.w	8018bc8 <_strtod_l+0x488>
 8018d8a:	9b05      	ldr	r3, [sp, #20]
 8018d8c:	1b9e      	subs	r6, r3, r6
 8018d8e:	9b06      	ldr	r3, [sp, #24]
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	bfb4      	ite	lt
 8018d94:	4633      	movlt	r3, r6
 8018d96:	2300      	movge	r3, #0
 8018d98:	930c      	str	r3, [sp, #48]	; 0x30
 8018d9a:	9b06      	ldr	r3, [sp, #24]
 8018d9c:	2500      	movs	r5, #0
 8018d9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018da2:	9312      	str	r3, [sp, #72]	; 0x48
 8018da4:	462e      	mov	r6, r5
 8018da6:	9b07      	ldr	r3, [sp, #28]
 8018da8:	4620      	mov	r0, r4
 8018daa:	6859      	ldr	r1, [r3, #4]
 8018dac:	f002 f864 	bl	801ae78 <_Balloc>
 8018db0:	9005      	str	r0, [sp, #20]
 8018db2:	2800      	cmp	r0, #0
 8018db4:	f43f af0c 	beq.w	8018bd0 <_strtod_l+0x490>
 8018db8:	9b07      	ldr	r3, [sp, #28]
 8018dba:	691a      	ldr	r2, [r3, #16]
 8018dbc:	3202      	adds	r2, #2
 8018dbe:	f103 010c 	add.w	r1, r3, #12
 8018dc2:	0092      	lsls	r2, r2, #2
 8018dc4:	300c      	adds	r0, #12
 8018dc6:	f7fe fab7 	bl	8017338 <memcpy>
 8018dca:	ec4b ab10 	vmov	d0, sl, fp
 8018dce:	aa1a      	add	r2, sp, #104	; 0x68
 8018dd0:	a919      	add	r1, sp, #100	; 0x64
 8018dd2:	4620      	mov	r0, r4
 8018dd4:	f002 fc3e 	bl	801b654 <__d2b>
 8018dd8:	ec4b ab18 	vmov	d8, sl, fp
 8018ddc:	9018      	str	r0, [sp, #96]	; 0x60
 8018dde:	2800      	cmp	r0, #0
 8018de0:	f43f aef6 	beq.w	8018bd0 <_strtod_l+0x490>
 8018de4:	2101      	movs	r1, #1
 8018de6:	4620      	mov	r0, r4
 8018de8:	f002 f988 	bl	801b0fc <__i2b>
 8018dec:	4606      	mov	r6, r0
 8018dee:	2800      	cmp	r0, #0
 8018df0:	f43f aeee 	beq.w	8018bd0 <_strtod_l+0x490>
 8018df4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018df6:	9904      	ldr	r1, [sp, #16]
 8018df8:	2b00      	cmp	r3, #0
 8018dfa:	bfab      	itete	ge
 8018dfc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8018dfe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8018e00:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8018e02:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8018e06:	bfac      	ite	ge
 8018e08:	eb03 0902 	addge.w	r9, r3, r2
 8018e0c:	1ad7      	sublt	r7, r2, r3
 8018e0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8018e10:	eba3 0801 	sub.w	r8, r3, r1
 8018e14:	4490      	add	r8, r2
 8018e16:	4ba1      	ldr	r3, [pc, #644]	; (801909c <_strtod_l+0x95c>)
 8018e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8018e1c:	4598      	cmp	r8, r3
 8018e1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8018e22:	f280 80c7 	bge.w	8018fb4 <_strtod_l+0x874>
 8018e26:	eba3 0308 	sub.w	r3, r3, r8
 8018e2a:	2b1f      	cmp	r3, #31
 8018e2c:	eba2 0203 	sub.w	r2, r2, r3
 8018e30:	f04f 0101 	mov.w	r1, #1
 8018e34:	f300 80b1 	bgt.w	8018f9a <_strtod_l+0x85a>
 8018e38:	fa01 f303 	lsl.w	r3, r1, r3
 8018e3c:	930d      	str	r3, [sp, #52]	; 0x34
 8018e3e:	2300      	movs	r3, #0
 8018e40:	9308      	str	r3, [sp, #32]
 8018e42:	eb09 0802 	add.w	r8, r9, r2
 8018e46:	9b04      	ldr	r3, [sp, #16]
 8018e48:	45c1      	cmp	r9, r8
 8018e4a:	4417      	add	r7, r2
 8018e4c:	441f      	add	r7, r3
 8018e4e:	464b      	mov	r3, r9
 8018e50:	bfa8      	it	ge
 8018e52:	4643      	movge	r3, r8
 8018e54:	42bb      	cmp	r3, r7
 8018e56:	bfa8      	it	ge
 8018e58:	463b      	movge	r3, r7
 8018e5a:	2b00      	cmp	r3, #0
 8018e5c:	bfc2      	ittt	gt
 8018e5e:	eba8 0803 	subgt.w	r8, r8, r3
 8018e62:	1aff      	subgt	r7, r7, r3
 8018e64:	eba9 0903 	subgt.w	r9, r9, r3
 8018e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	dd17      	ble.n	8018e9e <_strtod_l+0x75e>
 8018e6e:	4631      	mov	r1, r6
 8018e70:	461a      	mov	r2, r3
 8018e72:	4620      	mov	r0, r4
 8018e74:	f002 fa02 	bl	801b27c <__pow5mult>
 8018e78:	4606      	mov	r6, r0
 8018e7a:	2800      	cmp	r0, #0
 8018e7c:	f43f aea8 	beq.w	8018bd0 <_strtod_l+0x490>
 8018e80:	4601      	mov	r1, r0
 8018e82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8018e84:	4620      	mov	r0, r4
 8018e86:	f002 f94f 	bl	801b128 <__multiply>
 8018e8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8018e8c:	2800      	cmp	r0, #0
 8018e8e:	f43f ae9f 	beq.w	8018bd0 <_strtod_l+0x490>
 8018e92:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018e94:	4620      	mov	r0, r4
 8018e96:	f002 f82f 	bl	801aef8 <_Bfree>
 8018e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018e9c:	9318      	str	r3, [sp, #96]	; 0x60
 8018e9e:	f1b8 0f00 	cmp.w	r8, #0
 8018ea2:	f300 808c 	bgt.w	8018fbe <_strtod_l+0x87e>
 8018ea6:	9b06      	ldr	r3, [sp, #24]
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	dd08      	ble.n	8018ebe <_strtod_l+0x77e>
 8018eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8018eae:	9905      	ldr	r1, [sp, #20]
 8018eb0:	4620      	mov	r0, r4
 8018eb2:	f002 f9e3 	bl	801b27c <__pow5mult>
 8018eb6:	9005      	str	r0, [sp, #20]
 8018eb8:	2800      	cmp	r0, #0
 8018eba:	f43f ae89 	beq.w	8018bd0 <_strtod_l+0x490>
 8018ebe:	2f00      	cmp	r7, #0
 8018ec0:	dd08      	ble.n	8018ed4 <_strtod_l+0x794>
 8018ec2:	9905      	ldr	r1, [sp, #20]
 8018ec4:	463a      	mov	r2, r7
 8018ec6:	4620      	mov	r0, r4
 8018ec8:	f002 fa32 	bl	801b330 <__lshift>
 8018ecc:	9005      	str	r0, [sp, #20]
 8018ece:	2800      	cmp	r0, #0
 8018ed0:	f43f ae7e 	beq.w	8018bd0 <_strtod_l+0x490>
 8018ed4:	f1b9 0f00 	cmp.w	r9, #0
 8018ed8:	dd08      	ble.n	8018eec <_strtod_l+0x7ac>
 8018eda:	4631      	mov	r1, r6
 8018edc:	464a      	mov	r2, r9
 8018ede:	4620      	mov	r0, r4
 8018ee0:	f002 fa26 	bl	801b330 <__lshift>
 8018ee4:	4606      	mov	r6, r0
 8018ee6:	2800      	cmp	r0, #0
 8018ee8:	f43f ae72 	beq.w	8018bd0 <_strtod_l+0x490>
 8018eec:	9a05      	ldr	r2, [sp, #20]
 8018eee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018ef0:	4620      	mov	r0, r4
 8018ef2:	f002 faa9 	bl	801b448 <__mdiff>
 8018ef6:	4605      	mov	r5, r0
 8018ef8:	2800      	cmp	r0, #0
 8018efa:	f43f ae69 	beq.w	8018bd0 <_strtod_l+0x490>
 8018efe:	68c3      	ldr	r3, [r0, #12]
 8018f00:	930b      	str	r3, [sp, #44]	; 0x2c
 8018f02:	2300      	movs	r3, #0
 8018f04:	60c3      	str	r3, [r0, #12]
 8018f06:	4631      	mov	r1, r6
 8018f08:	f002 fa82 	bl	801b410 <__mcmp>
 8018f0c:	2800      	cmp	r0, #0
 8018f0e:	da60      	bge.n	8018fd2 <_strtod_l+0x892>
 8018f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018f12:	ea53 030a 	orrs.w	r3, r3, sl
 8018f16:	f040 8082 	bne.w	801901e <_strtod_l+0x8de>
 8018f1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d17d      	bne.n	801901e <_strtod_l+0x8de>
 8018f22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018f26:	0d1b      	lsrs	r3, r3, #20
 8018f28:	051b      	lsls	r3, r3, #20
 8018f2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8018f2e:	d976      	bls.n	801901e <_strtod_l+0x8de>
 8018f30:	696b      	ldr	r3, [r5, #20]
 8018f32:	b913      	cbnz	r3, 8018f3a <_strtod_l+0x7fa>
 8018f34:	692b      	ldr	r3, [r5, #16]
 8018f36:	2b01      	cmp	r3, #1
 8018f38:	dd71      	ble.n	801901e <_strtod_l+0x8de>
 8018f3a:	4629      	mov	r1, r5
 8018f3c:	2201      	movs	r2, #1
 8018f3e:	4620      	mov	r0, r4
 8018f40:	f002 f9f6 	bl	801b330 <__lshift>
 8018f44:	4631      	mov	r1, r6
 8018f46:	4605      	mov	r5, r0
 8018f48:	f002 fa62 	bl	801b410 <__mcmp>
 8018f4c:	2800      	cmp	r0, #0
 8018f4e:	dd66      	ble.n	801901e <_strtod_l+0x8de>
 8018f50:	9904      	ldr	r1, [sp, #16]
 8018f52:	4a53      	ldr	r2, [pc, #332]	; (80190a0 <_strtod_l+0x960>)
 8018f54:	465b      	mov	r3, fp
 8018f56:	2900      	cmp	r1, #0
 8018f58:	f000 8081 	beq.w	801905e <_strtod_l+0x91e>
 8018f5c:	ea02 010b 	and.w	r1, r2, fp
 8018f60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8018f64:	dc7b      	bgt.n	801905e <_strtod_l+0x91e>
 8018f66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8018f6a:	f77f aea9 	ble.w	8018cc0 <_strtod_l+0x580>
 8018f6e:	4b4d      	ldr	r3, [pc, #308]	; (80190a4 <_strtod_l+0x964>)
 8018f70:	4650      	mov	r0, sl
 8018f72:	4659      	mov	r1, fp
 8018f74:	2200      	movs	r2, #0
 8018f76:	f7e7 fb3f 	bl	80005f8 <__aeabi_dmul>
 8018f7a:	460b      	mov	r3, r1
 8018f7c:	4303      	orrs	r3, r0
 8018f7e:	bf08      	it	eq
 8018f80:	2322      	moveq	r3, #34	; 0x22
 8018f82:	4682      	mov	sl, r0
 8018f84:	468b      	mov	fp, r1
 8018f86:	bf08      	it	eq
 8018f88:	6023      	streq	r3, [r4, #0]
 8018f8a:	e62b      	b.n	8018be4 <_strtod_l+0x4a4>
 8018f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8018f90:	fa02 f303 	lsl.w	r3, r2, r3
 8018f94:	ea03 0a0a 	and.w	sl, r3, sl
 8018f98:	e6e3      	b.n	8018d62 <_strtod_l+0x622>
 8018f9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8018f9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8018fa2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8018fa6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8018faa:	fa01 f308 	lsl.w	r3, r1, r8
 8018fae:	9308      	str	r3, [sp, #32]
 8018fb0:	910d      	str	r1, [sp, #52]	; 0x34
 8018fb2:	e746      	b.n	8018e42 <_strtod_l+0x702>
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	9308      	str	r3, [sp, #32]
 8018fb8:	2301      	movs	r3, #1
 8018fba:	930d      	str	r3, [sp, #52]	; 0x34
 8018fbc:	e741      	b.n	8018e42 <_strtod_l+0x702>
 8018fbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018fc0:	4642      	mov	r2, r8
 8018fc2:	4620      	mov	r0, r4
 8018fc4:	f002 f9b4 	bl	801b330 <__lshift>
 8018fc8:	9018      	str	r0, [sp, #96]	; 0x60
 8018fca:	2800      	cmp	r0, #0
 8018fcc:	f47f af6b 	bne.w	8018ea6 <_strtod_l+0x766>
 8018fd0:	e5fe      	b.n	8018bd0 <_strtod_l+0x490>
 8018fd2:	465f      	mov	r7, fp
 8018fd4:	d16e      	bne.n	80190b4 <_strtod_l+0x974>
 8018fd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018fd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018fdc:	b342      	cbz	r2, 8019030 <_strtod_l+0x8f0>
 8018fde:	4a32      	ldr	r2, [pc, #200]	; (80190a8 <_strtod_l+0x968>)
 8018fe0:	4293      	cmp	r3, r2
 8018fe2:	d128      	bne.n	8019036 <_strtod_l+0x8f6>
 8018fe4:	9b04      	ldr	r3, [sp, #16]
 8018fe6:	4651      	mov	r1, sl
 8018fe8:	b1eb      	cbz	r3, 8019026 <_strtod_l+0x8e6>
 8018fea:	4b2d      	ldr	r3, [pc, #180]	; (80190a0 <_strtod_l+0x960>)
 8018fec:	403b      	ands	r3, r7
 8018fee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8018ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8018ff6:	d819      	bhi.n	801902c <_strtod_l+0x8ec>
 8018ff8:	0d1b      	lsrs	r3, r3, #20
 8018ffa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8019002:	4299      	cmp	r1, r3
 8019004:	d117      	bne.n	8019036 <_strtod_l+0x8f6>
 8019006:	4b29      	ldr	r3, [pc, #164]	; (80190ac <_strtod_l+0x96c>)
 8019008:	429f      	cmp	r7, r3
 801900a:	d102      	bne.n	8019012 <_strtod_l+0x8d2>
 801900c:	3101      	adds	r1, #1
 801900e:	f43f addf 	beq.w	8018bd0 <_strtod_l+0x490>
 8019012:	4b23      	ldr	r3, [pc, #140]	; (80190a0 <_strtod_l+0x960>)
 8019014:	403b      	ands	r3, r7
 8019016:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801901a:	f04f 0a00 	mov.w	sl, #0
 801901e:	9b04      	ldr	r3, [sp, #16]
 8019020:	2b00      	cmp	r3, #0
 8019022:	d1a4      	bne.n	8018f6e <_strtod_l+0x82e>
 8019024:	e5de      	b.n	8018be4 <_strtod_l+0x4a4>
 8019026:	f04f 33ff 	mov.w	r3, #4294967295
 801902a:	e7ea      	b.n	8019002 <_strtod_l+0x8c2>
 801902c:	4613      	mov	r3, r2
 801902e:	e7e8      	b.n	8019002 <_strtod_l+0x8c2>
 8019030:	ea53 030a 	orrs.w	r3, r3, sl
 8019034:	d08c      	beq.n	8018f50 <_strtod_l+0x810>
 8019036:	9b08      	ldr	r3, [sp, #32]
 8019038:	b1db      	cbz	r3, 8019072 <_strtod_l+0x932>
 801903a:	423b      	tst	r3, r7
 801903c:	d0ef      	beq.n	801901e <_strtod_l+0x8de>
 801903e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019040:	9a04      	ldr	r2, [sp, #16]
 8019042:	4650      	mov	r0, sl
 8019044:	4659      	mov	r1, fp
 8019046:	b1c3      	cbz	r3, 801907a <_strtod_l+0x93a>
 8019048:	f7ff fb5b 	bl	8018702 <sulp>
 801904c:	4602      	mov	r2, r0
 801904e:	460b      	mov	r3, r1
 8019050:	ec51 0b18 	vmov	r0, r1, d8
 8019054:	f7e7 f91a 	bl	800028c <__adddf3>
 8019058:	4682      	mov	sl, r0
 801905a:	468b      	mov	fp, r1
 801905c:	e7df      	b.n	801901e <_strtod_l+0x8de>
 801905e:	4013      	ands	r3, r2
 8019060:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8019064:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019068:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801906c:	f04f 3aff 	mov.w	sl, #4294967295
 8019070:	e7d5      	b.n	801901e <_strtod_l+0x8de>
 8019072:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019074:	ea13 0f0a 	tst.w	r3, sl
 8019078:	e7e0      	b.n	801903c <_strtod_l+0x8fc>
 801907a:	f7ff fb42 	bl	8018702 <sulp>
 801907e:	4602      	mov	r2, r0
 8019080:	460b      	mov	r3, r1
 8019082:	ec51 0b18 	vmov	r0, r1, d8
 8019086:	f7e7 f8ff 	bl	8000288 <__aeabi_dsub>
 801908a:	2200      	movs	r2, #0
 801908c:	2300      	movs	r3, #0
 801908e:	4682      	mov	sl, r0
 8019090:	468b      	mov	fp, r1
 8019092:	f7e7 fd19 	bl	8000ac8 <__aeabi_dcmpeq>
 8019096:	2800      	cmp	r0, #0
 8019098:	d0c1      	beq.n	801901e <_strtod_l+0x8de>
 801909a:	e611      	b.n	8018cc0 <_strtod_l+0x580>
 801909c:	fffffc02 	.word	0xfffffc02
 80190a0:	7ff00000 	.word	0x7ff00000
 80190a4:	39500000 	.word	0x39500000
 80190a8:	000fffff 	.word	0x000fffff
 80190ac:	7fefffff 	.word	0x7fefffff
 80190b0:	08047c28 	.word	0x08047c28
 80190b4:	4631      	mov	r1, r6
 80190b6:	4628      	mov	r0, r5
 80190b8:	f002 fb28 	bl	801b70c <__ratio>
 80190bc:	ec59 8b10 	vmov	r8, r9, d0
 80190c0:	ee10 0a10 	vmov	r0, s0
 80190c4:	2200      	movs	r2, #0
 80190c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80190ca:	4649      	mov	r1, r9
 80190cc:	f7e7 fd10 	bl	8000af0 <__aeabi_dcmple>
 80190d0:	2800      	cmp	r0, #0
 80190d2:	d07a      	beq.n	80191ca <_strtod_l+0xa8a>
 80190d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80190d6:	2b00      	cmp	r3, #0
 80190d8:	d04a      	beq.n	8019170 <_strtod_l+0xa30>
 80190da:	4b95      	ldr	r3, [pc, #596]	; (8019330 <_strtod_l+0xbf0>)
 80190dc:	2200      	movs	r2, #0
 80190de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80190e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8019330 <_strtod_l+0xbf0>
 80190e6:	f04f 0800 	mov.w	r8, #0
 80190ea:	4b92      	ldr	r3, [pc, #584]	; (8019334 <_strtod_l+0xbf4>)
 80190ec:	403b      	ands	r3, r7
 80190ee:	930d      	str	r3, [sp, #52]	; 0x34
 80190f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80190f2:	4b91      	ldr	r3, [pc, #580]	; (8019338 <_strtod_l+0xbf8>)
 80190f4:	429a      	cmp	r2, r3
 80190f6:	f040 80b0 	bne.w	801925a <_strtod_l+0xb1a>
 80190fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80190fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8019102:	ec4b ab10 	vmov	d0, sl, fp
 8019106:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801910a:	f002 fa27 	bl	801b55c <__ulp>
 801910e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019112:	ec53 2b10 	vmov	r2, r3, d0
 8019116:	f7e7 fa6f 	bl	80005f8 <__aeabi_dmul>
 801911a:	4652      	mov	r2, sl
 801911c:	465b      	mov	r3, fp
 801911e:	f7e7 f8b5 	bl	800028c <__adddf3>
 8019122:	460b      	mov	r3, r1
 8019124:	4983      	ldr	r1, [pc, #524]	; (8019334 <_strtod_l+0xbf4>)
 8019126:	4a85      	ldr	r2, [pc, #532]	; (801933c <_strtod_l+0xbfc>)
 8019128:	4019      	ands	r1, r3
 801912a:	4291      	cmp	r1, r2
 801912c:	4682      	mov	sl, r0
 801912e:	d960      	bls.n	80191f2 <_strtod_l+0xab2>
 8019130:	ee18 3a90 	vmov	r3, s17
 8019134:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8019138:	4293      	cmp	r3, r2
 801913a:	d104      	bne.n	8019146 <_strtod_l+0xa06>
 801913c:	ee18 3a10 	vmov	r3, s16
 8019140:	3301      	adds	r3, #1
 8019142:	f43f ad45 	beq.w	8018bd0 <_strtod_l+0x490>
 8019146:	f8df b200 	ldr.w	fp, [pc, #512]	; 8019348 <_strtod_l+0xc08>
 801914a:	f04f 3aff 	mov.w	sl, #4294967295
 801914e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8019150:	4620      	mov	r0, r4
 8019152:	f001 fed1 	bl	801aef8 <_Bfree>
 8019156:	9905      	ldr	r1, [sp, #20]
 8019158:	4620      	mov	r0, r4
 801915a:	f001 fecd 	bl	801aef8 <_Bfree>
 801915e:	4631      	mov	r1, r6
 8019160:	4620      	mov	r0, r4
 8019162:	f001 fec9 	bl	801aef8 <_Bfree>
 8019166:	4629      	mov	r1, r5
 8019168:	4620      	mov	r0, r4
 801916a:	f001 fec5 	bl	801aef8 <_Bfree>
 801916e:	e61a      	b.n	8018da6 <_strtod_l+0x666>
 8019170:	f1ba 0f00 	cmp.w	sl, #0
 8019174:	d11b      	bne.n	80191ae <_strtod_l+0xa6e>
 8019176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801917a:	b9f3      	cbnz	r3, 80191ba <_strtod_l+0xa7a>
 801917c:	4b6c      	ldr	r3, [pc, #432]	; (8019330 <_strtod_l+0xbf0>)
 801917e:	2200      	movs	r2, #0
 8019180:	4640      	mov	r0, r8
 8019182:	4649      	mov	r1, r9
 8019184:	f7e7 fcaa 	bl	8000adc <__aeabi_dcmplt>
 8019188:	b9d0      	cbnz	r0, 80191c0 <_strtod_l+0xa80>
 801918a:	4640      	mov	r0, r8
 801918c:	4649      	mov	r1, r9
 801918e:	4b6c      	ldr	r3, [pc, #432]	; (8019340 <_strtod_l+0xc00>)
 8019190:	2200      	movs	r2, #0
 8019192:	f7e7 fa31 	bl	80005f8 <__aeabi_dmul>
 8019196:	4680      	mov	r8, r0
 8019198:	4689      	mov	r9, r1
 801919a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801919e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80191a2:	9315      	str	r3, [sp, #84]	; 0x54
 80191a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80191a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80191ac:	e79d      	b.n	80190ea <_strtod_l+0x9aa>
 80191ae:	f1ba 0f01 	cmp.w	sl, #1
 80191b2:	d102      	bne.n	80191ba <_strtod_l+0xa7a>
 80191b4:	2f00      	cmp	r7, #0
 80191b6:	f43f ad83 	beq.w	8018cc0 <_strtod_l+0x580>
 80191ba:	4b62      	ldr	r3, [pc, #392]	; (8019344 <_strtod_l+0xc04>)
 80191bc:	2200      	movs	r2, #0
 80191be:	e78e      	b.n	80190de <_strtod_l+0x99e>
 80191c0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8019340 <_strtod_l+0xc00>
 80191c4:	f04f 0800 	mov.w	r8, #0
 80191c8:	e7e7      	b.n	801919a <_strtod_l+0xa5a>
 80191ca:	4b5d      	ldr	r3, [pc, #372]	; (8019340 <_strtod_l+0xc00>)
 80191cc:	4640      	mov	r0, r8
 80191ce:	4649      	mov	r1, r9
 80191d0:	2200      	movs	r2, #0
 80191d2:	f7e7 fa11 	bl	80005f8 <__aeabi_dmul>
 80191d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80191d8:	4680      	mov	r8, r0
 80191da:	4689      	mov	r9, r1
 80191dc:	b933      	cbnz	r3, 80191ec <_strtod_l+0xaac>
 80191de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80191e2:	900e      	str	r0, [sp, #56]	; 0x38
 80191e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80191e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80191ea:	e7dd      	b.n	80191a8 <_strtod_l+0xa68>
 80191ec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80191f0:	e7f9      	b.n	80191e6 <_strtod_l+0xaa6>
 80191f2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80191f6:	9b04      	ldr	r3, [sp, #16]
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	d1a8      	bne.n	801914e <_strtod_l+0xa0e>
 80191fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8019200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019202:	0d1b      	lsrs	r3, r3, #20
 8019204:	051b      	lsls	r3, r3, #20
 8019206:	429a      	cmp	r2, r3
 8019208:	d1a1      	bne.n	801914e <_strtod_l+0xa0e>
 801920a:	4640      	mov	r0, r8
 801920c:	4649      	mov	r1, r9
 801920e:	f7e7 fd53 	bl	8000cb8 <__aeabi_d2lz>
 8019212:	f7e7 f9c3 	bl	800059c <__aeabi_l2d>
 8019216:	4602      	mov	r2, r0
 8019218:	460b      	mov	r3, r1
 801921a:	4640      	mov	r0, r8
 801921c:	4649      	mov	r1, r9
 801921e:	f7e7 f833 	bl	8000288 <__aeabi_dsub>
 8019222:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019224:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019228:	ea43 030a 	orr.w	r3, r3, sl
 801922c:	4313      	orrs	r3, r2
 801922e:	4680      	mov	r8, r0
 8019230:	4689      	mov	r9, r1
 8019232:	d055      	beq.n	80192e0 <_strtod_l+0xba0>
 8019234:	a336      	add	r3, pc, #216	; (adr r3, 8019310 <_strtod_l+0xbd0>)
 8019236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801923a:	f7e7 fc4f 	bl	8000adc <__aeabi_dcmplt>
 801923e:	2800      	cmp	r0, #0
 8019240:	f47f acd0 	bne.w	8018be4 <_strtod_l+0x4a4>
 8019244:	a334      	add	r3, pc, #208	; (adr r3, 8019318 <_strtod_l+0xbd8>)
 8019246:	e9d3 2300 	ldrd	r2, r3, [r3]
 801924a:	4640      	mov	r0, r8
 801924c:	4649      	mov	r1, r9
 801924e:	f7e7 fc63 	bl	8000b18 <__aeabi_dcmpgt>
 8019252:	2800      	cmp	r0, #0
 8019254:	f43f af7b 	beq.w	801914e <_strtod_l+0xa0e>
 8019258:	e4c4      	b.n	8018be4 <_strtod_l+0x4a4>
 801925a:	9b04      	ldr	r3, [sp, #16]
 801925c:	b333      	cbz	r3, 80192ac <_strtod_l+0xb6c>
 801925e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019260:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8019264:	d822      	bhi.n	80192ac <_strtod_l+0xb6c>
 8019266:	a32e      	add	r3, pc, #184	; (adr r3, 8019320 <_strtod_l+0xbe0>)
 8019268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801926c:	4640      	mov	r0, r8
 801926e:	4649      	mov	r1, r9
 8019270:	f7e7 fc3e 	bl	8000af0 <__aeabi_dcmple>
 8019274:	b1a0      	cbz	r0, 80192a0 <_strtod_l+0xb60>
 8019276:	4649      	mov	r1, r9
 8019278:	4640      	mov	r0, r8
 801927a:	f7e7 fc95 	bl	8000ba8 <__aeabi_d2uiz>
 801927e:	2801      	cmp	r0, #1
 8019280:	bf38      	it	cc
 8019282:	2001      	movcc	r0, #1
 8019284:	f7e7 f93e 	bl	8000504 <__aeabi_ui2d>
 8019288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801928a:	4680      	mov	r8, r0
 801928c:	4689      	mov	r9, r1
 801928e:	bb23      	cbnz	r3, 80192da <_strtod_l+0xb9a>
 8019290:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019294:	9010      	str	r0, [sp, #64]	; 0x40
 8019296:	9311      	str	r3, [sp, #68]	; 0x44
 8019298:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801929c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80192a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80192a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80192a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80192a8:	1a9b      	subs	r3, r3, r2
 80192aa:	9309      	str	r3, [sp, #36]	; 0x24
 80192ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80192b0:	eeb0 0a48 	vmov.f32	s0, s16
 80192b4:	eef0 0a68 	vmov.f32	s1, s17
 80192b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80192bc:	f002 f94e 	bl	801b55c <__ulp>
 80192c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80192c4:	ec53 2b10 	vmov	r2, r3, d0
 80192c8:	f7e7 f996 	bl	80005f8 <__aeabi_dmul>
 80192cc:	ec53 2b18 	vmov	r2, r3, d8
 80192d0:	f7e6 ffdc 	bl	800028c <__adddf3>
 80192d4:	4682      	mov	sl, r0
 80192d6:	468b      	mov	fp, r1
 80192d8:	e78d      	b.n	80191f6 <_strtod_l+0xab6>
 80192da:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80192de:	e7db      	b.n	8019298 <_strtod_l+0xb58>
 80192e0:	a311      	add	r3, pc, #68	; (adr r3, 8019328 <_strtod_l+0xbe8>)
 80192e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192e6:	f7e7 fbf9 	bl	8000adc <__aeabi_dcmplt>
 80192ea:	e7b2      	b.n	8019252 <_strtod_l+0xb12>
 80192ec:	2300      	movs	r3, #0
 80192ee:	930a      	str	r3, [sp, #40]	; 0x28
 80192f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80192f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80192f4:	6013      	str	r3, [r2, #0]
 80192f6:	f7ff ba6b 	b.w	80187d0 <_strtod_l+0x90>
 80192fa:	2a65      	cmp	r2, #101	; 0x65
 80192fc:	f43f ab5f 	beq.w	80189be <_strtod_l+0x27e>
 8019300:	2a45      	cmp	r2, #69	; 0x45
 8019302:	f43f ab5c 	beq.w	80189be <_strtod_l+0x27e>
 8019306:	2301      	movs	r3, #1
 8019308:	f7ff bb94 	b.w	8018a34 <_strtod_l+0x2f4>
 801930c:	f3af 8000 	nop.w
 8019310:	94a03595 	.word	0x94a03595
 8019314:	3fdfffff 	.word	0x3fdfffff
 8019318:	35afe535 	.word	0x35afe535
 801931c:	3fe00000 	.word	0x3fe00000
 8019320:	ffc00000 	.word	0xffc00000
 8019324:	41dfffff 	.word	0x41dfffff
 8019328:	94a03595 	.word	0x94a03595
 801932c:	3fcfffff 	.word	0x3fcfffff
 8019330:	3ff00000 	.word	0x3ff00000
 8019334:	7ff00000 	.word	0x7ff00000
 8019338:	7fe00000 	.word	0x7fe00000
 801933c:	7c9fffff 	.word	0x7c9fffff
 8019340:	3fe00000 	.word	0x3fe00000
 8019344:	bff00000 	.word	0xbff00000
 8019348:	7fefffff 	.word	0x7fefffff

0801934c <_strtod_r>:
 801934c:	4b01      	ldr	r3, [pc, #4]	; (8019354 <_strtod_r+0x8>)
 801934e:	f7ff b9f7 	b.w	8018740 <_strtod_l>
 8019352:	bf00      	nop
 8019354:	200000bc 	.word	0x200000bc

08019358 <_strtol_l.constprop.0>:
 8019358:	2b01      	cmp	r3, #1
 801935a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801935e:	d001      	beq.n	8019364 <_strtol_l.constprop.0+0xc>
 8019360:	2b24      	cmp	r3, #36	; 0x24
 8019362:	d906      	bls.n	8019372 <_strtol_l.constprop.0+0x1a>
 8019364:	f7fd ff8c 	bl	8017280 <__errno>
 8019368:	2316      	movs	r3, #22
 801936a:	6003      	str	r3, [r0, #0]
 801936c:	2000      	movs	r0, #0
 801936e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019372:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8019458 <_strtol_l.constprop.0+0x100>
 8019376:	460d      	mov	r5, r1
 8019378:	462e      	mov	r6, r5
 801937a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801937e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8019382:	f017 0708 	ands.w	r7, r7, #8
 8019386:	d1f7      	bne.n	8019378 <_strtol_l.constprop.0+0x20>
 8019388:	2c2d      	cmp	r4, #45	; 0x2d
 801938a:	d132      	bne.n	80193f2 <_strtol_l.constprop.0+0x9a>
 801938c:	782c      	ldrb	r4, [r5, #0]
 801938e:	2701      	movs	r7, #1
 8019390:	1cb5      	adds	r5, r6, #2
 8019392:	2b00      	cmp	r3, #0
 8019394:	d05b      	beq.n	801944e <_strtol_l.constprop.0+0xf6>
 8019396:	2b10      	cmp	r3, #16
 8019398:	d109      	bne.n	80193ae <_strtol_l.constprop.0+0x56>
 801939a:	2c30      	cmp	r4, #48	; 0x30
 801939c:	d107      	bne.n	80193ae <_strtol_l.constprop.0+0x56>
 801939e:	782c      	ldrb	r4, [r5, #0]
 80193a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80193a4:	2c58      	cmp	r4, #88	; 0x58
 80193a6:	d14d      	bne.n	8019444 <_strtol_l.constprop.0+0xec>
 80193a8:	786c      	ldrb	r4, [r5, #1]
 80193aa:	2310      	movs	r3, #16
 80193ac:	3502      	adds	r5, #2
 80193ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80193b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80193b6:	f04f 0c00 	mov.w	ip, #0
 80193ba:	fbb8 f9f3 	udiv	r9, r8, r3
 80193be:	4666      	mov	r6, ip
 80193c0:	fb03 8a19 	mls	sl, r3, r9, r8
 80193c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80193c8:	f1be 0f09 	cmp.w	lr, #9
 80193cc:	d816      	bhi.n	80193fc <_strtol_l.constprop.0+0xa4>
 80193ce:	4674      	mov	r4, lr
 80193d0:	42a3      	cmp	r3, r4
 80193d2:	dd24      	ble.n	801941e <_strtol_l.constprop.0+0xc6>
 80193d4:	f1bc 0f00 	cmp.w	ip, #0
 80193d8:	db1e      	blt.n	8019418 <_strtol_l.constprop.0+0xc0>
 80193da:	45b1      	cmp	r9, r6
 80193dc:	d31c      	bcc.n	8019418 <_strtol_l.constprop.0+0xc0>
 80193de:	d101      	bne.n	80193e4 <_strtol_l.constprop.0+0x8c>
 80193e0:	45a2      	cmp	sl, r4
 80193e2:	db19      	blt.n	8019418 <_strtol_l.constprop.0+0xc0>
 80193e4:	fb06 4603 	mla	r6, r6, r3, r4
 80193e8:	f04f 0c01 	mov.w	ip, #1
 80193ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80193f0:	e7e8      	b.n	80193c4 <_strtol_l.constprop.0+0x6c>
 80193f2:	2c2b      	cmp	r4, #43	; 0x2b
 80193f4:	bf04      	itt	eq
 80193f6:	782c      	ldrbeq	r4, [r5, #0]
 80193f8:	1cb5      	addeq	r5, r6, #2
 80193fa:	e7ca      	b.n	8019392 <_strtol_l.constprop.0+0x3a>
 80193fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8019400:	f1be 0f19 	cmp.w	lr, #25
 8019404:	d801      	bhi.n	801940a <_strtol_l.constprop.0+0xb2>
 8019406:	3c37      	subs	r4, #55	; 0x37
 8019408:	e7e2      	b.n	80193d0 <_strtol_l.constprop.0+0x78>
 801940a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801940e:	f1be 0f19 	cmp.w	lr, #25
 8019412:	d804      	bhi.n	801941e <_strtol_l.constprop.0+0xc6>
 8019414:	3c57      	subs	r4, #87	; 0x57
 8019416:	e7db      	b.n	80193d0 <_strtol_l.constprop.0+0x78>
 8019418:	f04f 3cff 	mov.w	ip, #4294967295
 801941c:	e7e6      	b.n	80193ec <_strtol_l.constprop.0+0x94>
 801941e:	f1bc 0f00 	cmp.w	ip, #0
 8019422:	da05      	bge.n	8019430 <_strtol_l.constprop.0+0xd8>
 8019424:	2322      	movs	r3, #34	; 0x22
 8019426:	6003      	str	r3, [r0, #0]
 8019428:	4646      	mov	r6, r8
 801942a:	b942      	cbnz	r2, 801943e <_strtol_l.constprop.0+0xe6>
 801942c:	4630      	mov	r0, r6
 801942e:	e79e      	b.n	801936e <_strtol_l.constprop.0+0x16>
 8019430:	b107      	cbz	r7, 8019434 <_strtol_l.constprop.0+0xdc>
 8019432:	4276      	negs	r6, r6
 8019434:	2a00      	cmp	r2, #0
 8019436:	d0f9      	beq.n	801942c <_strtol_l.constprop.0+0xd4>
 8019438:	f1bc 0f00 	cmp.w	ip, #0
 801943c:	d000      	beq.n	8019440 <_strtol_l.constprop.0+0xe8>
 801943e:	1e69      	subs	r1, r5, #1
 8019440:	6011      	str	r1, [r2, #0]
 8019442:	e7f3      	b.n	801942c <_strtol_l.constprop.0+0xd4>
 8019444:	2430      	movs	r4, #48	; 0x30
 8019446:	2b00      	cmp	r3, #0
 8019448:	d1b1      	bne.n	80193ae <_strtol_l.constprop.0+0x56>
 801944a:	2308      	movs	r3, #8
 801944c:	e7af      	b.n	80193ae <_strtol_l.constprop.0+0x56>
 801944e:	2c30      	cmp	r4, #48	; 0x30
 8019450:	d0a5      	beq.n	801939e <_strtol_l.constprop.0+0x46>
 8019452:	230a      	movs	r3, #10
 8019454:	e7ab      	b.n	80193ae <_strtol_l.constprop.0+0x56>
 8019456:	bf00      	nop
 8019458:	08047c51 	.word	0x08047c51

0801945c <_strtol_r>:
 801945c:	f7ff bf7c 	b.w	8019358 <_strtol_l.constprop.0>

08019460 <__swbuf_r>:
 8019460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019462:	460e      	mov	r6, r1
 8019464:	4614      	mov	r4, r2
 8019466:	4605      	mov	r5, r0
 8019468:	b118      	cbz	r0, 8019472 <__swbuf_r+0x12>
 801946a:	6983      	ldr	r3, [r0, #24]
 801946c:	b90b      	cbnz	r3, 8019472 <__swbuf_r+0x12>
 801946e:	f001 f853 	bl	801a518 <__sinit>
 8019472:	4b21      	ldr	r3, [pc, #132]	; (80194f8 <__swbuf_r+0x98>)
 8019474:	429c      	cmp	r4, r3
 8019476:	d12b      	bne.n	80194d0 <__swbuf_r+0x70>
 8019478:	686c      	ldr	r4, [r5, #4]
 801947a:	69a3      	ldr	r3, [r4, #24]
 801947c:	60a3      	str	r3, [r4, #8]
 801947e:	89a3      	ldrh	r3, [r4, #12]
 8019480:	071a      	lsls	r2, r3, #28
 8019482:	d52f      	bpl.n	80194e4 <__swbuf_r+0x84>
 8019484:	6923      	ldr	r3, [r4, #16]
 8019486:	b36b      	cbz	r3, 80194e4 <__swbuf_r+0x84>
 8019488:	6923      	ldr	r3, [r4, #16]
 801948a:	6820      	ldr	r0, [r4, #0]
 801948c:	1ac0      	subs	r0, r0, r3
 801948e:	6963      	ldr	r3, [r4, #20]
 8019490:	b2f6      	uxtb	r6, r6
 8019492:	4283      	cmp	r3, r0
 8019494:	4637      	mov	r7, r6
 8019496:	dc04      	bgt.n	80194a2 <__swbuf_r+0x42>
 8019498:	4621      	mov	r1, r4
 801949a:	4628      	mov	r0, r5
 801949c:	f000 ffa8 	bl	801a3f0 <_fflush_r>
 80194a0:	bb30      	cbnz	r0, 80194f0 <__swbuf_r+0x90>
 80194a2:	68a3      	ldr	r3, [r4, #8]
 80194a4:	3b01      	subs	r3, #1
 80194a6:	60a3      	str	r3, [r4, #8]
 80194a8:	6823      	ldr	r3, [r4, #0]
 80194aa:	1c5a      	adds	r2, r3, #1
 80194ac:	6022      	str	r2, [r4, #0]
 80194ae:	701e      	strb	r6, [r3, #0]
 80194b0:	6963      	ldr	r3, [r4, #20]
 80194b2:	3001      	adds	r0, #1
 80194b4:	4283      	cmp	r3, r0
 80194b6:	d004      	beq.n	80194c2 <__swbuf_r+0x62>
 80194b8:	89a3      	ldrh	r3, [r4, #12]
 80194ba:	07db      	lsls	r3, r3, #31
 80194bc:	d506      	bpl.n	80194cc <__swbuf_r+0x6c>
 80194be:	2e0a      	cmp	r6, #10
 80194c0:	d104      	bne.n	80194cc <__swbuf_r+0x6c>
 80194c2:	4621      	mov	r1, r4
 80194c4:	4628      	mov	r0, r5
 80194c6:	f000 ff93 	bl	801a3f0 <_fflush_r>
 80194ca:	b988      	cbnz	r0, 80194f0 <__swbuf_r+0x90>
 80194cc:	4638      	mov	r0, r7
 80194ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80194d0:	4b0a      	ldr	r3, [pc, #40]	; (80194fc <__swbuf_r+0x9c>)
 80194d2:	429c      	cmp	r4, r3
 80194d4:	d101      	bne.n	80194da <__swbuf_r+0x7a>
 80194d6:	68ac      	ldr	r4, [r5, #8]
 80194d8:	e7cf      	b.n	801947a <__swbuf_r+0x1a>
 80194da:	4b09      	ldr	r3, [pc, #36]	; (8019500 <__swbuf_r+0xa0>)
 80194dc:	429c      	cmp	r4, r3
 80194de:	bf08      	it	eq
 80194e0:	68ec      	ldreq	r4, [r5, #12]
 80194e2:	e7ca      	b.n	801947a <__swbuf_r+0x1a>
 80194e4:	4621      	mov	r1, r4
 80194e6:	4628      	mov	r0, r5
 80194e8:	f000 f80c 	bl	8019504 <__swsetup_r>
 80194ec:	2800      	cmp	r0, #0
 80194ee:	d0cb      	beq.n	8019488 <__swbuf_r+0x28>
 80194f0:	f04f 37ff 	mov.w	r7, #4294967295
 80194f4:	e7ea      	b.n	80194cc <__swbuf_r+0x6c>
 80194f6:	bf00      	nop
 80194f8:	08047e04 	.word	0x08047e04
 80194fc:	08047e24 	.word	0x08047e24
 8019500:	08047de4 	.word	0x08047de4

08019504 <__swsetup_r>:
 8019504:	4b32      	ldr	r3, [pc, #200]	; (80195d0 <__swsetup_r+0xcc>)
 8019506:	b570      	push	{r4, r5, r6, lr}
 8019508:	681d      	ldr	r5, [r3, #0]
 801950a:	4606      	mov	r6, r0
 801950c:	460c      	mov	r4, r1
 801950e:	b125      	cbz	r5, 801951a <__swsetup_r+0x16>
 8019510:	69ab      	ldr	r3, [r5, #24]
 8019512:	b913      	cbnz	r3, 801951a <__swsetup_r+0x16>
 8019514:	4628      	mov	r0, r5
 8019516:	f000 ffff 	bl	801a518 <__sinit>
 801951a:	4b2e      	ldr	r3, [pc, #184]	; (80195d4 <__swsetup_r+0xd0>)
 801951c:	429c      	cmp	r4, r3
 801951e:	d10f      	bne.n	8019540 <__swsetup_r+0x3c>
 8019520:	686c      	ldr	r4, [r5, #4]
 8019522:	89a3      	ldrh	r3, [r4, #12]
 8019524:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019528:	0719      	lsls	r1, r3, #28
 801952a:	d42c      	bmi.n	8019586 <__swsetup_r+0x82>
 801952c:	06dd      	lsls	r5, r3, #27
 801952e:	d411      	bmi.n	8019554 <__swsetup_r+0x50>
 8019530:	2309      	movs	r3, #9
 8019532:	6033      	str	r3, [r6, #0]
 8019534:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019538:	81a3      	strh	r3, [r4, #12]
 801953a:	f04f 30ff 	mov.w	r0, #4294967295
 801953e:	e03e      	b.n	80195be <__swsetup_r+0xba>
 8019540:	4b25      	ldr	r3, [pc, #148]	; (80195d8 <__swsetup_r+0xd4>)
 8019542:	429c      	cmp	r4, r3
 8019544:	d101      	bne.n	801954a <__swsetup_r+0x46>
 8019546:	68ac      	ldr	r4, [r5, #8]
 8019548:	e7eb      	b.n	8019522 <__swsetup_r+0x1e>
 801954a:	4b24      	ldr	r3, [pc, #144]	; (80195dc <__swsetup_r+0xd8>)
 801954c:	429c      	cmp	r4, r3
 801954e:	bf08      	it	eq
 8019550:	68ec      	ldreq	r4, [r5, #12]
 8019552:	e7e6      	b.n	8019522 <__swsetup_r+0x1e>
 8019554:	0758      	lsls	r0, r3, #29
 8019556:	d512      	bpl.n	801957e <__swsetup_r+0x7a>
 8019558:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801955a:	b141      	cbz	r1, 801956e <__swsetup_r+0x6a>
 801955c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019560:	4299      	cmp	r1, r3
 8019562:	d002      	beq.n	801956a <__swsetup_r+0x66>
 8019564:	4630      	mov	r0, r6
 8019566:	f7fd fefd 	bl	8017364 <_free_r>
 801956a:	2300      	movs	r3, #0
 801956c:	6363      	str	r3, [r4, #52]	; 0x34
 801956e:	89a3      	ldrh	r3, [r4, #12]
 8019570:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019574:	81a3      	strh	r3, [r4, #12]
 8019576:	2300      	movs	r3, #0
 8019578:	6063      	str	r3, [r4, #4]
 801957a:	6923      	ldr	r3, [r4, #16]
 801957c:	6023      	str	r3, [r4, #0]
 801957e:	89a3      	ldrh	r3, [r4, #12]
 8019580:	f043 0308 	orr.w	r3, r3, #8
 8019584:	81a3      	strh	r3, [r4, #12]
 8019586:	6923      	ldr	r3, [r4, #16]
 8019588:	b94b      	cbnz	r3, 801959e <__swsetup_r+0x9a>
 801958a:	89a3      	ldrh	r3, [r4, #12]
 801958c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019590:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019594:	d003      	beq.n	801959e <__swsetup_r+0x9a>
 8019596:	4621      	mov	r1, r4
 8019598:	4630      	mov	r0, r6
 801959a:	f001 fbf5 	bl	801ad88 <__smakebuf_r>
 801959e:	89a0      	ldrh	r0, [r4, #12]
 80195a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80195a4:	f010 0301 	ands.w	r3, r0, #1
 80195a8:	d00a      	beq.n	80195c0 <__swsetup_r+0xbc>
 80195aa:	2300      	movs	r3, #0
 80195ac:	60a3      	str	r3, [r4, #8]
 80195ae:	6963      	ldr	r3, [r4, #20]
 80195b0:	425b      	negs	r3, r3
 80195b2:	61a3      	str	r3, [r4, #24]
 80195b4:	6923      	ldr	r3, [r4, #16]
 80195b6:	b943      	cbnz	r3, 80195ca <__swsetup_r+0xc6>
 80195b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80195bc:	d1ba      	bne.n	8019534 <__swsetup_r+0x30>
 80195be:	bd70      	pop	{r4, r5, r6, pc}
 80195c0:	0781      	lsls	r1, r0, #30
 80195c2:	bf58      	it	pl
 80195c4:	6963      	ldrpl	r3, [r4, #20]
 80195c6:	60a3      	str	r3, [r4, #8]
 80195c8:	e7f4      	b.n	80195b4 <__swsetup_r+0xb0>
 80195ca:	2000      	movs	r0, #0
 80195cc:	e7f7      	b.n	80195be <__swsetup_r+0xba>
 80195ce:	bf00      	nop
 80195d0:	20000054 	.word	0x20000054
 80195d4:	08047e04 	.word	0x08047e04
 80195d8:	08047e24 	.word	0x08047e24
 80195dc:	08047de4 	.word	0x08047de4

080195e0 <abort>:
 80195e0:	b508      	push	{r3, lr}
 80195e2:	2006      	movs	r0, #6
 80195e4:	f002 fb24 	bl	801bc30 <raise>
 80195e8:	2001      	movs	r0, #1
 80195ea:	f7e7 fde4 	bl	80011b6 <_exit>

080195ee <quorem>:
 80195ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195f2:	6903      	ldr	r3, [r0, #16]
 80195f4:	690c      	ldr	r4, [r1, #16]
 80195f6:	42a3      	cmp	r3, r4
 80195f8:	4607      	mov	r7, r0
 80195fa:	f2c0 8081 	blt.w	8019700 <quorem+0x112>
 80195fe:	3c01      	subs	r4, #1
 8019600:	f101 0814 	add.w	r8, r1, #20
 8019604:	f100 0514 	add.w	r5, r0, #20
 8019608:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801960c:	9301      	str	r3, [sp, #4]
 801960e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019612:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019616:	3301      	adds	r3, #1
 8019618:	429a      	cmp	r2, r3
 801961a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801961e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019622:	fbb2 f6f3 	udiv	r6, r2, r3
 8019626:	d331      	bcc.n	801968c <quorem+0x9e>
 8019628:	f04f 0e00 	mov.w	lr, #0
 801962c:	4640      	mov	r0, r8
 801962e:	46ac      	mov	ip, r5
 8019630:	46f2      	mov	sl, lr
 8019632:	f850 2b04 	ldr.w	r2, [r0], #4
 8019636:	b293      	uxth	r3, r2
 8019638:	fb06 e303 	mla	r3, r6, r3, lr
 801963c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019640:	b29b      	uxth	r3, r3
 8019642:	ebaa 0303 	sub.w	r3, sl, r3
 8019646:	f8dc a000 	ldr.w	sl, [ip]
 801964a:	0c12      	lsrs	r2, r2, #16
 801964c:	fa13 f38a 	uxtah	r3, r3, sl
 8019650:	fb06 e202 	mla	r2, r6, r2, lr
 8019654:	9300      	str	r3, [sp, #0]
 8019656:	9b00      	ldr	r3, [sp, #0]
 8019658:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801965c:	b292      	uxth	r2, r2
 801965e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019662:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019666:	f8bd 3000 	ldrh.w	r3, [sp]
 801966a:	4581      	cmp	r9, r0
 801966c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019670:	f84c 3b04 	str.w	r3, [ip], #4
 8019674:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019678:	d2db      	bcs.n	8019632 <quorem+0x44>
 801967a:	f855 300b 	ldr.w	r3, [r5, fp]
 801967e:	b92b      	cbnz	r3, 801968c <quorem+0x9e>
 8019680:	9b01      	ldr	r3, [sp, #4]
 8019682:	3b04      	subs	r3, #4
 8019684:	429d      	cmp	r5, r3
 8019686:	461a      	mov	r2, r3
 8019688:	d32e      	bcc.n	80196e8 <quorem+0xfa>
 801968a:	613c      	str	r4, [r7, #16]
 801968c:	4638      	mov	r0, r7
 801968e:	f001 febf 	bl	801b410 <__mcmp>
 8019692:	2800      	cmp	r0, #0
 8019694:	db24      	blt.n	80196e0 <quorem+0xf2>
 8019696:	3601      	adds	r6, #1
 8019698:	4628      	mov	r0, r5
 801969a:	f04f 0c00 	mov.w	ip, #0
 801969e:	f858 2b04 	ldr.w	r2, [r8], #4
 80196a2:	f8d0 e000 	ldr.w	lr, [r0]
 80196a6:	b293      	uxth	r3, r2
 80196a8:	ebac 0303 	sub.w	r3, ip, r3
 80196ac:	0c12      	lsrs	r2, r2, #16
 80196ae:	fa13 f38e 	uxtah	r3, r3, lr
 80196b2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80196b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80196ba:	b29b      	uxth	r3, r3
 80196bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80196c0:	45c1      	cmp	r9, r8
 80196c2:	f840 3b04 	str.w	r3, [r0], #4
 80196c6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80196ca:	d2e8      	bcs.n	801969e <quorem+0xb0>
 80196cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80196d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80196d4:	b922      	cbnz	r2, 80196e0 <quorem+0xf2>
 80196d6:	3b04      	subs	r3, #4
 80196d8:	429d      	cmp	r5, r3
 80196da:	461a      	mov	r2, r3
 80196dc:	d30a      	bcc.n	80196f4 <quorem+0x106>
 80196de:	613c      	str	r4, [r7, #16]
 80196e0:	4630      	mov	r0, r6
 80196e2:	b003      	add	sp, #12
 80196e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196e8:	6812      	ldr	r2, [r2, #0]
 80196ea:	3b04      	subs	r3, #4
 80196ec:	2a00      	cmp	r2, #0
 80196ee:	d1cc      	bne.n	801968a <quorem+0x9c>
 80196f0:	3c01      	subs	r4, #1
 80196f2:	e7c7      	b.n	8019684 <quorem+0x96>
 80196f4:	6812      	ldr	r2, [r2, #0]
 80196f6:	3b04      	subs	r3, #4
 80196f8:	2a00      	cmp	r2, #0
 80196fa:	d1f0      	bne.n	80196de <quorem+0xf0>
 80196fc:	3c01      	subs	r4, #1
 80196fe:	e7eb      	b.n	80196d8 <quorem+0xea>
 8019700:	2000      	movs	r0, #0
 8019702:	e7ee      	b.n	80196e2 <quorem+0xf4>
 8019704:	0000      	movs	r0, r0
	...

08019708 <_dtoa_r>:
 8019708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801970c:	ed2d 8b04 	vpush	{d8-d9}
 8019710:	ec57 6b10 	vmov	r6, r7, d0
 8019714:	b093      	sub	sp, #76	; 0x4c
 8019716:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019718:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801971c:	9106      	str	r1, [sp, #24]
 801971e:	ee10 aa10 	vmov	sl, s0
 8019722:	4604      	mov	r4, r0
 8019724:	9209      	str	r2, [sp, #36]	; 0x24
 8019726:	930c      	str	r3, [sp, #48]	; 0x30
 8019728:	46bb      	mov	fp, r7
 801972a:	b975      	cbnz	r5, 801974a <_dtoa_r+0x42>
 801972c:	2010      	movs	r0, #16
 801972e:	f7fd fde3 	bl	80172f8 <malloc>
 8019732:	4602      	mov	r2, r0
 8019734:	6260      	str	r0, [r4, #36]	; 0x24
 8019736:	b920      	cbnz	r0, 8019742 <_dtoa_r+0x3a>
 8019738:	4ba7      	ldr	r3, [pc, #668]	; (80199d8 <_dtoa_r+0x2d0>)
 801973a:	21ea      	movs	r1, #234	; 0xea
 801973c:	48a7      	ldr	r0, [pc, #668]	; (80199dc <_dtoa_r+0x2d4>)
 801973e:	f7fd fd81 	bl	8017244 <__assert_func>
 8019742:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019746:	6005      	str	r5, [r0, #0]
 8019748:	60c5      	str	r5, [r0, #12]
 801974a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801974c:	6819      	ldr	r1, [r3, #0]
 801974e:	b151      	cbz	r1, 8019766 <_dtoa_r+0x5e>
 8019750:	685a      	ldr	r2, [r3, #4]
 8019752:	604a      	str	r2, [r1, #4]
 8019754:	2301      	movs	r3, #1
 8019756:	4093      	lsls	r3, r2
 8019758:	608b      	str	r3, [r1, #8]
 801975a:	4620      	mov	r0, r4
 801975c:	f001 fbcc 	bl	801aef8 <_Bfree>
 8019760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019762:	2200      	movs	r2, #0
 8019764:	601a      	str	r2, [r3, #0]
 8019766:	1e3b      	subs	r3, r7, #0
 8019768:	bfaa      	itet	ge
 801976a:	2300      	movge	r3, #0
 801976c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8019770:	f8c8 3000 	strge.w	r3, [r8]
 8019774:	4b9a      	ldr	r3, [pc, #616]	; (80199e0 <_dtoa_r+0x2d8>)
 8019776:	bfbc      	itt	lt
 8019778:	2201      	movlt	r2, #1
 801977a:	f8c8 2000 	strlt.w	r2, [r8]
 801977e:	ea33 030b 	bics.w	r3, r3, fp
 8019782:	d11b      	bne.n	80197bc <_dtoa_r+0xb4>
 8019784:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019786:	f242 730f 	movw	r3, #9999	; 0x270f
 801978a:	6013      	str	r3, [r2, #0]
 801978c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019790:	4333      	orrs	r3, r6
 8019792:	f000 8592 	beq.w	801a2ba <_dtoa_r+0xbb2>
 8019796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019798:	b963      	cbnz	r3, 80197b4 <_dtoa_r+0xac>
 801979a:	4b92      	ldr	r3, [pc, #584]	; (80199e4 <_dtoa_r+0x2dc>)
 801979c:	e022      	b.n	80197e4 <_dtoa_r+0xdc>
 801979e:	4b92      	ldr	r3, [pc, #584]	; (80199e8 <_dtoa_r+0x2e0>)
 80197a0:	9301      	str	r3, [sp, #4]
 80197a2:	3308      	adds	r3, #8
 80197a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80197a6:	6013      	str	r3, [r2, #0]
 80197a8:	9801      	ldr	r0, [sp, #4]
 80197aa:	b013      	add	sp, #76	; 0x4c
 80197ac:	ecbd 8b04 	vpop	{d8-d9}
 80197b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197b4:	4b8b      	ldr	r3, [pc, #556]	; (80199e4 <_dtoa_r+0x2dc>)
 80197b6:	9301      	str	r3, [sp, #4]
 80197b8:	3303      	adds	r3, #3
 80197ba:	e7f3      	b.n	80197a4 <_dtoa_r+0x9c>
 80197bc:	2200      	movs	r2, #0
 80197be:	2300      	movs	r3, #0
 80197c0:	4650      	mov	r0, sl
 80197c2:	4659      	mov	r1, fp
 80197c4:	f7e7 f980 	bl	8000ac8 <__aeabi_dcmpeq>
 80197c8:	ec4b ab19 	vmov	d9, sl, fp
 80197cc:	4680      	mov	r8, r0
 80197ce:	b158      	cbz	r0, 80197e8 <_dtoa_r+0xe0>
 80197d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80197d2:	2301      	movs	r3, #1
 80197d4:	6013      	str	r3, [r2, #0]
 80197d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80197d8:	2b00      	cmp	r3, #0
 80197da:	f000 856b 	beq.w	801a2b4 <_dtoa_r+0xbac>
 80197de:	4883      	ldr	r0, [pc, #524]	; (80199ec <_dtoa_r+0x2e4>)
 80197e0:	6018      	str	r0, [r3, #0]
 80197e2:	1e43      	subs	r3, r0, #1
 80197e4:	9301      	str	r3, [sp, #4]
 80197e6:	e7df      	b.n	80197a8 <_dtoa_r+0xa0>
 80197e8:	ec4b ab10 	vmov	d0, sl, fp
 80197ec:	aa10      	add	r2, sp, #64	; 0x40
 80197ee:	a911      	add	r1, sp, #68	; 0x44
 80197f0:	4620      	mov	r0, r4
 80197f2:	f001 ff2f 	bl	801b654 <__d2b>
 80197f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80197fa:	ee08 0a10 	vmov	s16, r0
 80197fe:	2d00      	cmp	r5, #0
 8019800:	f000 8084 	beq.w	801990c <_dtoa_r+0x204>
 8019804:	ee19 3a90 	vmov	r3, s19
 8019808:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801980c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019810:	4656      	mov	r6, sl
 8019812:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019816:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801981a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801981e:	4b74      	ldr	r3, [pc, #464]	; (80199f0 <_dtoa_r+0x2e8>)
 8019820:	2200      	movs	r2, #0
 8019822:	4630      	mov	r0, r6
 8019824:	4639      	mov	r1, r7
 8019826:	f7e6 fd2f 	bl	8000288 <__aeabi_dsub>
 801982a:	a365      	add	r3, pc, #404	; (adr r3, 80199c0 <_dtoa_r+0x2b8>)
 801982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019830:	f7e6 fee2 	bl	80005f8 <__aeabi_dmul>
 8019834:	a364      	add	r3, pc, #400	; (adr r3, 80199c8 <_dtoa_r+0x2c0>)
 8019836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801983a:	f7e6 fd27 	bl	800028c <__adddf3>
 801983e:	4606      	mov	r6, r0
 8019840:	4628      	mov	r0, r5
 8019842:	460f      	mov	r7, r1
 8019844:	f7e6 fe6e 	bl	8000524 <__aeabi_i2d>
 8019848:	a361      	add	r3, pc, #388	; (adr r3, 80199d0 <_dtoa_r+0x2c8>)
 801984a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801984e:	f7e6 fed3 	bl	80005f8 <__aeabi_dmul>
 8019852:	4602      	mov	r2, r0
 8019854:	460b      	mov	r3, r1
 8019856:	4630      	mov	r0, r6
 8019858:	4639      	mov	r1, r7
 801985a:	f7e6 fd17 	bl	800028c <__adddf3>
 801985e:	4606      	mov	r6, r0
 8019860:	460f      	mov	r7, r1
 8019862:	f7e7 f979 	bl	8000b58 <__aeabi_d2iz>
 8019866:	2200      	movs	r2, #0
 8019868:	9000      	str	r0, [sp, #0]
 801986a:	2300      	movs	r3, #0
 801986c:	4630      	mov	r0, r6
 801986e:	4639      	mov	r1, r7
 8019870:	f7e7 f934 	bl	8000adc <__aeabi_dcmplt>
 8019874:	b150      	cbz	r0, 801988c <_dtoa_r+0x184>
 8019876:	9800      	ldr	r0, [sp, #0]
 8019878:	f7e6 fe54 	bl	8000524 <__aeabi_i2d>
 801987c:	4632      	mov	r2, r6
 801987e:	463b      	mov	r3, r7
 8019880:	f7e7 f922 	bl	8000ac8 <__aeabi_dcmpeq>
 8019884:	b910      	cbnz	r0, 801988c <_dtoa_r+0x184>
 8019886:	9b00      	ldr	r3, [sp, #0]
 8019888:	3b01      	subs	r3, #1
 801988a:	9300      	str	r3, [sp, #0]
 801988c:	9b00      	ldr	r3, [sp, #0]
 801988e:	2b16      	cmp	r3, #22
 8019890:	d85a      	bhi.n	8019948 <_dtoa_r+0x240>
 8019892:	9a00      	ldr	r2, [sp, #0]
 8019894:	4b57      	ldr	r3, [pc, #348]	; (80199f4 <_dtoa_r+0x2ec>)
 8019896:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801989a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801989e:	ec51 0b19 	vmov	r0, r1, d9
 80198a2:	f7e7 f91b 	bl	8000adc <__aeabi_dcmplt>
 80198a6:	2800      	cmp	r0, #0
 80198a8:	d050      	beq.n	801994c <_dtoa_r+0x244>
 80198aa:	9b00      	ldr	r3, [sp, #0]
 80198ac:	3b01      	subs	r3, #1
 80198ae:	9300      	str	r3, [sp, #0]
 80198b0:	2300      	movs	r3, #0
 80198b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80198b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80198b6:	1b5d      	subs	r5, r3, r5
 80198b8:	1e6b      	subs	r3, r5, #1
 80198ba:	9305      	str	r3, [sp, #20]
 80198bc:	bf45      	ittet	mi
 80198be:	f1c5 0301 	rsbmi	r3, r5, #1
 80198c2:	9304      	strmi	r3, [sp, #16]
 80198c4:	2300      	movpl	r3, #0
 80198c6:	2300      	movmi	r3, #0
 80198c8:	bf4c      	ite	mi
 80198ca:	9305      	strmi	r3, [sp, #20]
 80198cc:	9304      	strpl	r3, [sp, #16]
 80198ce:	9b00      	ldr	r3, [sp, #0]
 80198d0:	2b00      	cmp	r3, #0
 80198d2:	db3d      	blt.n	8019950 <_dtoa_r+0x248>
 80198d4:	9b05      	ldr	r3, [sp, #20]
 80198d6:	9a00      	ldr	r2, [sp, #0]
 80198d8:	920a      	str	r2, [sp, #40]	; 0x28
 80198da:	4413      	add	r3, r2
 80198dc:	9305      	str	r3, [sp, #20]
 80198de:	2300      	movs	r3, #0
 80198e0:	9307      	str	r3, [sp, #28]
 80198e2:	9b06      	ldr	r3, [sp, #24]
 80198e4:	2b09      	cmp	r3, #9
 80198e6:	f200 8089 	bhi.w	80199fc <_dtoa_r+0x2f4>
 80198ea:	2b05      	cmp	r3, #5
 80198ec:	bfc4      	itt	gt
 80198ee:	3b04      	subgt	r3, #4
 80198f0:	9306      	strgt	r3, [sp, #24]
 80198f2:	9b06      	ldr	r3, [sp, #24]
 80198f4:	f1a3 0302 	sub.w	r3, r3, #2
 80198f8:	bfcc      	ite	gt
 80198fa:	2500      	movgt	r5, #0
 80198fc:	2501      	movle	r5, #1
 80198fe:	2b03      	cmp	r3, #3
 8019900:	f200 8087 	bhi.w	8019a12 <_dtoa_r+0x30a>
 8019904:	e8df f003 	tbb	[pc, r3]
 8019908:	59383a2d 	.word	0x59383a2d
 801990c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8019910:	441d      	add	r5, r3
 8019912:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019916:	2b20      	cmp	r3, #32
 8019918:	bfc1      	itttt	gt
 801991a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801991e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019922:	fa0b f303 	lslgt.w	r3, fp, r3
 8019926:	fa26 f000 	lsrgt.w	r0, r6, r0
 801992a:	bfda      	itte	le
 801992c:	f1c3 0320 	rsble	r3, r3, #32
 8019930:	fa06 f003 	lslle.w	r0, r6, r3
 8019934:	4318      	orrgt	r0, r3
 8019936:	f7e6 fde5 	bl	8000504 <__aeabi_ui2d>
 801993a:	2301      	movs	r3, #1
 801993c:	4606      	mov	r6, r0
 801993e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019942:	3d01      	subs	r5, #1
 8019944:	930e      	str	r3, [sp, #56]	; 0x38
 8019946:	e76a      	b.n	801981e <_dtoa_r+0x116>
 8019948:	2301      	movs	r3, #1
 801994a:	e7b2      	b.n	80198b2 <_dtoa_r+0x1aa>
 801994c:	900b      	str	r0, [sp, #44]	; 0x2c
 801994e:	e7b1      	b.n	80198b4 <_dtoa_r+0x1ac>
 8019950:	9b04      	ldr	r3, [sp, #16]
 8019952:	9a00      	ldr	r2, [sp, #0]
 8019954:	1a9b      	subs	r3, r3, r2
 8019956:	9304      	str	r3, [sp, #16]
 8019958:	4253      	negs	r3, r2
 801995a:	9307      	str	r3, [sp, #28]
 801995c:	2300      	movs	r3, #0
 801995e:	930a      	str	r3, [sp, #40]	; 0x28
 8019960:	e7bf      	b.n	80198e2 <_dtoa_r+0x1da>
 8019962:	2300      	movs	r3, #0
 8019964:	9308      	str	r3, [sp, #32]
 8019966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019968:	2b00      	cmp	r3, #0
 801996a:	dc55      	bgt.n	8019a18 <_dtoa_r+0x310>
 801996c:	2301      	movs	r3, #1
 801996e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019972:	461a      	mov	r2, r3
 8019974:	9209      	str	r2, [sp, #36]	; 0x24
 8019976:	e00c      	b.n	8019992 <_dtoa_r+0x28a>
 8019978:	2301      	movs	r3, #1
 801997a:	e7f3      	b.n	8019964 <_dtoa_r+0x25c>
 801997c:	2300      	movs	r3, #0
 801997e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019980:	9308      	str	r3, [sp, #32]
 8019982:	9b00      	ldr	r3, [sp, #0]
 8019984:	4413      	add	r3, r2
 8019986:	9302      	str	r3, [sp, #8]
 8019988:	3301      	adds	r3, #1
 801998a:	2b01      	cmp	r3, #1
 801998c:	9303      	str	r3, [sp, #12]
 801998e:	bfb8      	it	lt
 8019990:	2301      	movlt	r3, #1
 8019992:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019994:	2200      	movs	r2, #0
 8019996:	6042      	str	r2, [r0, #4]
 8019998:	2204      	movs	r2, #4
 801999a:	f102 0614 	add.w	r6, r2, #20
 801999e:	429e      	cmp	r6, r3
 80199a0:	6841      	ldr	r1, [r0, #4]
 80199a2:	d93d      	bls.n	8019a20 <_dtoa_r+0x318>
 80199a4:	4620      	mov	r0, r4
 80199a6:	f001 fa67 	bl	801ae78 <_Balloc>
 80199aa:	9001      	str	r0, [sp, #4]
 80199ac:	2800      	cmp	r0, #0
 80199ae:	d13b      	bne.n	8019a28 <_dtoa_r+0x320>
 80199b0:	4b11      	ldr	r3, [pc, #68]	; (80199f8 <_dtoa_r+0x2f0>)
 80199b2:	4602      	mov	r2, r0
 80199b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80199b8:	e6c0      	b.n	801973c <_dtoa_r+0x34>
 80199ba:	2301      	movs	r3, #1
 80199bc:	e7df      	b.n	801997e <_dtoa_r+0x276>
 80199be:	bf00      	nop
 80199c0:	636f4361 	.word	0x636f4361
 80199c4:	3fd287a7 	.word	0x3fd287a7
 80199c8:	8b60c8b3 	.word	0x8b60c8b3
 80199cc:	3fc68a28 	.word	0x3fc68a28
 80199d0:	509f79fb 	.word	0x509f79fb
 80199d4:	3fd34413 	.word	0x3fd34413
 80199d8:	08047d5e 	.word	0x08047d5e
 80199dc:	08047d75 	.word	0x08047d75
 80199e0:	7ff00000 	.word	0x7ff00000
 80199e4:	08047d5a 	.word	0x08047d5a
 80199e8:	08047d51 	.word	0x08047d51
 80199ec:	08047bd6 	.word	0x08047bd6
 80199f0:	3ff80000 	.word	0x3ff80000
 80199f4:	08047f48 	.word	0x08047f48
 80199f8:	08047dd0 	.word	0x08047dd0
 80199fc:	2501      	movs	r5, #1
 80199fe:	2300      	movs	r3, #0
 8019a00:	9306      	str	r3, [sp, #24]
 8019a02:	9508      	str	r5, [sp, #32]
 8019a04:	f04f 33ff 	mov.w	r3, #4294967295
 8019a08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019a0c:	2200      	movs	r2, #0
 8019a0e:	2312      	movs	r3, #18
 8019a10:	e7b0      	b.n	8019974 <_dtoa_r+0x26c>
 8019a12:	2301      	movs	r3, #1
 8019a14:	9308      	str	r3, [sp, #32]
 8019a16:	e7f5      	b.n	8019a04 <_dtoa_r+0x2fc>
 8019a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019a1e:	e7b8      	b.n	8019992 <_dtoa_r+0x28a>
 8019a20:	3101      	adds	r1, #1
 8019a22:	6041      	str	r1, [r0, #4]
 8019a24:	0052      	lsls	r2, r2, #1
 8019a26:	e7b8      	b.n	801999a <_dtoa_r+0x292>
 8019a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019a2a:	9a01      	ldr	r2, [sp, #4]
 8019a2c:	601a      	str	r2, [r3, #0]
 8019a2e:	9b03      	ldr	r3, [sp, #12]
 8019a30:	2b0e      	cmp	r3, #14
 8019a32:	f200 809d 	bhi.w	8019b70 <_dtoa_r+0x468>
 8019a36:	2d00      	cmp	r5, #0
 8019a38:	f000 809a 	beq.w	8019b70 <_dtoa_r+0x468>
 8019a3c:	9b00      	ldr	r3, [sp, #0]
 8019a3e:	2b00      	cmp	r3, #0
 8019a40:	dd32      	ble.n	8019aa8 <_dtoa_r+0x3a0>
 8019a42:	4ab7      	ldr	r2, [pc, #732]	; (8019d20 <_dtoa_r+0x618>)
 8019a44:	f003 030f 	and.w	r3, r3, #15
 8019a48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019a4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019a50:	9b00      	ldr	r3, [sp, #0]
 8019a52:	05d8      	lsls	r0, r3, #23
 8019a54:	ea4f 1723 	mov.w	r7, r3, asr #4
 8019a58:	d516      	bpl.n	8019a88 <_dtoa_r+0x380>
 8019a5a:	4bb2      	ldr	r3, [pc, #712]	; (8019d24 <_dtoa_r+0x61c>)
 8019a5c:	ec51 0b19 	vmov	r0, r1, d9
 8019a60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019a64:	f7e6 fef2 	bl	800084c <__aeabi_ddiv>
 8019a68:	f007 070f 	and.w	r7, r7, #15
 8019a6c:	4682      	mov	sl, r0
 8019a6e:	468b      	mov	fp, r1
 8019a70:	2503      	movs	r5, #3
 8019a72:	4eac      	ldr	r6, [pc, #688]	; (8019d24 <_dtoa_r+0x61c>)
 8019a74:	b957      	cbnz	r7, 8019a8c <_dtoa_r+0x384>
 8019a76:	4642      	mov	r2, r8
 8019a78:	464b      	mov	r3, r9
 8019a7a:	4650      	mov	r0, sl
 8019a7c:	4659      	mov	r1, fp
 8019a7e:	f7e6 fee5 	bl	800084c <__aeabi_ddiv>
 8019a82:	4682      	mov	sl, r0
 8019a84:	468b      	mov	fp, r1
 8019a86:	e028      	b.n	8019ada <_dtoa_r+0x3d2>
 8019a88:	2502      	movs	r5, #2
 8019a8a:	e7f2      	b.n	8019a72 <_dtoa_r+0x36a>
 8019a8c:	07f9      	lsls	r1, r7, #31
 8019a8e:	d508      	bpl.n	8019aa2 <_dtoa_r+0x39a>
 8019a90:	4640      	mov	r0, r8
 8019a92:	4649      	mov	r1, r9
 8019a94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019a98:	f7e6 fdae 	bl	80005f8 <__aeabi_dmul>
 8019a9c:	3501      	adds	r5, #1
 8019a9e:	4680      	mov	r8, r0
 8019aa0:	4689      	mov	r9, r1
 8019aa2:	107f      	asrs	r7, r7, #1
 8019aa4:	3608      	adds	r6, #8
 8019aa6:	e7e5      	b.n	8019a74 <_dtoa_r+0x36c>
 8019aa8:	f000 809b 	beq.w	8019be2 <_dtoa_r+0x4da>
 8019aac:	9b00      	ldr	r3, [sp, #0]
 8019aae:	4f9d      	ldr	r7, [pc, #628]	; (8019d24 <_dtoa_r+0x61c>)
 8019ab0:	425e      	negs	r6, r3
 8019ab2:	4b9b      	ldr	r3, [pc, #620]	; (8019d20 <_dtoa_r+0x618>)
 8019ab4:	f006 020f 	and.w	r2, r6, #15
 8019ab8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ac0:	ec51 0b19 	vmov	r0, r1, d9
 8019ac4:	f7e6 fd98 	bl	80005f8 <__aeabi_dmul>
 8019ac8:	1136      	asrs	r6, r6, #4
 8019aca:	4682      	mov	sl, r0
 8019acc:	468b      	mov	fp, r1
 8019ace:	2300      	movs	r3, #0
 8019ad0:	2502      	movs	r5, #2
 8019ad2:	2e00      	cmp	r6, #0
 8019ad4:	d17a      	bne.n	8019bcc <_dtoa_r+0x4c4>
 8019ad6:	2b00      	cmp	r3, #0
 8019ad8:	d1d3      	bne.n	8019a82 <_dtoa_r+0x37a>
 8019ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019adc:	2b00      	cmp	r3, #0
 8019ade:	f000 8082 	beq.w	8019be6 <_dtoa_r+0x4de>
 8019ae2:	4b91      	ldr	r3, [pc, #580]	; (8019d28 <_dtoa_r+0x620>)
 8019ae4:	2200      	movs	r2, #0
 8019ae6:	4650      	mov	r0, sl
 8019ae8:	4659      	mov	r1, fp
 8019aea:	f7e6 fff7 	bl	8000adc <__aeabi_dcmplt>
 8019aee:	2800      	cmp	r0, #0
 8019af0:	d079      	beq.n	8019be6 <_dtoa_r+0x4de>
 8019af2:	9b03      	ldr	r3, [sp, #12]
 8019af4:	2b00      	cmp	r3, #0
 8019af6:	d076      	beq.n	8019be6 <_dtoa_r+0x4de>
 8019af8:	9b02      	ldr	r3, [sp, #8]
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	dd36      	ble.n	8019b6c <_dtoa_r+0x464>
 8019afe:	9b00      	ldr	r3, [sp, #0]
 8019b00:	4650      	mov	r0, sl
 8019b02:	4659      	mov	r1, fp
 8019b04:	1e5f      	subs	r7, r3, #1
 8019b06:	2200      	movs	r2, #0
 8019b08:	4b88      	ldr	r3, [pc, #544]	; (8019d2c <_dtoa_r+0x624>)
 8019b0a:	f7e6 fd75 	bl	80005f8 <__aeabi_dmul>
 8019b0e:	9e02      	ldr	r6, [sp, #8]
 8019b10:	4682      	mov	sl, r0
 8019b12:	468b      	mov	fp, r1
 8019b14:	3501      	adds	r5, #1
 8019b16:	4628      	mov	r0, r5
 8019b18:	f7e6 fd04 	bl	8000524 <__aeabi_i2d>
 8019b1c:	4652      	mov	r2, sl
 8019b1e:	465b      	mov	r3, fp
 8019b20:	f7e6 fd6a 	bl	80005f8 <__aeabi_dmul>
 8019b24:	4b82      	ldr	r3, [pc, #520]	; (8019d30 <_dtoa_r+0x628>)
 8019b26:	2200      	movs	r2, #0
 8019b28:	f7e6 fbb0 	bl	800028c <__adddf3>
 8019b2c:	46d0      	mov	r8, sl
 8019b2e:	46d9      	mov	r9, fp
 8019b30:	4682      	mov	sl, r0
 8019b32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8019b36:	2e00      	cmp	r6, #0
 8019b38:	d158      	bne.n	8019bec <_dtoa_r+0x4e4>
 8019b3a:	4b7e      	ldr	r3, [pc, #504]	; (8019d34 <_dtoa_r+0x62c>)
 8019b3c:	2200      	movs	r2, #0
 8019b3e:	4640      	mov	r0, r8
 8019b40:	4649      	mov	r1, r9
 8019b42:	f7e6 fba1 	bl	8000288 <__aeabi_dsub>
 8019b46:	4652      	mov	r2, sl
 8019b48:	465b      	mov	r3, fp
 8019b4a:	4680      	mov	r8, r0
 8019b4c:	4689      	mov	r9, r1
 8019b4e:	f7e6 ffe3 	bl	8000b18 <__aeabi_dcmpgt>
 8019b52:	2800      	cmp	r0, #0
 8019b54:	f040 8295 	bne.w	801a082 <_dtoa_r+0x97a>
 8019b58:	4652      	mov	r2, sl
 8019b5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8019b5e:	4640      	mov	r0, r8
 8019b60:	4649      	mov	r1, r9
 8019b62:	f7e6 ffbb 	bl	8000adc <__aeabi_dcmplt>
 8019b66:	2800      	cmp	r0, #0
 8019b68:	f040 8289 	bne.w	801a07e <_dtoa_r+0x976>
 8019b6c:	ec5b ab19 	vmov	sl, fp, d9
 8019b70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019b72:	2b00      	cmp	r3, #0
 8019b74:	f2c0 8148 	blt.w	8019e08 <_dtoa_r+0x700>
 8019b78:	9a00      	ldr	r2, [sp, #0]
 8019b7a:	2a0e      	cmp	r2, #14
 8019b7c:	f300 8144 	bgt.w	8019e08 <_dtoa_r+0x700>
 8019b80:	4b67      	ldr	r3, [pc, #412]	; (8019d20 <_dtoa_r+0x618>)
 8019b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b86:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	f280 80d5 	bge.w	8019d3c <_dtoa_r+0x634>
 8019b92:	9b03      	ldr	r3, [sp, #12]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	f300 80d1 	bgt.w	8019d3c <_dtoa_r+0x634>
 8019b9a:	f040 826f 	bne.w	801a07c <_dtoa_r+0x974>
 8019b9e:	4b65      	ldr	r3, [pc, #404]	; (8019d34 <_dtoa_r+0x62c>)
 8019ba0:	2200      	movs	r2, #0
 8019ba2:	4640      	mov	r0, r8
 8019ba4:	4649      	mov	r1, r9
 8019ba6:	f7e6 fd27 	bl	80005f8 <__aeabi_dmul>
 8019baa:	4652      	mov	r2, sl
 8019bac:	465b      	mov	r3, fp
 8019bae:	f7e6 ffa9 	bl	8000b04 <__aeabi_dcmpge>
 8019bb2:	9e03      	ldr	r6, [sp, #12]
 8019bb4:	4637      	mov	r7, r6
 8019bb6:	2800      	cmp	r0, #0
 8019bb8:	f040 8245 	bne.w	801a046 <_dtoa_r+0x93e>
 8019bbc:	9d01      	ldr	r5, [sp, #4]
 8019bbe:	2331      	movs	r3, #49	; 0x31
 8019bc0:	f805 3b01 	strb.w	r3, [r5], #1
 8019bc4:	9b00      	ldr	r3, [sp, #0]
 8019bc6:	3301      	adds	r3, #1
 8019bc8:	9300      	str	r3, [sp, #0]
 8019bca:	e240      	b.n	801a04e <_dtoa_r+0x946>
 8019bcc:	07f2      	lsls	r2, r6, #31
 8019bce:	d505      	bpl.n	8019bdc <_dtoa_r+0x4d4>
 8019bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019bd4:	f7e6 fd10 	bl	80005f8 <__aeabi_dmul>
 8019bd8:	3501      	adds	r5, #1
 8019bda:	2301      	movs	r3, #1
 8019bdc:	1076      	asrs	r6, r6, #1
 8019bde:	3708      	adds	r7, #8
 8019be0:	e777      	b.n	8019ad2 <_dtoa_r+0x3ca>
 8019be2:	2502      	movs	r5, #2
 8019be4:	e779      	b.n	8019ada <_dtoa_r+0x3d2>
 8019be6:	9f00      	ldr	r7, [sp, #0]
 8019be8:	9e03      	ldr	r6, [sp, #12]
 8019bea:	e794      	b.n	8019b16 <_dtoa_r+0x40e>
 8019bec:	9901      	ldr	r1, [sp, #4]
 8019bee:	4b4c      	ldr	r3, [pc, #304]	; (8019d20 <_dtoa_r+0x618>)
 8019bf0:	4431      	add	r1, r6
 8019bf2:	910d      	str	r1, [sp, #52]	; 0x34
 8019bf4:	9908      	ldr	r1, [sp, #32]
 8019bf6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8019bfa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019bfe:	2900      	cmp	r1, #0
 8019c00:	d043      	beq.n	8019c8a <_dtoa_r+0x582>
 8019c02:	494d      	ldr	r1, [pc, #308]	; (8019d38 <_dtoa_r+0x630>)
 8019c04:	2000      	movs	r0, #0
 8019c06:	f7e6 fe21 	bl	800084c <__aeabi_ddiv>
 8019c0a:	4652      	mov	r2, sl
 8019c0c:	465b      	mov	r3, fp
 8019c0e:	f7e6 fb3b 	bl	8000288 <__aeabi_dsub>
 8019c12:	9d01      	ldr	r5, [sp, #4]
 8019c14:	4682      	mov	sl, r0
 8019c16:	468b      	mov	fp, r1
 8019c18:	4649      	mov	r1, r9
 8019c1a:	4640      	mov	r0, r8
 8019c1c:	f7e6 ff9c 	bl	8000b58 <__aeabi_d2iz>
 8019c20:	4606      	mov	r6, r0
 8019c22:	f7e6 fc7f 	bl	8000524 <__aeabi_i2d>
 8019c26:	4602      	mov	r2, r0
 8019c28:	460b      	mov	r3, r1
 8019c2a:	4640      	mov	r0, r8
 8019c2c:	4649      	mov	r1, r9
 8019c2e:	f7e6 fb2b 	bl	8000288 <__aeabi_dsub>
 8019c32:	3630      	adds	r6, #48	; 0x30
 8019c34:	f805 6b01 	strb.w	r6, [r5], #1
 8019c38:	4652      	mov	r2, sl
 8019c3a:	465b      	mov	r3, fp
 8019c3c:	4680      	mov	r8, r0
 8019c3e:	4689      	mov	r9, r1
 8019c40:	f7e6 ff4c 	bl	8000adc <__aeabi_dcmplt>
 8019c44:	2800      	cmp	r0, #0
 8019c46:	d163      	bne.n	8019d10 <_dtoa_r+0x608>
 8019c48:	4642      	mov	r2, r8
 8019c4a:	464b      	mov	r3, r9
 8019c4c:	4936      	ldr	r1, [pc, #216]	; (8019d28 <_dtoa_r+0x620>)
 8019c4e:	2000      	movs	r0, #0
 8019c50:	f7e6 fb1a 	bl	8000288 <__aeabi_dsub>
 8019c54:	4652      	mov	r2, sl
 8019c56:	465b      	mov	r3, fp
 8019c58:	f7e6 ff40 	bl	8000adc <__aeabi_dcmplt>
 8019c5c:	2800      	cmp	r0, #0
 8019c5e:	f040 80b5 	bne.w	8019dcc <_dtoa_r+0x6c4>
 8019c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019c64:	429d      	cmp	r5, r3
 8019c66:	d081      	beq.n	8019b6c <_dtoa_r+0x464>
 8019c68:	4b30      	ldr	r3, [pc, #192]	; (8019d2c <_dtoa_r+0x624>)
 8019c6a:	2200      	movs	r2, #0
 8019c6c:	4650      	mov	r0, sl
 8019c6e:	4659      	mov	r1, fp
 8019c70:	f7e6 fcc2 	bl	80005f8 <__aeabi_dmul>
 8019c74:	4b2d      	ldr	r3, [pc, #180]	; (8019d2c <_dtoa_r+0x624>)
 8019c76:	4682      	mov	sl, r0
 8019c78:	468b      	mov	fp, r1
 8019c7a:	4640      	mov	r0, r8
 8019c7c:	4649      	mov	r1, r9
 8019c7e:	2200      	movs	r2, #0
 8019c80:	f7e6 fcba 	bl	80005f8 <__aeabi_dmul>
 8019c84:	4680      	mov	r8, r0
 8019c86:	4689      	mov	r9, r1
 8019c88:	e7c6      	b.n	8019c18 <_dtoa_r+0x510>
 8019c8a:	4650      	mov	r0, sl
 8019c8c:	4659      	mov	r1, fp
 8019c8e:	f7e6 fcb3 	bl	80005f8 <__aeabi_dmul>
 8019c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019c94:	9d01      	ldr	r5, [sp, #4]
 8019c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8019c98:	4682      	mov	sl, r0
 8019c9a:	468b      	mov	fp, r1
 8019c9c:	4649      	mov	r1, r9
 8019c9e:	4640      	mov	r0, r8
 8019ca0:	f7e6 ff5a 	bl	8000b58 <__aeabi_d2iz>
 8019ca4:	4606      	mov	r6, r0
 8019ca6:	f7e6 fc3d 	bl	8000524 <__aeabi_i2d>
 8019caa:	3630      	adds	r6, #48	; 0x30
 8019cac:	4602      	mov	r2, r0
 8019cae:	460b      	mov	r3, r1
 8019cb0:	4640      	mov	r0, r8
 8019cb2:	4649      	mov	r1, r9
 8019cb4:	f7e6 fae8 	bl	8000288 <__aeabi_dsub>
 8019cb8:	f805 6b01 	strb.w	r6, [r5], #1
 8019cbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019cbe:	429d      	cmp	r5, r3
 8019cc0:	4680      	mov	r8, r0
 8019cc2:	4689      	mov	r9, r1
 8019cc4:	f04f 0200 	mov.w	r2, #0
 8019cc8:	d124      	bne.n	8019d14 <_dtoa_r+0x60c>
 8019cca:	4b1b      	ldr	r3, [pc, #108]	; (8019d38 <_dtoa_r+0x630>)
 8019ccc:	4650      	mov	r0, sl
 8019cce:	4659      	mov	r1, fp
 8019cd0:	f7e6 fadc 	bl	800028c <__adddf3>
 8019cd4:	4602      	mov	r2, r0
 8019cd6:	460b      	mov	r3, r1
 8019cd8:	4640      	mov	r0, r8
 8019cda:	4649      	mov	r1, r9
 8019cdc:	f7e6 ff1c 	bl	8000b18 <__aeabi_dcmpgt>
 8019ce0:	2800      	cmp	r0, #0
 8019ce2:	d173      	bne.n	8019dcc <_dtoa_r+0x6c4>
 8019ce4:	4652      	mov	r2, sl
 8019ce6:	465b      	mov	r3, fp
 8019ce8:	4913      	ldr	r1, [pc, #76]	; (8019d38 <_dtoa_r+0x630>)
 8019cea:	2000      	movs	r0, #0
 8019cec:	f7e6 facc 	bl	8000288 <__aeabi_dsub>
 8019cf0:	4602      	mov	r2, r0
 8019cf2:	460b      	mov	r3, r1
 8019cf4:	4640      	mov	r0, r8
 8019cf6:	4649      	mov	r1, r9
 8019cf8:	f7e6 fef0 	bl	8000adc <__aeabi_dcmplt>
 8019cfc:	2800      	cmp	r0, #0
 8019cfe:	f43f af35 	beq.w	8019b6c <_dtoa_r+0x464>
 8019d02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8019d04:	1e6b      	subs	r3, r5, #1
 8019d06:	930f      	str	r3, [sp, #60]	; 0x3c
 8019d08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019d0c:	2b30      	cmp	r3, #48	; 0x30
 8019d0e:	d0f8      	beq.n	8019d02 <_dtoa_r+0x5fa>
 8019d10:	9700      	str	r7, [sp, #0]
 8019d12:	e049      	b.n	8019da8 <_dtoa_r+0x6a0>
 8019d14:	4b05      	ldr	r3, [pc, #20]	; (8019d2c <_dtoa_r+0x624>)
 8019d16:	f7e6 fc6f 	bl	80005f8 <__aeabi_dmul>
 8019d1a:	4680      	mov	r8, r0
 8019d1c:	4689      	mov	r9, r1
 8019d1e:	e7bd      	b.n	8019c9c <_dtoa_r+0x594>
 8019d20:	08047f48 	.word	0x08047f48
 8019d24:	08047f20 	.word	0x08047f20
 8019d28:	3ff00000 	.word	0x3ff00000
 8019d2c:	40240000 	.word	0x40240000
 8019d30:	401c0000 	.word	0x401c0000
 8019d34:	40140000 	.word	0x40140000
 8019d38:	3fe00000 	.word	0x3fe00000
 8019d3c:	9d01      	ldr	r5, [sp, #4]
 8019d3e:	4656      	mov	r6, sl
 8019d40:	465f      	mov	r7, fp
 8019d42:	4642      	mov	r2, r8
 8019d44:	464b      	mov	r3, r9
 8019d46:	4630      	mov	r0, r6
 8019d48:	4639      	mov	r1, r7
 8019d4a:	f7e6 fd7f 	bl	800084c <__aeabi_ddiv>
 8019d4e:	f7e6 ff03 	bl	8000b58 <__aeabi_d2iz>
 8019d52:	4682      	mov	sl, r0
 8019d54:	f7e6 fbe6 	bl	8000524 <__aeabi_i2d>
 8019d58:	4642      	mov	r2, r8
 8019d5a:	464b      	mov	r3, r9
 8019d5c:	f7e6 fc4c 	bl	80005f8 <__aeabi_dmul>
 8019d60:	4602      	mov	r2, r0
 8019d62:	460b      	mov	r3, r1
 8019d64:	4630      	mov	r0, r6
 8019d66:	4639      	mov	r1, r7
 8019d68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8019d6c:	f7e6 fa8c 	bl	8000288 <__aeabi_dsub>
 8019d70:	f805 6b01 	strb.w	r6, [r5], #1
 8019d74:	9e01      	ldr	r6, [sp, #4]
 8019d76:	9f03      	ldr	r7, [sp, #12]
 8019d78:	1bae      	subs	r6, r5, r6
 8019d7a:	42b7      	cmp	r7, r6
 8019d7c:	4602      	mov	r2, r0
 8019d7e:	460b      	mov	r3, r1
 8019d80:	d135      	bne.n	8019dee <_dtoa_r+0x6e6>
 8019d82:	f7e6 fa83 	bl	800028c <__adddf3>
 8019d86:	4642      	mov	r2, r8
 8019d88:	464b      	mov	r3, r9
 8019d8a:	4606      	mov	r6, r0
 8019d8c:	460f      	mov	r7, r1
 8019d8e:	f7e6 fec3 	bl	8000b18 <__aeabi_dcmpgt>
 8019d92:	b9d0      	cbnz	r0, 8019dca <_dtoa_r+0x6c2>
 8019d94:	4642      	mov	r2, r8
 8019d96:	464b      	mov	r3, r9
 8019d98:	4630      	mov	r0, r6
 8019d9a:	4639      	mov	r1, r7
 8019d9c:	f7e6 fe94 	bl	8000ac8 <__aeabi_dcmpeq>
 8019da0:	b110      	cbz	r0, 8019da8 <_dtoa_r+0x6a0>
 8019da2:	f01a 0f01 	tst.w	sl, #1
 8019da6:	d110      	bne.n	8019dca <_dtoa_r+0x6c2>
 8019da8:	4620      	mov	r0, r4
 8019daa:	ee18 1a10 	vmov	r1, s16
 8019dae:	f001 f8a3 	bl	801aef8 <_Bfree>
 8019db2:	2300      	movs	r3, #0
 8019db4:	9800      	ldr	r0, [sp, #0]
 8019db6:	702b      	strb	r3, [r5, #0]
 8019db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019dba:	3001      	adds	r0, #1
 8019dbc:	6018      	str	r0, [r3, #0]
 8019dbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019dc0:	2b00      	cmp	r3, #0
 8019dc2:	f43f acf1 	beq.w	80197a8 <_dtoa_r+0xa0>
 8019dc6:	601d      	str	r5, [r3, #0]
 8019dc8:	e4ee      	b.n	80197a8 <_dtoa_r+0xa0>
 8019dca:	9f00      	ldr	r7, [sp, #0]
 8019dcc:	462b      	mov	r3, r5
 8019dce:	461d      	mov	r5, r3
 8019dd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019dd4:	2a39      	cmp	r2, #57	; 0x39
 8019dd6:	d106      	bne.n	8019de6 <_dtoa_r+0x6de>
 8019dd8:	9a01      	ldr	r2, [sp, #4]
 8019dda:	429a      	cmp	r2, r3
 8019ddc:	d1f7      	bne.n	8019dce <_dtoa_r+0x6c6>
 8019dde:	9901      	ldr	r1, [sp, #4]
 8019de0:	2230      	movs	r2, #48	; 0x30
 8019de2:	3701      	adds	r7, #1
 8019de4:	700a      	strb	r2, [r1, #0]
 8019de6:	781a      	ldrb	r2, [r3, #0]
 8019de8:	3201      	adds	r2, #1
 8019dea:	701a      	strb	r2, [r3, #0]
 8019dec:	e790      	b.n	8019d10 <_dtoa_r+0x608>
 8019dee:	4ba6      	ldr	r3, [pc, #664]	; (801a088 <_dtoa_r+0x980>)
 8019df0:	2200      	movs	r2, #0
 8019df2:	f7e6 fc01 	bl	80005f8 <__aeabi_dmul>
 8019df6:	2200      	movs	r2, #0
 8019df8:	2300      	movs	r3, #0
 8019dfa:	4606      	mov	r6, r0
 8019dfc:	460f      	mov	r7, r1
 8019dfe:	f7e6 fe63 	bl	8000ac8 <__aeabi_dcmpeq>
 8019e02:	2800      	cmp	r0, #0
 8019e04:	d09d      	beq.n	8019d42 <_dtoa_r+0x63a>
 8019e06:	e7cf      	b.n	8019da8 <_dtoa_r+0x6a0>
 8019e08:	9a08      	ldr	r2, [sp, #32]
 8019e0a:	2a00      	cmp	r2, #0
 8019e0c:	f000 80d7 	beq.w	8019fbe <_dtoa_r+0x8b6>
 8019e10:	9a06      	ldr	r2, [sp, #24]
 8019e12:	2a01      	cmp	r2, #1
 8019e14:	f300 80ba 	bgt.w	8019f8c <_dtoa_r+0x884>
 8019e18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019e1a:	2a00      	cmp	r2, #0
 8019e1c:	f000 80b2 	beq.w	8019f84 <_dtoa_r+0x87c>
 8019e20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8019e24:	9e07      	ldr	r6, [sp, #28]
 8019e26:	9d04      	ldr	r5, [sp, #16]
 8019e28:	9a04      	ldr	r2, [sp, #16]
 8019e2a:	441a      	add	r2, r3
 8019e2c:	9204      	str	r2, [sp, #16]
 8019e2e:	9a05      	ldr	r2, [sp, #20]
 8019e30:	2101      	movs	r1, #1
 8019e32:	441a      	add	r2, r3
 8019e34:	4620      	mov	r0, r4
 8019e36:	9205      	str	r2, [sp, #20]
 8019e38:	f001 f960 	bl	801b0fc <__i2b>
 8019e3c:	4607      	mov	r7, r0
 8019e3e:	2d00      	cmp	r5, #0
 8019e40:	dd0c      	ble.n	8019e5c <_dtoa_r+0x754>
 8019e42:	9b05      	ldr	r3, [sp, #20]
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	dd09      	ble.n	8019e5c <_dtoa_r+0x754>
 8019e48:	42ab      	cmp	r3, r5
 8019e4a:	9a04      	ldr	r2, [sp, #16]
 8019e4c:	bfa8      	it	ge
 8019e4e:	462b      	movge	r3, r5
 8019e50:	1ad2      	subs	r2, r2, r3
 8019e52:	9204      	str	r2, [sp, #16]
 8019e54:	9a05      	ldr	r2, [sp, #20]
 8019e56:	1aed      	subs	r5, r5, r3
 8019e58:	1ad3      	subs	r3, r2, r3
 8019e5a:	9305      	str	r3, [sp, #20]
 8019e5c:	9b07      	ldr	r3, [sp, #28]
 8019e5e:	b31b      	cbz	r3, 8019ea8 <_dtoa_r+0x7a0>
 8019e60:	9b08      	ldr	r3, [sp, #32]
 8019e62:	2b00      	cmp	r3, #0
 8019e64:	f000 80af 	beq.w	8019fc6 <_dtoa_r+0x8be>
 8019e68:	2e00      	cmp	r6, #0
 8019e6a:	dd13      	ble.n	8019e94 <_dtoa_r+0x78c>
 8019e6c:	4639      	mov	r1, r7
 8019e6e:	4632      	mov	r2, r6
 8019e70:	4620      	mov	r0, r4
 8019e72:	f001 fa03 	bl	801b27c <__pow5mult>
 8019e76:	ee18 2a10 	vmov	r2, s16
 8019e7a:	4601      	mov	r1, r0
 8019e7c:	4607      	mov	r7, r0
 8019e7e:	4620      	mov	r0, r4
 8019e80:	f001 f952 	bl	801b128 <__multiply>
 8019e84:	ee18 1a10 	vmov	r1, s16
 8019e88:	4680      	mov	r8, r0
 8019e8a:	4620      	mov	r0, r4
 8019e8c:	f001 f834 	bl	801aef8 <_Bfree>
 8019e90:	ee08 8a10 	vmov	s16, r8
 8019e94:	9b07      	ldr	r3, [sp, #28]
 8019e96:	1b9a      	subs	r2, r3, r6
 8019e98:	d006      	beq.n	8019ea8 <_dtoa_r+0x7a0>
 8019e9a:	ee18 1a10 	vmov	r1, s16
 8019e9e:	4620      	mov	r0, r4
 8019ea0:	f001 f9ec 	bl	801b27c <__pow5mult>
 8019ea4:	ee08 0a10 	vmov	s16, r0
 8019ea8:	2101      	movs	r1, #1
 8019eaa:	4620      	mov	r0, r4
 8019eac:	f001 f926 	bl	801b0fc <__i2b>
 8019eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	4606      	mov	r6, r0
 8019eb6:	f340 8088 	ble.w	8019fca <_dtoa_r+0x8c2>
 8019eba:	461a      	mov	r2, r3
 8019ebc:	4601      	mov	r1, r0
 8019ebe:	4620      	mov	r0, r4
 8019ec0:	f001 f9dc 	bl	801b27c <__pow5mult>
 8019ec4:	9b06      	ldr	r3, [sp, #24]
 8019ec6:	2b01      	cmp	r3, #1
 8019ec8:	4606      	mov	r6, r0
 8019eca:	f340 8081 	ble.w	8019fd0 <_dtoa_r+0x8c8>
 8019ece:	f04f 0800 	mov.w	r8, #0
 8019ed2:	6933      	ldr	r3, [r6, #16]
 8019ed4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019ed8:	6918      	ldr	r0, [r3, #16]
 8019eda:	f001 f8bf 	bl	801b05c <__hi0bits>
 8019ede:	f1c0 0020 	rsb	r0, r0, #32
 8019ee2:	9b05      	ldr	r3, [sp, #20]
 8019ee4:	4418      	add	r0, r3
 8019ee6:	f010 001f 	ands.w	r0, r0, #31
 8019eea:	f000 8092 	beq.w	801a012 <_dtoa_r+0x90a>
 8019eee:	f1c0 0320 	rsb	r3, r0, #32
 8019ef2:	2b04      	cmp	r3, #4
 8019ef4:	f340 808a 	ble.w	801a00c <_dtoa_r+0x904>
 8019ef8:	f1c0 001c 	rsb	r0, r0, #28
 8019efc:	9b04      	ldr	r3, [sp, #16]
 8019efe:	4403      	add	r3, r0
 8019f00:	9304      	str	r3, [sp, #16]
 8019f02:	9b05      	ldr	r3, [sp, #20]
 8019f04:	4403      	add	r3, r0
 8019f06:	4405      	add	r5, r0
 8019f08:	9305      	str	r3, [sp, #20]
 8019f0a:	9b04      	ldr	r3, [sp, #16]
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	dd07      	ble.n	8019f20 <_dtoa_r+0x818>
 8019f10:	ee18 1a10 	vmov	r1, s16
 8019f14:	461a      	mov	r2, r3
 8019f16:	4620      	mov	r0, r4
 8019f18:	f001 fa0a 	bl	801b330 <__lshift>
 8019f1c:	ee08 0a10 	vmov	s16, r0
 8019f20:	9b05      	ldr	r3, [sp, #20]
 8019f22:	2b00      	cmp	r3, #0
 8019f24:	dd05      	ble.n	8019f32 <_dtoa_r+0x82a>
 8019f26:	4631      	mov	r1, r6
 8019f28:	461a      	mov	r2, r3
 8019f2a:	4620      	mov	r0, r4
 8019f2c:	f001 fa00 	bl	801b330 <__lshift>
 8019f30:	4606      	mov	r6, r0
 8019f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019f34:	2b00      	cmp	r3, #0
 8019f36:	d06e      	beq.n	801a016 <_dtoa_r+0x90e>
 8019f38:	ee18 0a10 	vmov	r0, s16
 8019f3c:	4631      	mov	r1, r6
 8019f3e:	f001 fa67 	bl	801b410 <__mcmp>
 8019f42:	2800      	cmp	r0, #0
 8019f44:	da67      	bge.n	801a016 <_dtoa_r+0x90e>
 8019f46:	9b00      	ldr	r3, [sp, #0]
 8019f48:	3b01      	subs	r3, #1
 8019f4a:	ee18 1a10 	vmov	r1, s16
 8019f4e:	9300      	str	r3, [sp, #0]
 8019f50:	220a      	movs	r2, #10
 8019f52:	2300      	movs	r3, #0
 8019f54:	4620      	mov	r0, r4
 8019f56:	f000 fff1 	bl	801af3c <__multadd>
 8019f5a:	9b08      	ldr	r3, [sp, #32]
 8019f5c:	ee08 0a10 	vmov	s16, r0
 8019f60:	2b00      	cmp	r3, #0
 8019f62:	f000 81b1 	beq.w	801a2c8 <_dtoa_r+0xbc0>
 8019f66:	2300      	movs	r3, #0
 8019f68:	4639      	mov	r1, r7
 8019f6a:	220a      	movs	r2, #10
 8019f6c:	4620      	mov	r0, r4
 8019f6e:	f000 ffe5 	bl	801af3c <__multadd>
 8019f72:	9b02      	ldr	r3, [sp, #8]
 8019f74:	2b00      	cmp	r3, #0
 8019f76:	4607      	mov	r7, r0
 8019f78:	f300 808e 	bgt.w	801a098 <_dtoa_r+0x990>
 8019f7c:	9b06      	ldr	r3, [sp, #24]
 8019f7e:	2b02      	cmp	r3, #2
 8019f80:	dc51      	bgt.n	801a026 <_dtoa_r+0x91e>
 8019f82:	e089      	b.n	801a098 <_dtoa_r+0x990>
 8019f84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019f86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8019f8a:	e74b      	b.n	8019e24 <_dtoa_r+0x71c>
 8019f8c:	9b03      	ldr	r3, [sp, #12]
 8019f8e:	1e5e      	subs	r6, r3, #1
 8019f90:	9b07      	ldr	r3, [sp, #28]
 8019f92:	42b3      	cmp	r3, r6
 8019f94:	bfbf      	itttt	lt
 8019f96:	9b07      	ldrlt	r3, [sp, #28]
 8019f98:	9607      	strlt	r6, [sp, #28]
 8019f9a:	1af2      	sublt	r2, r6, r3
 8019f9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8019f9e:	bfb6      	itet	lt
 8019fa0:	189b      	addlt	r3, r3, r2
 8019fa2:	1b9e      	subge	r6, r3, r6
 8019fa4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8019fa6:	9b03      	ldr	r3, [sp, #12]
 8019fa8:	bfb8      	it	lt
 8019faa:	2600      	movlt	r6, #0
 8019fac:	2b00      	cmp	r3, #0
 8019fae:	bfb7      	itett	lt
 8019fb0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8019fb4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8019fb8:	1a9d      	sublt	r5, r3, r2
 8019fba:	2300      	movlt	r3, #0
 8019fbc:	e734      	b.n	8019e28 <_dtoa_r+0x720>
 8019fbe:	9e07      	ldr	r6, [sp, #28]
 8019fc0:	9d04      	ldr	r5, [sp, #16]
 8019fc2:	9f08      	ldr	r7, [sp, #32]
 8019fc4:	e73b      	b.n	8019e3e <_dtoa_r+0x736>
 8019fc6:	9a07      	ldr	r2, [sp, #28]
 8019fc8:	e767      	b.n	8019e9a <_dtoa_r+0x792>
 8019fca:	9b06      	ldr	r3, [sp, #24]
 8019fcc:	2b01      	cmp	r3, #1
 8019fce:	dc18      	bgt.n	801a002 <_dtoa_r+0x8fa>
 8019fd0:	f1ba 0f00 	cmp.w	sl, #0
 8019fd4:	d115      	bne.n	801a002 <_dtoa_r+0x8fa>
 8019fd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019fda:	b993      	cbnz	r3, 801a002 <_dtoa_r+0x8fa>
 8019fdc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8019fe0:	0d1b      	lsrs	r3, r3, #20
 8019fe2:	051b      	lsls	r3, r3, #20
 8019fe4:	b183      	cbz	r3, 801a008 <_dtoa_r+0x900>
 8019fe6:	9b04      	ldr	r3, [sp, #16]
 8019fe8:	3301      	adds	r3, #1
 8019fea:	9304      	str	r3, [sp, #16]
 8019fec:	9b05      	ldr	r3, [sp, #20]
 8019fee:	3301      	adds	r3, #1
 8019ff0:	9305      	str	r3, [sp, #20]
 8019ff2:	f04f 0801 	mov.w	r8, #1
 8019ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	f47f af6a 	bne.w	8019ed2 <_dtoa_r+0x7ca>
 8019ffe:	2001      	movs	r0, #1
 801a000:	e76f      	b.n	8019ee2 <_dtoa_r+0x7da>
 801a002:	f04f 0800 	mov.w	r8, #0
 801a006:	e7f6      	b.n	8019ff6 <_dtoa_r+0x8ee>
 801a008:	4698      	mov	r8, r3
 801a00a:	e7f4      	b.n	8019ff6 <_dtoa_r+0x8ee>
 801a00c:	f43f af7d 	beq.w	8019f0a <_dtoa_r+0x802>
 801a010:	4618      	mov	r0, r3
 801a012:	301c      	adds	r0, #28
 801a014:	e772      	b.n	8019efc <_dtoa_r+0x7f4>
 801a016:	9b03      	ldr	r3, [sp, #12]
 801a018:	2b00      	cmp	r3, #0
 801a01a:	dc37      	bgt.n	801a08c <_dtoa_r+0x984>
 801a01c:	9b06      	ldr	r3, [sp, #24]
 801a01e:	2b02      	cmp	r3, #2
 801a020:	dd34      	ble.n	801a08c <_dtoa_r+0x984>
 801a022:	9b03      	ldr	r3, [sp, #12]
 801a024:	9302      	str	r3, [sp, #8]
 801a026:	9b02      	ldr	r3, [sp, #8]
 801a028:	b96b      	cbnz	r3, 801a046 <_dtoa_r+0x93e>
 801a02a:	4631      	mov	r1, r6
 801a02c:	2205      	movs	r2, #5
 801a02e:	4620      	mov	r0, r4
 801a030:	f000 ff84 	bl	801af3c <__multadd>
 801a034:	4601      	mov	r1, r0
 801a036:	4606      	mov	r6, r0
 801a038:	ee18 0a10 	vmov	r0, s16
 801a03c:	f001 f9e8 	bl	801b410 <__mcmp>
 801a040:	2800      	cmp	r0, #0
 801a042:	f73f adbb 	bgt.w	8019bbc <_dtoa_r+0x4b4>
 801a046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a048:	9d01      	ldr	r5, [sp, #4]
 801a04a:	43db      	mvns	r3, r3
 801a04c:	9300      	str	r3, [sp, #0]
 801a04e:	f04f 0800 	mov.w	r8, #0
 801a052:	4631      	mov	r1, r6
 801a054:	4620      	mov	r0, r4
 801a056:	f000 ff4f 	bl	801aef8 <_Bfree>
 801a05a:	2f00      	cmp	r7, #0
 801a05c:	f43f aea4 	beq.w	8019da8 <_dtoa_r+0x6a0>
 801a060:	f1b8 0f00 	cmp.w	r8, #0
 801a064:	d005      	beq.n	801a072 <_dtoa_r+0x96a>
 801a066:	45b8      	cmp	r8, r7
 801a068:	d003      	beq.n	801a072 <_dtoa_r+0x96a>
 801a06a:	4641      	mov	r1, r8
 801a06c:	4620      	mov	r0, r4
 801a06e:	f000 ff43 	bl	801aef8 <_Bfree>
 801a072:	4639      	mov	r1, r7
 801a074:	4620      	mov	r0, r4
 801a076:	f000 ff3f 	bl	801aef8 <_Bfree>
 801a07a:	e695      	b.n	8019da8 <_dtoa_r+0x6a0>
 801a07c:	2600      	movs	r6, #0
 801a07e:	4637      	mov	r7, r6
 801a080:	e7e1      	b.n	801a046 <_dtoa_r+0x93e>
 801a082:	9700      	str	r7, [sp, #0]
 801a084:	4637      	mov	r7, r6
 801a086:	e599      	b.n	8019bbc <_dtoa_r+0x4b4>
 801a088:	40240000 	.word	0x40240000
 801a08c:	9b08      	ldr	r3, [sp, #32]
 801a08e:	2b00      	cmp	r3, #0
 801a090:	f000 80ca 	beq.w	801a228 <_dtoa_r+0xb20>
 801a094:	9b03      	ldr	r3, [sp, #12]
 801a096:	9302      	str	r3, [sp, #8]
 801a098:	2d00      	cmp	r5, #0
 801a09a:	dd05      	ble.n	801a0a8 <_dtoa_r+0x9a0>
 801a09c:	4639      	mov	r1, r7
 801a09e:	462a      	mov	r2, r5
 801a0a0:	4620      	mov	r0, r4
 801a0a2:	f001 f945 	bl	801b330 <__lshift>
 801a0a6:	4607      	mov	r7, r0
 801a0a8:	f1b8 0f00 	cmp.w	r8, #0
 801a0ac:	d05b      	beq.n	801a166 <_dtoa_r+0xa5e>
 801a0ae:	6879      	ldr	r1, [r7, #4]
 801a0b0:	4620      	mov	r0, r4
 801a0b2:	f000 fee1 	bl	801ae78 <_Balloc>
 801a0b6:	4605      	mov	r5, r0
 801a0b8:	b928      	cbnz	r0, 801a0c6 <_dtoa_r+0x9be>
 801a0ba:	4b87      	ldr	r3, [pc, #540]	; (801a2d8 <_dtoa_r+0xbd0>)
 801a0bc:	4602      	mov	r2, r0
 801a0be:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a0c2:	f7ff bb3b 	b.w	801973c <_dtoa_r+0x34>
 801a0c6:	693a      	ldr	r2, [r7, #16]
 801a0c8:	3202      	adds	r2, #2
 801a0ca:	0092      	lsls	r2, r2, #2
 801a0cc:	f107 010c 	add.w	r1, r7, #12
 801a0d0:	300c      	adds	r0, #12
 801a0d2:	f7fd f931 	bl	8017338 <memcpy>
 801a0d6:	2201      	movs	r2, #1
 801a0d8:	4629      	mov	r1, r5
 801a0da:	4620      	mov	r0, r4
 801a0dc:	f001 f928 	bl	801b330 <__lshift>
 801a0e0:	9b01      	ldr	r3, [sp, #4]
 801a0e2:	f103 0901 	add.w	r9, r3, #1
 801a0e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801a0ea:	4413      	add	r3, r2
 801a0ec:	9305      	str	r3, [sp, #20]
 801a0ee:	f00a 0301 	and.w	r3, sl, #1
 801a0f2:	46b8      	mov	r8, r7
 801a0f4:	9304      	str	r3, [sp, #16]
 801a0f6:	4607      	mov	r7, r0
 801a0f8:	4631      	mov	r1, r6
 801a0fa:	ee18 0a10 	vmov	r0, s16
 801a0fe:	f7ff fa76 	bl	80195ee <quorem>
 801a102:	4641      	mov	r1, r8
 801a104:	9002      	str	r0, [sp, #8]
 801a106:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a10a:	ee18 0a10 	vmov	r0, s16
 801a10e:	f001 f97f 	bl	801b410 <__mcmp>
 801a112:	463a      	mov	r2, r7
 801a114:	9003      	str	r0, [sp, #12]
 801a116:	4631      	mov	r1, r6
 801a118:	4620      	mov	r0, r4
 801a11a:	f001 f995 	bl	801b448 <__mdiff>
 801a11e:	68c2      	ldr	r2, [r0, #12]
 801a120:	f109 3bff 	add.w	fp, r9, #4294967295
 801a124:	4605      	mov	r5, r0
 801a126:	bb02      	cbnz	r2, 801a16a <_dtoa_r+0xa62>
 801a128:	4601      	mov	r1, r0
 801a12a:	ee18 0a10 	vmov	r0, s16
 801a12e:	f001 f96f 	bl	801b410 <__mcmp>
 801a132:	4602      	mov	r2, r0
 801a134:	4629      	mov	r1, r5
 801a136:	4620      	mov	r0, r4
 801a138:	9207      	str	r2, [sp, #28]
 801a13a:	f000 fedd 	bl	801aef8 <_Bfree>
 801a13e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801a142:	ea43 0102 	orr.w	r1, r3, r2
 801a146:	9b04      	ldr	r3, [sp, #16]
 801a148:	430b      	orrs	r3, r1
 801a14a:	464d      	mov	r5, r9
 801a14c:	d10f      	bne.n	801a16e <_dtoa_r+0xa66>
 801a14e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a152:	d02a      	beq.n	801a1aa <_dtoa_r+0xaa2>
 801a154:	9b03      	ldr	r3, [sp, #12]
 801a156:	2b00      	cmp	r3, #0
 801a158:	dd02      	ble.n	801a160 <_dtoa_r+0xa58>
 801a15a:	9b02      	ldr	r3, [sp, #8]
 801a15c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801a160:	f88b a000 	strb.w	sl, [fp]
 801a164:	e775      	b.n	801a052 <_dtoa_r+0x94a>
 801a166:	4638      	mov	r0, r7
 801a168:	e7ba      	b.n	801a0e0 <_dtoa_r+0x9d8>
 801a16a:	2201      	movs	r2, #1
 801a16c:	e7e2      	b.n	801a134 <_dtoa_r+0xa2c>
 801a16e:	9b03      	ldr	r3, [sp, #12]
 801a170:	2b00      	cmp	r3, #0
 801a172:	db04      	blt.n	801a17e <_dtoa_r+0xa76>
 801a174:	9906      	ldr	r1, [sp, #24]
 801a176:	430b      	orrs	r3, r1
 801a178:	9904      	ldr	r1, [sp, #16]
 801a17a:	430b      	orrs	r3, r1
 801a17c:	d122      	bne.n	801a1c4 <_dtoa_r+0xabc>
 801a17e:	2a00      	cmp	r2, #0
 801a180:	ddee      	ble.n	801a160 <_dtoa_r+0xa58>
 801a182:	ee18 1a10 	vmov	r1, s16
 801a186:	2201      	movs	r2, #1
 801a188:	4620      	mov	r0, r4
 801a18a:	f001 f8d1 	bl	801b330 <__lshift>
 801a18e:	4631      	mov	r1, r6
 801a190:	ee08 0a10 	vmov	s16, r0
 801a194:	f001 f93c 	bl	801b410 <__mcmp>
 801a198:	2800      	cmp	r0, #0
 801a19a:	dc03      	bgt.n	801a1a4 <_dtoa_r+0xa9c>
 801a19c:	d1e0      	bne.n	801a160 <_dtoa_r+0xa58>
 801a19e:	f01a 0f01 	tst.w	sl, #1
 801a1a2:	d0dd      	beq.n	801a160 <_dtoa_r+0xa58>
 801a1a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a1a8:	d1d7      	bne.n	801a15a <_dtoa_r+0xa52>
 801a1aa:	2339      	movs	r3, #57	; 0x39
 801a1ac:	f88b 3000 	strb.w	r3, [fp]
 801a1b0:	462b      	mov	r3, r5
 801a1b2:	461d      	mov	r5, r3
 801a1b4:	3b01      	subs	r3, #1
 801a1b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a1ba:	2a39      	cmp	r2, #57	; 0x39
 801a1bc:	d071      	beq.n	801a2a2 <_dtoa_r+0xb9a>
 801a1be:	3201      	adds	r2, #1
 801a1c0:	701a      	strb	r2, [r3, #0]
 801a1c2:	e746      	b.n	801a052 <_dtoa_r+0x94a>
 801a1c4:	2a00      	cmp	r2, #0
 801a1c6:	dd07      	ble.n	801a1d8 <_dtoa_r+0xad0>
 801a1c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a1cc:	d0ed      	beq.n	801a1aa <_dtoa_r+0xaa2>
 801a1ce:	f10a 0301 	add.w	r3, sl, #1
 801a1d2:	f88b 3000 	strb.w	r3, [fp]
 801a1d6:	e73c      	b.n	801a052 <_dtoa_r+0x94a>
 801a1d8:	9b05      	ldr	r3, [sp, #20]
 801a1da:	f809 ac01 	strb.w	sl, [r9, #-1]
 801a1de:	4599      	cmp	r9, r3
 801a1e0:	d047      	beq.n	801a272 <_dtoa_r+0xb6a>
 801a1e2:	ee18 1a10 	vmov	r1, s16
 801a1e6:	2300      	movs	r3, #0
 801a1e8:	220a      	movs	r2, #10
 801a1ea:	4620      	mov	r0, r4
 801a1ec:	f000 fea6 	bl	801af3c <__multadd>
 801a1f0:	45b8      	cmp	r8, r7
 801a1f2:	ee08 0a10 	vmov	s16, r0
 801a1f6:	f04f 0300 	mov.w	r3, #0
 801a1fa:	f04f 020a 	mov.w	r2, #10
 801a1fe:	4641      	mov	r1, r8
 801a200:	4620      	mov	r0, r4
 801a202:	d106      	bne.n	801a212 <_dtoa_r+0xb0a>
 801a204:	f000 fe9a 	bl	801af3c <__multadd>
 801a208:	4680      	mov	r8, r0
 801a20a:	4607      	mov	r7, r0
 801a20c:	f109 0901 	add.w	r9, r9, #1
 801a210:	e772      	b.n	801a0f8 <_dtoa_r+0x9f0>
 801a212:	f000 fe93 	bl	801af3c <__multadd>
 801a216:	4639      	mov	r1, r7
 801a218:	4680      	mov	r8, r0
 801a21a:	2300      	movs	r3, #0
 801a21c:	220a      	movs	r2, #10
 801a21e:	4620      	mov	r0, r4
 801a220:	f000 fe8c 	bl	801af3c <__multadd>
 801a224:	4607      	mov	r7, r0
 801a226:	e7f1      	b.n	801a20c <_dtoa_r+0xb04>
 801a228:	9b03      	ldr	r3, [sp, #12]
 801a22a:	9302      	str	r3, [sp, #8]
 801a22c:	9d01      	ldr	r5, [sp, #4]
 801a22e:	ee18 0a10 	vmov	r0, s16
 801a232:	4631      	mov	r1, r6
 801a234:	f7ff f9db 	bl	80195ee <quorem>
 801a238:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a23c:	9b01      	ldr	r3, [sp, #4]
 801a23e:	f805 ab01 	strb.w	sl, [r5], #1
 801a242:	1aea      	subs	r2, r5, r3
 801a244:	9b02      	ldr	r3, [sp, #8]
 801a246:	4293      	cmp	r3, r2
 801a248:	dd09      	ble.n	801a25e <_dtoa_r+0xb56>
 801a24a:	ee18 1a10 	vmov	r1, s16
 801a24e:	2300      	movs	r3, #0
 801a250:	220a      	movs	r2, #10
 801a252:	4620      	mov	r0, r4
 801a254:	f000 fe72 	bl	801af3c <__multadd>
 801a258:	ee08 0a10 	vmov	s16, r0
 801a25c:	e7e7      	b.n	801a22e <_dtoa_r+0xb26>
 801a25e:	9b02      	ldr	r3, [sp, #8]
 801a260:	2b00      	cmp	r3, #0
 801a262:	bfc8      	it	gt
 801a264:	461d      	movgt	r5, r3
 801a266:	9b01      	ldr	r3, [sp, #4]
 801a268:	bfd8      	it	le
 801a26a:	2501      	movle	r5, #1
 801a26c:	441d      	add	r5, r3
 801a26e:	f04f 0800 	mov.w	r8, #0
 801a272:	ee18 1a10 	vmov	r1, s16
 801a276:	2201      	movs	r2, #1
 801a278:	4620      	mov	r0, r4
 801a27a:	f001 f859 	bl	801b330 <__lshift>
 801a27e:	4631      	mov	r1, r6
 801a280:	ee08 0a10 	vmov	s16, r0
 801a284:	f001 f8c4 	bl	801b410 <__mcmp>
 801a288:	2800      	cmp	r0, #0
 801a28a:	dc91      	bgt.n	801a1b0 <_dtoa_r+0xaa8>
 801a28c:	d102      	bne.n	801a294 <_dtoa_r+0xb8c>
 801a28e:	f01a 0f01 	tst.w	sl, #1
 801a292:	d18d      	bne.n	801a1b0 <_dtoa_r+0xaa8>
 801a294:	462b      	mov	r3, r5
 801a296:	461d      	mov	r5, r3
 801a298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a29c:	2a30      	cmp	r2, #48	; 0x30
 801a29e:	d0fa      	beq.n	801a296 <_dtoa_r+0xb8e>
 801a2a0:	e6d7      	b.n	801a052 <_dtoa_r+0x94a>
 801a2a2:	9a01      	ldr	r2, [sp, #4]
 801a2a4:	429a      	cmp	r2, r3
 801a2a6:	d184      	bne.n	801a1b2 <_dtoa_r+0xaaa>
 801a2a8:	9b00      	ldr	r3, [sp, #0]
 801a2aa:	3301      	adds	r3, #1
 801a2ac:	9300      	str	r3, [sp, #0]
 801a2ae:	2331      	movs	r3, #49	; 0x31
 801a2b0:	7013      	strb	r3, [r2, #0]
 801a2b2:	e6ce      	b.n	801a052 <_dtoa_r+0x94a>
 801a2b4:	4b09      	ldr	r3, [pc, #36]	; (801a2dc <_dtoa_r+0xbd4>)
 801a2b6:	f7ff ba95 	b.w	80197e4 <_dtoa_r+0xdc>
 801a2ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	f47f aa6e 	bne.w	801979e <_dtoa_r+0x96>
 801a2c2:	4b07      	ldr	r3, [pc, #28]	; (801a2e0 <_dtoa_r+0xbd8>)
 801a2c4:	f7ff ba8e 	b.w	80197e4 <_dtoa_r+0xdc>
 801a2c8:	9b02      	ldr	r3, [sp, #8]
 801a2ca:	2b00      	cmp	r3, #0
 801a2cc:	dcae      	bgt.n	801a22c <_dtoa_r+0xb24>
 801a2ce:	9b06      	ldr	r3, [sp, #24]
 801a2d0:	2b02      	cmp	r3, #2
 801a2d2:	f73f aea8 	bgt.w	801a026 <_dtoa_r+0x91e>
 801a2d6:	e7a9      	b.n	801a22c <_dtoa_r+0xb24>
 801a2d8:	08047dd0 	.word	0x08047dd0
 801a2dc:	08047bd5 	.word	0x08047bd5
 801a2e0:	08047d51 	.word	0x08047d51

0801a2e4 <__sflush_r>:
 801a2e4:	898a      	ldrh	r2, [r1, #12]
 801a2e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a2ea:	4605      	mov	r5, r0
 801a2ec:	0710      	lsls	r0, r2, #28
 801a2ee:	460c      	mov	r4, r1
 801a2f0:	d458      	bmi.n	801a3a4 <__sflush_r+0xc0>
 801a2f2:	684b      	ldr	r3, [r1, #4]
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	dc05      	bgt.n	801a304 <__sflush_r+0x20>
 801a2f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	dc02      	bgt.n	801a304 <__sflush_r+0x20>
 801a2fe:	2000      	movs	r0, #0
 801a300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a304:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a306:	2e00      	cmp	r6, #0
 801a308:	d0f9      	beq.n	801a2fe <__sflush_r+0x1a>
 801a30a:	2300      	movs	r3, #0
 801a30c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a310:	682f      	ldr	r7, [r5, #0]
 801a312:	602b      	str	r3, [r5, #0]
 801a314:	d032      	beq.n	801a37c <__sflush_r+0x98>
 801a316:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a318:	89a3      	ldrh	r3, [r4, #12]
 801a31a:	075a      	lsls	r2, r3, #29
 801a31c:	d505      	bpl.n	801a32a <__sflush_r+0x46>
 801a31e:	6863      	ldr	r3, [r4, #4]
 801a320:	1ac0      	subs	r0, r0, r3
 801a322:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a324:	b10b      	cbz	r3, 801a32a <__sflush_r+0x46>
 801a326:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a328:	1ac0      	subs	r0, r0, r3
 801a32a:	2300      	movs	r3, #0
 801a32c:	4602      	mov	r2, r0
 801a32e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a330:	6a21      	ldr	r1, [r4, #32]
 801a332:	4628      	mov	r0, r5
 801a334:	47b0      	blx	r6
 801a336:	1c43      	adds	r3, r0, #1
 801a338:	89a3      	ldrh	r3, [r4, #12]
 801a33a:	d106      	bne.n	801a34a <__sflush_r+0x66>
 801a33c:	6829      	ldr	r1, [r5, #0]
 801a33e:	291d      	cmp	r1, #29
 801a340:	d82c      	bhi.n	801a39c <__sflush_r+0xb8>
 801a342:	4a2a      	ldr	r2, [pc, #168]	; (801a3ec <__sflush_r+0x108>)
 801a344:	40ca      	lsrs	r2, r1
 801a346:	07d6      	lsls	r6, r2, #31
 801a348:	d528      	bpl.n	801a39c <__sflush_r+0xb8>
 801a34a:	2200      	movs	r2, #0
 801a34c:	6062      	str	r2, [r4, #4]
 801a34e:	04d9      	lsls	r1, r3, #19
 801a350:	6922      	ldr	r2, [r4, #16]
 801a352:	6022      	str	r2, [r4, #0]
 801a354:	d504      	bpl.n	801a360 <__sflush_r+0x7c>
 801a356:	1c42      	adds	r2, r0, #1
 801a358:	d101      	bne.n	801a35e <__sflush_r+0x7a>
 801a35a:	682b      	ldr	r3, [r5, #0]
 801a35c:	b903      	cbnz	r3, 801a360 <__sflush_r+0x7c>
 801a35e:	6560      	str	r0, [r4, #84]	; 0x54
 801a360:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a362:	602f      	str	r7, [r5, #0]
 801a364:	2900      	cmp	r1, #0
 801a366:	d0ca      	beq.n	801a2fe <__sflush_r+0x1a>
 801a368:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a36c:	4299      	cmp	r1, r3
 801a36e:	d002      	beq.n	801a376 <__sflush_r+0x92>
 801a370:	4628      	mov	r0, r5
 801a372:	f7fc fff7 	bl	8017364 <_free_r>
 801a376:	2000      	movs	r0, #0
 801a378:	6360      	str	r0, [r4, #52]	; 0x34
 801a37a:	e7c1      	b.n	801a300 <__sflush_r+0x1c>
 801a37c:	6a21      	ldr	r1, [r4, #32]
 801a37e:	2301      	movs	r3, #1
 801a380:	4628      	mov	r0, r5
 801a382:	47b0      	blx	r6
 801a384:	1c41      	adds	r1, r0, #1
 801a386:	d1c7      	bne.n	801a318 <__sflush_r+0x34>
 801a388:	682b      	ldr	r3, [r5, #0]
 801a38a:	2b00      	cmp	r3, #0
 801a38c:	d0c4      	beq.n	801a318 <__sflush_r+0x34>
 801a38e:	2b1d      	cmp	r3, #29
 801a390:	d001      	beq.n	801a396 <__sflush_r+0xb2>
 801a392:	2b16      	cmp	r3, #22
 801a394:	d101      	bne.n	801a39a <__sflush_r+0xb6>
 801a396:	602f      	str	r7, [r5, #0]
 801a398:	e7b1      	b.n	801a2fe <__sflush_r+0x1a>
 801a39a:	89a3      	ldrh	r3, [r4, #12]
 801a39c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a3a0:	81a3      	strh	r3, [r4, #12]
 801a3a2:	e7ad      	b.n	801a300 <__sflush_r+0x1c>
 801a3a4:	690f      	ldr	r7, [r1, #16]
 801a3a6:	2f00      	cmp	r7, #0
 801a3a8:	d0a9      	beq.n	801a2fe <__sflush_r+0x1a>
 801a3aa:	0793      	lsls	r3, r2, #30
 801a3ac:	680e      	ldr	r6, [r1, #0]
 801a3ae:	bf08      	it	eq
 801a3b0:	694b      	ldreq	r3, [r1, #20]
 801a3b2:	600f      	str	r7, [r1, #0]
 801a3b4:	bf18      	it	ne
 801a3b6:	2300      	movne	r3, #0
 801a3b8:	eba6 0807 	sub.w	r8, r6, r7
 801a3bc:	608b      	str	r3, [r1, #8]
 801a3be:	f1b8 0f00 	cmp.w	r8, #0
 801a3c2:	dd9c      	ble.n	801a2fe <__sflush_r+0x1a>
 801a3c4:	6a21      	ldr	r1, [r4, #32]
 801a3c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a3c8:	4643      	mov	r3, r8
 801a3ca:	463a      	mov	r2, r7
 801a3cc:	4628      	mov	r0, r5
 801a3ce:	47b0      	blx	r6
 801a3d0:	2800      	cmp	r0, #0
 801a3d2:	dc06      	bgt.n	801a3e2 <__sflush_r+0xfe>
 801a3d4:	89a3      	ldrh	r3, [r4, #12]
 801a3d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a3da:	81a3      	strh	r3, [r4, #12]
 801a3dc:	f04f 30ff 	mov.w	r0, #4294967295
 801a3e0:	e78e      	b.n	801a300 <__sflush_r+0x1c>
 801a3e2:	4407      	add	r7, r0
 801a3e4:	eba8 0800 	sub.w	r8, r8, r0
 801a3e8:	e7e9      	b.n	801a3be <__sflush_r+0xda>
 801a3ea:	bf00      	nop
 801a3ec:	20400001 	.word	0x20400001

0801a3f0 <_fflush_r>:
 801a3f0:	b538      	push	{r3, r4, r5, lr}
 801a3f2:	690b      	ldr	r3, [r1, #16]
 801a3f4:	4605      	mov	r5, r0
 801a3f6:	460c      	mov	r4, r1
 801a3f8:	b913      	cbnz	r3, 801a400 <_fflush_r+0x10>
 801a3fa:	2500      	movs	r5, #0
 801a3fc:	4628      	mov	r0, r5
 801a3fe:	bd38      	pop	{r3, r4, r5, pc}
 801a400:	b118      	cbz	r0, 801a40a <_fflush_r+0x1a>
 801a402:	6983      	ldr	r3, [r0, #24]
 801a404:	b90b      	cbnz	r3, 801a40a <_fflush_r+0x1a>
 801a406:	f000 f887 	bl	801a518 <__sinit>
 801a40a:	4b14      	ldr	r3, [pc, #80]	; (801a45c <_fflush_r+0x6c>)
 801a40c:	429c      	cmp	r4, r3
 801a40e:	d11b      	bne.n	801a448 <_fflush_r+0x58>
 801a410:	686c      	ldr	r4, [r5, #4]
 801a412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a416:	2b00      	cmp	r3, #0
 801a418:	d0ef      	beq.n	801a3fa <_fflush_r+0xa>
 801a41a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a41c:	07d0      	lsls	r0, r2, #31
 801a41e:	d404      	bmi.n	801a42a <_fflush_r+0x3a>
 801a420:	0599      	lsls	r1, r3, #22
 801a422:	d402      	bmi.n	801a42a <_fflush_r+0x3a>
 801a424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a426:	f000 fc88 	bl	801ad3a <__retarget_lock_acquire_recursive>
 801a42a:	4628      	mov	r0, r5
 801a42c:	4621      	mov	r1, r4
 801a42e:	f7ff ff59 	bl	801a2e4 <__sflush_r>
 801a432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a434:	07da      	lsls	r2, r3, #31
 801a436:	4605      	mov	r5, r0
 801a438:	d4e0      	bmi.n	801a3fc <_fflush_r+0xc>
 801a43a:	89a3      	ldrh	r3, [r4, #12]
 801a43c:	059b      	lsls	r3, r3, #22
 801a43e:	d4dd      	bmi.n	801a3fc <_fflush_r+0xc>
 801a440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a442:	f000 fc7b 	bl	801ad3c <__retarget_lock_release_recursive>
 801a446:	e7d9      	b.n	801a3fc <_fflush_r+0xc>
 801a448:	4b05      	ldr	r3, [pc, #20]	; (801a460 <_fflush_r+0x70>)
 801a44a:	429c      	cmp	r4, r3
 801a44c:	d101      	bne.n	801a452 <_fflush_r+0x62>
 801a44e:	68ac      	ldr	r4, [r5, #8]
 801a450:	e7df      	b.n	801a412 <_fflush_r+0x22>
 801a452:	4b04      	ldr	r3, [pc, #16]	; (801a464 <_fflush_r+0x74>)
 801a454:	429c      	cmp	r4, r3
 801a456:	bf08      	it	eq
 801a458:	68ec      	ldreq	r4, [r5, #12]
 801a45a:	e7da      	b.n	801a412 <_fflush_r+0x22>
 801a45c:	08047e04 	.word	0x08047e04
 801a460:	08047e24 	.word	0x08047e24
 801a464:	08047de4 	.word	0x08047de4

0801a468 <std>:
 801a468:	2300      	movs	r3, #0
 801a46a:	b510      	push	{r4, lr}
 801a46c:	4604      	mov	r4, r0
 801a46e:	e9c0 3300 	strd	r3, r3, [r0]
 801a472:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a476:	6083      	str	r3, [r0, #8]
 801a478:	8181      	strh	r1, [r0, #12]
 801a47a:	6643      	str	r3, [r0, #100]	; 0x64
 801a47c:	81c2      	strh	r2, [r0, #14]
 801a47e:	6183      	str	r3, [r0, #24]
 801a480:	4619      	mov	r1, r3
 801a482:	2208      	movs	r2, #8
 801a484:	305c      	adds	r0, #92	; 0x5c
 801a486:	f7fc ff65 	bl	8017354 <memset>
 801a48a:	4b05      	ldr	r3, [pc, #20]	; (801a4a0 <std+0x38>)
 801a48c:	6263      	str	r3, [r4, #36]	; 0x24
 801a48e:	4b05      	ldr	r3, [pc, #20]	; (801a4a4 <std+0x3c>)
 801a490:	62a3      	str	r3, [r4, #40]	; 0x28
 801a492:	4b05      	ldr	r3, [pc, #20]	; (801a4a8 <std+0x40>)
 801a494:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a496:	4b05      	ldr	r3, [pc, #20]	; (801a4ac <std+0x44>)
 801a498:	6224      	str	r4, [r4, #32]
 801a49a:	6323      	str	r3, [r4, #48]	; 0x30
 801a49c:	bd10      	pop	{r4, pc}
 801a49e:	bf00      	nop
 801a4a0:	0801bc69 	.word	0x0801bc69
 801a4a4:	0801bc8b 	.word	0x0801bc8b
 801a4a8:	0801bcc3 	.word	0x0801bcc3
 801a4ac:	0801bce7 	.word	0x0801bce7

0801a4b0 <_cleanup_r>:
 801a4b0:	4901      	ldr	r1, [pc, #4]	; (801a4b8 <_cleanup_r+0x8>)
 801a4b2:	f000 b8af 	b.w	801a614 <_fwalk_reent>
 801a4b6:	bf00      	nop
 801a4b8:	0801a3f1 	.word	0x0801a3f1

0801a4bc <__sfmoreglue>:
 801a4bc:	b570      	push	{r4, r5, r6, lr}
 801a4be:	2268      	movs	r2, #104	; 0x68
 801a4c0:	1e4d      	subs	r5, r1, #1
 801a4c2:	4355      	muls	r5, r2
 801a4c4:	460e      	mov	r6, r1
 801a4c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a4ca:	f7fc ffb7 	bl	801743c <_malloc_r>
 801a4ce:	4604      	mov	r4, r0
 801a4d0:	b140      	cbz	r0, 801a4e4 <__sfmoreglue+0x28>
 801a4d2:	2100      	movs	r1, #0
 801a4d4:	e9c0 1600 	strd	r1, r6, [r0]
 801a4d8:	300c      	adds	r0, #12
 801a4da:	60a0      	str	r0, [r4, #8]
 801a4dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a4e0:	f7fc ff38 	bl	8017354 <memset>
 801a4e4:	4620      	mov	r0, r4
 801a4e6:	bd70      	pop	{r4, r5, r6, pc}

0801a4e8 <__sfp_lock_acquire>:
 801a4e8:	4801      	ldr	r0, [pc, #4]	; (801a4f0 <__sfp_lock_acquire+0x8>)
 801a4ea:	f000 bc26 	b.w	801ad3a <__retarget_lock_acquire_recursive>
 801a4ee:	bf00      	nop
 801a4f0:	20005b61 	.word	0x20005b61

0801a4f4 <__sfp_lock_release>:
 801a4f4:	4801      	ldr	r0, [pc, #4]	; (801a4fc <__sfp_lock_release+0x8>)
 801a4f6:	f000 bc21 	b.w	801ad3c <__retarget_lock_release_recursive>
 801a4fa:	bf00      	nop
 801a4fc:	20005b61 	.word	0x20005b61

0801a500 <__sinit_lock_acquire>:
 801a500:	4801      	ldr	r0, [pc, #4]	; (801a508 <__sinit_lock_acquire+0x8>)
 801a502:	f000 bc1a 	b.w	801ad3a <__retarget_lock_acquire_recursive>
 801a506:	bf00      	nop
 801a508:	20005b62 	.word	0x20005b62

0801a50c <__sinit_lock_release>:
 801a50c:	4801      	ldr	r0, [pc, #4]	; (801a514 <__sinit_lock_release+0x8>)
 801a50e:	f000 bc15 	b.w	801ad3c <__retarget_lock_release_recursive>
 801a512:	bf00      	nop
 801a514:	20005b62 	.word	0x20005b62

0801a518 <__sinit>:
 801a518:	b510      	push	{r4, lr}
 801a51a:	4604      	mov	r4, r0
 801a51c:	f7ff fff0 	bl	801a500 <__sinit_lock_acquire>
 801a520:	69a3      	ldr	r3, [r4, #24]
 801a522:	b11b      	cbz	r3, 801a52c <__sinit+0x14>
 801a524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a528:	f7ff bff0 	b.w	801a50c <__sinit_lock_release>
 801a52c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a530:	6523      	str	r3, [r4, #80]	; 0x50
 801a532:	4b13      	ldr	r3, [pc, #76]	; (801a580 <__sinit+0x68>)
 801a534:	4a13      	ldr	r2, [pc, #76]	; (801a584 <__sinit+0x6c>)
 801a536:	681b      	ldr	r3, [r3, #0]
 801a538:	62a2      	str	r2, [r4, #40]	; 0x28
 801a53a:	42a3      	cmp	r3, r4
 801a53c:	bf04      	itt	eq
 801a53e:	2301      	moveq	r3, #1
 801a540:	61a3      	streq	r3, [r4, #24]
 801a542:	4620      	mov	r0, r4
 801a544:	f000 f820 	bl	801a588 <__sfp>
 801a548:	6060      	str	r0, [r4, #4]
 801a54a:	4620      	mov	r0, r4
 801a54c:	f000 f81c 	bl	801a588 <__sfp>
 801a550:	60a0      	str	r0, [r4, #8]
 801a552:	4620      	mov	r0, r4
 801a554:	f000 f818 	bl	801a588 <__sfp>
 801a558:	2200      	movs	r2, #0
 801a55a:	60e0      	str	r0, [r4, #12]
 801a55c:	2104      	movs	r1, #4
 801a55e:	6860      	ldr	r0, [r4, #4]
 801a560:	f7ff ff82 	bl	801a468 <std>
 801a564:	68a0      	ldr	r0, [r4, #8]
 801a566:	2201      	movs	r2, #1
 801a568:	2109      	movs	r1, #9
 801a56a:	f7ff ff7d 	bl	801a468 <std>
 801a56e:	68e0      	ldr	r0, [r4, #12]
 801a570:	2202      	movs	r2, #2
 801a572:	2112      	movs	r1, #18
 801a574:	f7ff ff78 	bl	801a468 <std>
 801a578:	2301      	movs	r3, #1
 801a57a:	61a3      	str	r3, [r4, #24]
 801a57c:	e7d2      	b.n	801a524 <__sinit+0xc>
 801a57e:	bf00      	nop
 801a580:	08047bb0 	.word	0x08047bb0
 801a584:	0801a4b1 	.word	0x0801a4b1

0801a588 <__sfp>:
 801a588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a58a:	4607      	mov	r7, r0
 801a58c:	f7ff ffac 	bl	801a4e8 <__sfp_lock_acquire>
 801a590:	4b1e      	ldr	r3, [pc, #120]	; (801a60c <__sfp+0x84>)
 801a592:	681e      	ldr	r6, [r3, #0]
 801a594:	69b3      	ldr	r3, [r6, #24]
 801a596:	b913      	cbnz	r3, 801a59e <__sfp+0x16>
 801a598:	4630      	mov	r0, r6
 801a59a:	f7ff ffbd 	bl	801a518 <__sinit>
 801a59e:	3648      	adds	r6, #72	; 0x48
 801a5a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a5a4:	3b01      	subs	r3, #1
 801a5a6:	d503      	bpl.n	801a5b0 <__sfp+0x28>
 801a5a8:	6833      	ldr	r3, [r6, #0]
 801a5aa:	b30b      	cbz	r3, 801a5f0 <__sfp+0x68>
 801a5ac:	6836      	ldr	r6, [r6, #0]
 801a5ae:	e7f7      	b.n	801a5a0 <__sfp+0x18>
 801a5b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a5b4:	b9d5      	cbnz	r5, 801a5ec <__sfp+0x64>
 801a5b6:	4b16      	ldr	r3, [pc, #88]	; (801a610 <__sfp+0x88>)
 801a5b8:	60e3      	str	r3, [r4, #12]
 801a5ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a5be:	6665      	str	r5, [r4, #100]	; 0x64
 801a5c0:	f000 fbba 	bl	801ad38 <__retarget_lock_init_recursive>
 801a5c4:	f7ff ff96 	bl	801a4f4 <__sfp_lock_release>
 801a5c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a5cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a5d0:	6025      	str	r5, [r4, #0]
 801a5d2:	61a5      	str	r5, [r4, #24]
 801a5d4:	2208      	movs	r2, #8
 801a5d6:	4629      	mov	r1, r5
 801a5d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a5dc:	f7fc feba 	bl	8017354 <memset>
 801a5e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a5e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a5e8:	4620      	mov	r0, r4
 801a5ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a5ec:	3468      	adds	r4, #104	; 0x68
 801a5ee:	e7d9      	b.n	801a5a4 <__sfp+0x1c>
 801a5f0:	2104      	movs	r1, #4
 801a5f2:	4638      	mov	r0, r7
 801a5f4:	f7ff ff62 	bl	801a4bc <__sfmoreglue>
 801a5f8:	4604      	mov	r4, r0
 801a5fa:	6030      	str	r0, [r6, #0]
 801a5fc:	2800      	cmp	r0, #0
 801a5fe:	d1d5      	bne.n	801a5ac <__sfp+0x24>
 801a600:	f7ff ff78 	bl	801a4f4 <__sfp_lock_release>
 801a604:	230c      	movs	r3, #12
 801a606:	603b      	str	r3, [r7, #0]
 801a608:	e7ee      	b.n	801a5e8 <__sfp+0x60>
 801a60a:	bf00      	nop
 801a60c:	08047bb0 	.word	0x08047bb0
 801a610:	ffff0001 	.word	0xffff0001

0801a614 <_fwalk_reent>:
 801a614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a618:	4606      	mov	r6, r0
 801a61a:	4688      	mov	r8, r1
 801a61c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a620:	2700      	movs	r7, #0
 801a622:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a626:	f1b9 0901 	subs.w	r9, r9, #1
 801a62a:	d505      	bpl.n	801a638 <_fwalk_reent+0x24>
 801a62c:	6824      	ldr	r4, [r4, #0]
 801a62e:	2c00      	cmp	r4, #0
 801a630:	d1f7      	bne.n	801a622 <_fwalk_reent+0xe>
 801a632:	4638      	mov	r0, r7
 801a634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a638:	89ab      	ldrh	r3, [r5, #12]
 801a63a:	2b01      	cmp	r3, #1
 801a63c:	d907      	bls.n	801a64e <_fwalk_reent+0x3a>
 801a63e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a642:	3301      	adds	r3, #1
 801a644:	d003      	beq.n	801a64e <_fwalk_reent+0x3a>
 801a646:	4629      	mov	r1, r5
 801a648:	4630      	mov	r0, r6
 801a64a:	47c0      	blx	r8
 801a64c:	4307      	orrs	r7, r0
 801a64e:	3568      	adds	r5, #104	; 0x68
 801a650:	e7e9      	b.n	801a626 <_fwalk_reent+0x12>

0801a652 <rshift>:
 801a652:	6903      	ldr	r3, [r0, #16]
 801a654:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a65c:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a660:	f100 0414 	add.w	r4, r0, #20
 801a664:	dd45      	ble.n	801a6f2 <rshift+0xa0>
 801a666:	f011 011f 	ands.w	r1, r1, #31
 801a66a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a66e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a672:	d10c      	bne.n	801a68e <rshift+0x3c>
 801a674:	f100 0710 	add.w	r7, r0, #16
 801a678:	4629      	mov	r1, r5
 801a67a:	42b1      	cmp	r1, r6
 801a67c:	d334      	bcc.n	801a6e8 <rshift+0x96>
 801a67e:	1a9b      	subs	r3, r3, r2
 801a680:	009b      	lsls	r3, r3, #2
 801a682:	1eea      	subs	r2, r5, #3
 801a684:	4296      	cmp	r6, r2
 801a686:	bf38      	it	cc
 801a688:	2300      	movcc	r3, #0
 801a68a:	4423      	add	r3, r4
 801a68c:	e015      	b.n	801a6ba <rshift+0x68>
 801a68e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a692:	f1c1 0820 	rsb	r8, r1, #32
 801a696:	40cf      	lsrs	r7, r1
 801a698:	f105 0e04 	add.w	lr, r5, #4
 801a69c:	46a1      	mov	r9, r4
 801a69e:	4576      	cmp	r6, lr
 801a6a0:	46f4      	mov	ip, lr
 801a6a2:	d815      	bhi.n	801a6d0 <rshift+0x7e>
 801a6a4:	1a9a      	subs	r2, r3, r2
 801a6a6:	0092      	lsls	r2, r2, #2
 801a6a8:	3a04      	subs	r2, #4
 801a6aa:	3501      	adds	r5, #1
 801a6ac:	42ae      	cmp	r6, r5
 801a6ae:	bf38      	it	cc
 801a6b0:	2200      	movcc	r2, #0
 801a6b2:	18a3      	adds	r3, r4, r2
 801a6b4:	50a7      	str	r7, [r4, r2]
 801a6b6:	b107      	cbz	r7, 801a6ba <rshift+0x68>
 801a6b8:	3304      	adds	r3, #4
 801a6ba:	1b1a      	subs	r2, r3, r4
 801a6bc:	42a3      	cmp	r3, r4
 801a6be:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a6c2:	bf08      	it	eq
 801a6c4:	2300      	moveq	r3, #0
 801a6c6:	6102      	str	r2, [r0, #16]
 801a6c8:	bf08      	it	eq
 801a6ca:	6143      	streq	r3, [r0, #20]
 801a6cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a6d0:	f8dc c000 	ldr.w	ip, [ip]
 801a6d4:	fa0c fc08 	lsl.w	ip, ip, r8
 801a6d8:	ea4c 0707 	orr.w	r7, ip, r7
 801a6dc:	f849 7b04 	str.w	r7, [r9], #4
 801a6e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a6e4:	40cf      	lsrs	r7, r1
 801a6e6:	e7da      	b.n	801a69e <rshift+0x4c>
 801a6e8:	f851 cb04 	ldr.w	ip, [r1], #4
 801a6ec:	f847 cf04 	str.w	ip, [r7, #4]!
 801a6f0:	e7c3      	b.n	801a67a <rshift+0x28>
 801a6f2:	4623      	mov	r3, r4
 801a6f4:	e7e1      	b.n	801a6ba <rshift+0x68>

0801a6f6 <__hexdig_fun>:
 801a6f6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801a6fa:	2b09      	cmp	r3, #9
 801a6fc:	d802      	bhi.n	801a704 <__hexdig_fun+0xe>
 801a6fe:	3820      	subs	r0, #32
 801a700:	b2c0      	uxtb	r0, r0
 801a702:	4770      	bx	lr
 801a704:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801a708:	2b05      	cmp	r3, #5
 801a70a:	d801      	bhi.n	801a710 <__hexdig_fun+0x1a>
 801a70c:	3847      	subs	r0, #71	; 0x47
 801a70e:	e7f7      	b.n	801a700 <__hexdig_fun+0xa>
 801a710:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801a714:	2b05      	cmp	r3, #5
 801a716:	d801      	bhi.n	801a71c <__hexdig_fun+0x26>
 801a718:	3827      	subs	r0, #39	; 0x27
 801a71a:	e7f1      	b.n	801a700 <__hexdig_fun+0xa>
 801a71c:	2000      	movs	r0, #0
 801a71e:	4770      	bx	lr

0801a720 <__gethex>:
 801a720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a724:	ed2d 8b02 	vpush	{d8}
 801a728:	b089      	sub	sp, #36	; 0x24
 801a72a:	ee08 0a10 	vmov	s16, r0
 801a72e:	9304      	str	r3, [sp, #16]
 801a730:	4bb4      	ldr	r3, [pc, #720]	; (801aa04 <__gethex+0x2e4>)
 801a732:	681b      	ldr	r3, [r3, #0]
 801a734:	9301      	str	r3, [sp, #4]
 801a736:	4618      	mov	r0, r3
 801a738:	468b      	mov	fp, r1
 801a73a:	4690      	mov	r8, r2
 801a73c:	f7e5 fd48 	bl	80001d0 <strlen>
 801a740:	9b01      	ldr	r3, [sp, #4]
 801a742:	f8db 2000 	ldr.w	r2, [fp]
 801a746:	4403      	add	r3, r0
 801a748:	4682      	mov	sl, r0
 801a74a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801a74e:	9305      	str	r3, [sp, #20]
 801a750:	1c93      	adds	r3, r2, #2
 801a752:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801a756:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801a75a:	32fe      	adds	r2, #254	; 0xfe
 801a75c:	18d1      	adds	r1, r2, r3
 801a75e:	461f      	mov	r7, r3
 801a760:	f813 0b01 	ldrb.w	r0, [r3], #1
 801a764:	9100      	str	r1, [sp, #0]
 801a766:	2830      	cmp	r0, #48	; 0x30
 801a768:	d0f8      	beq.n	801a75c <__gethex+0x3c>
 801a76a:	f7ff ffc4 	bl	801a6f6 <__hexdig_fun>
 801a76e:	4604      	mov	r4, r0
 801a770:	2800      	cmp	r0, #0
 801a772:	d13a      	bne.n	801a7ea <__gethex+0xca>
 801a774:	9901      	ldr	r1, [sp, #4]
 801a776:	4652      	mov	r2, sl
 801a778:	4638      	mov	r0, r7
 801a77a:	f001 fab8 	bl	801bcee <strncmp>
 801a77e:	4605      	mov	r5, r0
 801a780:	2800      	cmp	r0, #0
 801a782:	d168      	bne.n	801a856 <__gethex+0x136>
 801a784:	f817 000a 	ldrb.w	r0, [r7, sl]
 801a788:	eb07 060a 	add.w	r6, r7, sl
 801a78c:	f7ff ffb3 	bl	801a6f6 <__hexdig_fun>
 801a790:	2800      	cmp	r0, #0
 801a792:	d062      	beq.n	801a85a <__gethex+0x13a>
 801a794:	4633      	mov	r3, r6
 801a796:	7818      	ldrb	r0, [r3, #0]
 801a798:	2830      	cmp	r0, #48	; 0x30
 801a79a:	461f      	mov	r7, r3
 801a79c:	f103 0301 	add.w	r3, r3, #1
 801a7a0:	d0f9      	beq.n	801a796 <__gethex+0x76>
 801a7a2:	f7ff ffa8 	bl	801a6f6 <__hexdig_fun>
 801a7a6:	2301      	movs	r3, #1
 801a7a8:	fab0 f480 	clz	r4, r0
 801a7ac:	0964      	lsrs	r4, r4, #5
 801a7ae:	4635      	mov	r5, r6
 801a7b0:	9300      	str	r3, [sp, #0]
 801a7b2:	463a      	mov	r2, r7
 801a7b4:	4616      	mov	r6, r2
 801a7b6:	3201      	adds	r2, #1
 801a7b8:	7830      	ldrb	r0, [r6, #0]
 801a7ba:	f7ff ff9c 	bl	801a6f6 <__hexdig_fun>
 801a7be:	2800      	cmp	r0, #0
 801a7c0:	d1f8      	bne.n	801a7b4 <__gethex+0x94>
 801a7c2:	9901      	ldr	r1, [sp, #4]
 801a7c4:	4652      	mov	r2, sl
 801a7c6:	4630      	mov	r0, r6
 801a7c8:	f001 fa91 	bl	801bcee <strncmp>
 801a7cc:	b980      	cbnz	r0, 801a7f0 <__gethex+0xd0>
 801a7ce:	b94d      	cbnz	r5, 801a7e4 <__gethex+0xc4>
 801a7d0:	eb06 050a 	add.w	r5, r6, sl
 801a7d4:	462a      	mov	r2, r5
 801a7d6:	4616      	mov	r6, r2
 801a7d8:	3201      	adds	r2, #1
 801a7da:	7830      	ldrb	r0, [r6, #0]
 801a7dc:	f7ff ff8b 	bl	801a6f6 <__hexdig_fun>
 801a7e0:	2800      	cmp	r0, #0
 801a7e2:	d1f8      	bne.n	801a7d6 <__gethex+0xb6>
 801a7e4:	1bad      	subs	r5, r5, r6
 801a7e6:	00ad      	lsls	r5, r5, #2
 801a7e8:	e004      	b.n	801a7f4 <__gethex+0xd4>
 801a7ea:	2400      	movs	r4, #0
 801a7ec:	4625      	mov	r5, r4
 801a7ee:	e7e0      	b.n	801a7b2 <__gethex+0x92>
 801a7f0:	2d00      	cmp	r5, #0
 801a7f2:	d1f7      	bne.n	801a7e4 <__gethex+0xc4>
 801a7f4:	7833      	ldrb	r3, [r6, #0]
 801a7f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a7fa:	2b50      	cmp	r3, #80	; 0x50
 801a7fc:	d13b      	bne.n	801a876 <__gethex+0x156>
 801a7fe:	7873      	ldrb	r3, [r6, #1]
 801a800:	2b2b      	cmp	r3, #43	; 0x2b
 801a802:	d02c      	beq.n	801a85e <__gethex+0x13e>
 801a804:	2b2d      	cmp	r3, #45	; 0x2d
 801a806:	d02e      	beq.n	801a866 <__gethex+0x146>
 801a808:	1c71      	adds	r1, r6, #1
 801a80a:	f04f 0900 	mov.w	r9, #0
 801a80e:	7808      	ldrb	r0, [r1, #0]
 801a810:	f7ff ff71 	bl	801a6f6 <__hexdig_fun>
 801a814:	1e43      	subs	r3, r0, #1
 801a816:	b2db      	uxtb	r3, r3
 801a818:	2b18      	cmp	r3, #24
 801a81a:	d82c      	bhi.n	801a876 <__gethex+0x156>
 801a81c:	f1a0 0210 	sub.w	r2, r0, #16
 801a820:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a824:	f7ff ff67 	bl	801a6f6 <__hexdig_fun>
 801a828:	1e43      	subs	r3, r0, #1
 801a82a:	b2db      	uxtb	r3, r3
 801a82c:	2b18      	cmp	r3, #24
 801a82e:	d91d      	bls.n	801a86c <__gethex+0x14c>
 801a830:	f1b9 0f00 	cmp.w	r9, #0
 801a834:	d000      	beq.n	801a838 <__gethex+0x118>
 801a836:	4252      	negs	r2, r2
 801a838:	4415      	add	r5, r2
 801a83a:	f8cb 1000 	str.w	r1, [fp]
 801a83e:	b1e4      	cbz	r4, 801a87a <__gethex+0x15a>
 801a840:	9b00      	ldr	r3, [sp, #0]
 801a842:	2b00      	cmp	r3, #0
 801a844:	bf14      	ite	ne
 801a846:	2700      	movne	r7, #0
 801a848:	2706      	moveq	r7, #6
 801a84a:	4638      	mov	r0, r7
 801a84c:	b009      	add	sp, #36	; 0x24
 801a84e:	ecbd 8b02 	vpop	{d8}
 801a852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a856:	463e      	mov	r6, r7
 801a858:	4625      	mov	r5, r4
 801a85a:	2401      	movs	r4, #1
 801a85c:	e7ca      	b.n	801a7f4 <__gethex+0xd4>
 801a85e:	f04f 0900 	mov.w	r9, #0
 801a862:	1cb1      	adds	r1, r6, #2
 801a864:	e7d3      	b.n	801a80e <__gethex+0xee>
 801a866:	f04f 0901 	mov.w	r9, #1
 801a86a:	e7fa      	b.n	801a862 <__gethex+0x142>
 801a86c:	230a      	movs	r3, #10
 801a86e:	fb03 0202 	mla	r2, r3, r2, r0
 801a872:	3a10      	subs	r2, #16
 801a874:	e7d4      	b.n	801a820 <__gethex+0x100>
 801a876:	4631      	mov	r1, r6
 801a878:	e7df      	b.n	801a83a <__gethex+0x11a>
 801a87a:	1bf3      	subs	r3, r6, r7
 801a87c:	3b01      	subs	r3, #1
 801a87e:	4621      	mov	r1, r4
 801a880:	2b07      	cmp	r3, #7
 801a882:	dc0b      	bgt.n	801a89c <__gethex+0x17c>
 801a884:	ee18 0a10 	vmov	r0, s16
 801a888:	f000 faf6 	bl	801ae78 <_Balloc>
 801a88c:	4604      	mov	r4, r0
 801a88e:	b940      	cbnz	r0, 801a8a2 <__gethex+0x182>
 801a890:	4b5d      	ldr	r3, [pc, #372]	; (801aa08 <__gethex+0x2e8>)
 801a892:	4602      	mov	r2, r0
 801a894:	21de      	movs	r1, #222	; 0xde
 801a896:	485d      	ldr	r0, [pc, #372]	; (801aa0c <__gethex+0x2ec>)
 801a898:	f7fc fcd4 	bl	8017244 <__assert_func>
 801a89c:	3101      	adds	r1, #1
 801a89e:	105b      	asrs	r3, r3, #1
 801a8a0:	e7ee      	b.n	801a880 <__gethex+0x160>
 801a8a2:	f100 0914 	add.w	r9, r0, #20
 801a8a6:	f04f 0b00 	mov.w	fp, #0
 801a8aa:	f1ca 0301 	rsb	r3, sl, #1
 801a8ae:	f8cd 9008 	str.w	r9, [sp, #8]
 801a8b2:	f8cd b000 	str.w	fp, [sp]
 801a8b6:	9306      	str	r3, [sp, #24]
 801a8b8:	42b7      	cmp	r7, r6
 801a8ba:	d340      	bcc.n	801a93e <__gethex+0x21e>
 801a8bc:	9802      	ldr	r0, [sp, #8]
 801a8be:	9b00      	ldr	r3, [sp, #0]
 801a8c0:	f840 3b04 	str.w	r3, [r0], #4
 801a8c4:	eba0 0009 	sub.w	r0, r0, r9
 801a8c8:	1080      	asrs	r0, r0, #2
 801a8ca:	0146      	lsls	r6, r0, #5
 801a8cc:	6120      	str	r0, [r4, #16]
 801a8ce:	4618      	mov	r0, r3
 801a8d0:	f000 fbc4 	bl	801b05c <__hi0bits>
 801a8d4:	1a30      	subs	r0, r6, r0
 801a8d6:	f8d8 6000 	ldr.w	r6, [r8]
 801a8da:	42b0      	cmp	r0, r6
 801a8dc:	dd63      	ble.n	801a9a6 <__gethex+0x286>
 801a8de:	1b87      	subs	r7, r0, r6
 801a8e0:	4639      	mov	r1, r7
 801a8e2:	4620      	mov	r0, r4
 801a8e4:	f000 ff68 	bl	801b7b8 <__any_on>
 801a8e8:	4682      	mov	sl, r0
 801a8ea:	b1a8      	cbz	r0, 801a918 <__gethex+0x1f8>
 801a8ec:	1e7b      	subs	r3, r7, #1
 801a8ee:	1159      	asrs	r1, r3, #5
 801a8f0:	f003 021f 	and.w	r2, r3, #31
 801a8f4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801a8f8:	f04f 0a01 	mov.w	sl, #1
 801a8fc:	fa0a f202 	lsl.w	r2, sl, r2
 801a900:	420a      	tst	r2, r1
 801a902:	d009      	beq.n	801a918 <__gethex+0x1f8>
 801a904:	4553      	cmp	r3, sl
 801a906:	dd05      	ble.n	801a914 <__gethex+0x1f4>
 801a908:	1eb9      	subs	r1, r7, #2
 801a90a:	4620      	mov	r0, r4
 801a90c:	f000 ff54 	bl	801b7b8 <__any_on>
 801a910:	2800      	cmp	r0, #0
 801a912:	d145      	bne.n	801a9a0 <__gethex+0x280>
 801a914:	f04f 0a02 	mov.w	sl, #2
 801a918:	4639      	mov	r1, r7
 801a91a:	4620      	mov	r0, r4
 801a91c:	f7ff fe99 	bl	801a652 <rshift>
 801a920:	443d      	add	r5, r7
 801a922:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a926:	42ab      	cmp	r3, r5
 801a928:	da4c      	bge.n	801a9c4 <__gethex+0x2a4>
 801a92a:	ee18 0a10 	vmov	r0, s16
 801a92e:	4621      	mov	r1, r4
 801a930:	f000 fae2 	bl	801aef8 <_Bfree>
 801a934:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a936:	2300      	movs	r3, #0
 801a938:	6013      	str	r3, [r2, #0]
 801a93a:	27a3      	movs	r7, #163	; 0xa3
 801a93c:	e785      	b.n	801a84a <__gethex+0x12a>
 801a93e:	1e73      	subs	r3, r6, #1
 801a940:	9a05      	ldr	r2, [sp, #20]
 801a942:	9303      	str	r3, [sp, #12]
 801a944:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a948:	4293      	cmp	r3, r2
 801a94a:	d019      	beq.n	801a980 <__gethex+0x260>
 801a94c:	f1bb 0f20 	cmp.w	fp, #32
 801a950:	d107      	bne.n	801a962 <__gethex+0x242>
 801a952:	9b02      	ldr	r3, [sp, #8]
 801a954:	9a00      	ldr	r2, [sp, #0]
 801a956:	f843 2b04 	str.w	r2, [r3], #4
 801a95a:	9302      	str	r3, [sp, #8]
 801a95c:	2300      	movs	r3, #0
 801a95e:	9300      	str	r3, [sp, #0]
 801a960:	469b      	mov	fp, r3
 801a962:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801a966:	f7ff fec6 	bl	801a6f6 <__hexdig_fun>
 801a96a:	9b00      	ldr	r3, [sp, #0]
 801a96c:	f000 000f 	and.w	r0, r0, #15
 801a970:	fa00 f00b 	lsl.w	r0, r0, fp
 801a974:	4303      	orrs	r3, r0
 801a976:	9300      	str	r3, [sp, #0]
 801a978:	f10b 0b04 	add.w	fp, fp, #4
 801a97c:	9b03      	ldr	r3, [sp, #12]
 801a97e:	e00d      	b.n	801a99c <__gethex+0x27c>
 801a980:	9b03      	ldr	r3, [sp, #12]
 801a982:	9a06      	ldr	r2, [sp, #24]
 801a984:	4413      	add	r3, r2
 801a986:	42bb      	cmp	r3, r7
 801a988:	d3e0      	bcc.n	801a94c <__gethex+0x22c>
 801a98a:	4618      	mov	r0, r3
 801a98c:	9901      	ldr	r1, [sp, #4]
 801a98e:	9307      	str	r3, [sp, #28]
 801a990:	4652      	mov	r2, sl
 801a992:	f001 f9ac 	bl	801bcee <strncmp>
 801a996:	9b07      	ldr	r3, [sp, #28]
 801a998:	2800      	cmp	r0, #0
 801a99a:	d1d7      	bne.n	801a94c <__gethex+0x22c>
 801a99c:	461e      	mov	r6, r3
 801a99e:	e78b      	b.n	801a8b8 <__gethex+0x198>
 801a9a0:	f04f 0a03 	mov.w	sl, #3
 801a9a4:	e7b8      	b.n	801a918 <__gethex+0x1f8>
 801a9a6:	da0a      	bge.n	801a9be <__gethex+0x29e>
 801a9a8:	1a37      	subs	r7, r6, r0
 801a9aa:	4621      	mov	r1, r4
 801a9ac:	ee18 0a10 	vmov	r0, s16
 801a9b0:	463a      	mov	r2, r7
 801a9b2:	f000 fcbd 	bl	801b330 <__lshift>
 801a9b6:	1bed      	subs	r5, r5, r7
 801a9b8:	4604      	mov	r4, r0
 801a9ba:	f100 0914 	add.w	r9, r0, #20
 801a9be:	f04f 0a00 	mov.w	sl, #0
 801a9c2:	e7ae      	b.n	801a922 <__gethex+0x202>
 801a9c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a9c8:	42a8      	cmp	r0, r5
 801a9ca:	dd72      	ble.n	801aab2 <__gethex+0x392>
 801a9cc:	1b45      	subs	r5, r0, r5
 801a9ce:	42ae      	cmp	r6, r5
 801a9d0:	dc36      	bgt.n	801aa40 <__gethex+0x320>
 801a9d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a9d6:	2b02      	cmp	r3, #2
 801a9d8:	d02a      	beq.n	801aa30 <__gethex+0x310>
 801a9da:	2b03      	cmp	r3, #3
 801a9dc:	d02c      	beq.n	801aa38 <__gethex+0x318>
 801a9de:	2b01      	cmp	r3, #1
 801a9e0:	d11c      	bne.n	801aa1c <__gethex+0x2fc>
 801a9e2:	42ae      	cmp	r6, r5
 801a9e4:	d11a      	bne.n	801aa1c <__gethex+0x2fc>
 801a9e6:	2e01      	cmp	r6, #1
 801a9e8:	d112      	bne.n	801aa10 <__gethex+0x2f0>
 801a9ea:	9a04      	ldr	r2, [sp, #16]
 801a9ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a9f0:	6013      	str	r3, [r2, #0]
 801a9f2:	2301      	movs	r3, #1
 801a9f4:	6123      	str	r3, [r4, #16]
 801a9f6:	f8c9 3000 	str.w	r3, [r9]
 801a9fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a9fc:	2762      	movs	r7, #98	; 0x62
 801a9fe:	601c      	str	r4, [r3, #0]
 801aa00:	e723      	b.n	801a84a <__gethex+0x12a>
 801aa02:	bf00      	nop
 801aa04:	08047eac 	.word	0x08047eac
 801aa08:	08047dd0 	.word	0x08047dd0
 801aa0c:	08047e44 	.word	0x08047e44
 801aa10:	1e71      	subs	r1, r6, #1
 801aa12:	4620      	mov	r0, r4
 801aa14:	f000 fed0 	bl	801b7b8 <__any_on>
 801aa18:	2800      	cmp	r0, #0
 801aa1a:	d1e6      	bne.n	801a9ea <__gethex+0x2ca>
 801aa1c:	ee18 0a10 	vmov	r0, s16
 801aa20:	4621      	mov	r1, r4
 801aa22:	f000 fa69 	bl	801aef8 <_Bfree>
 801aa26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801aa28:	2300      	movs	r3, #0
 801aa2a:	6013      	str	r3, [r2, #0]
 801aa2c:	2750      	movs	r7, #80	; 0x50
 801aa2e:	e70c      	b.n	801a84a <__gethex+0x12a>
 801aa30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	d1f2      	bne.n	801aa1c <__gethex+0x2fc>
 801aa36:	e7d8      	b.n	801a9ea <__gethex+0x2ca>
 801aa38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d1d5      	bne.n	801a9ea <__gethex+0x2ca>
 801aa3e:	e7ed      	b.n	801aa1c <__gethex+0x2fc>
 801aa40:	1e6f      	subs	r7, r5, #1
 801aa42:	f1ba 0f00 	cmp.w	sl, #0
 801aa46:	d131      	bne.n	801aaac <__gethex+0x38c>
 801aa48:	b127      	cbz	r7, 801aa54 <__gethex+0x334>
 801aa4a:	4639      	mov	r1, r7
 801aa4c:	4620      	mov	r0, r4
 801aa4e:	f000 feb3 	bl	801b7b8 <__any_on>
 801aa52:	4682      	mov	sl, r0
 801aa54:	117b      	asrs	r3, r7, #5
 801aa56:	2101      	movs	r1, #1
 801aa58:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801aa5c:	f007 071f 	and.w	r7, r7, #31
 801aa60:	fa01 f707 	lsl.w	r7, r1, r7
 801aa64:	421f      	tst	r7, r3
 801aa66:	4629      	mov	r1, r5
 801aa68:	4620      	mov	r0, r4
 801aa6a:	bf18      	it	ne
 801aa6c:	f04a 0a02 	orrne.w	sl, sl, #2
 801aa70:	1b76      	subs	r6, r6, r5
 801aa72:	f7ff fdee 	bl	801a652 <rshift>
 801aa76:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801aa7a:	2702      	movs	r7, #2
 801aa7c:	f1ba 0f00 	cmp.w	sl, #0
 801aa80:	d048      	beq.n	801ab14 <__gethex+0x3f4>
 801aa82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801aa86:	2b02      	cmp	r3, #2
 801aa88:	d015      	beq.n	801aab6 <__gethex+0x396>
 801aa8a:	2b03      	cmp	r3, #3
 801aa8c:	d017      	beq.n	801aabe <__gethex+0x39e>
 801aa8e:	2b01      	cmp	r3, #1
 801aa90:	d109      	bne.n	801aaa6 <__gethex+0x386>
 801aa92:	f01a 0f02 	tst.w	sl, #2
 801aa96:	d006      	beq.n	801aaa6 <__gethex+0x386>
 801aa98:	f8d9 0000 	ldr.w	r0, [r9]
 801aa9c:	ea4a 0a00 	orr.w	sl, sl, r0
 801aaa0:	f01a 0f01 	tst.w	sl, #1
 801aaa4:	d10e      	bne.n	801aac4 <__gethex+0x3a4>
 801aaa6:	f047 0710 	orr.w	r7, r7, #16
 801aaaa:	e033      	b.n	801ab14 <__gethex+0x3f4>
 801aaac:	f04f 0a01 	mov.w	sl, #1
 801aab0:	e7d0      	b.n	801aa54 <__gethex+0x334>
 801aab2:	2701      	movs	r7, #1
 801aab4:	e7e2      	b.n	801aa7c <__gethex+0x35c>
 801aab6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aab8:	f1c3 0301 	rsb	r3, r3, #1
 801aabc:	9315      	str	r3, [sp, #84]	; 0x54
 801aabe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aac0:	2b00      	cmp	r3, #0
 801aac2:	d0f0      	beq.n	801aaa6 <__gethex+0x386>
 801aac4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801aac8:	f104 0314 	add.w	r3, r4, #20
 801aacc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801aad0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801aad4:	f04f 0c00 	mov.w	ip, #0
 801aad8:	4618      	mov	r0, r3
 801aada:	f853 2b04 	ldr.w	r2, [r3], #4
 801aade:	f1b2 3fff 	cmp.w	r2, #4294967295
 801aae2:	d01c      	beq.n	801ab1e <__gethex+0x3fe>
 801aae4:	3201      	adds	r2, #1
 801aae6:	6002      	str	r2, [r0, #0]
 801aae8:	2f02      	cmp	r7, #2
 801aaea:	f104 0314 	add.w	r3, r4, #20
 801aaee:	d13f      	bne.n	801ab70 <__gethex+0x450>
 801aaf0:	f8d8 2000 	ldr.w	r2, [r8]
 801aaf4:	3a01      	subs	r2, #1
 801aaf6:	42b2      	cmp	r2, r6
 801aaf8:	d10a      	bne.n	801ab10 <__gethex+0x3f0>
 801aafa:	1171      	asrs	r1, r6, #5
 801aafc:	2201      	movs	r2, #1
 801aafe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ab02:	f006 061f 	and.w	r6, r6, #31
 801ab06:	fa02 f606 	lsl.w	r6, r2, r6
 801ab0a:	421e      	tst	r6, r3
 801ab0c:	bf18      	it	ne
 801ab0e:	4617      	movne	r7, r2
 801ab10:	f047 0720 	orr.w	r7, r7, #32
 801ab14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801ab16:	601c      	str	r4, [r3, #0]
 801ab18:	9b04      	ldr	r3, [sp, #16]
 801ab1a:	601d      	str	r5, [r3, #0]
 801ab1c:	e695      	b.n	801a84a <__gethex+0x12a>
 801ab1e:	4299      	cmp	r1, r3
 801ab20:	f843 cc04 	str.w	ip, [r3, #-4]
 801ab24:	d8d8      	bhi.n	801aad8 <__gethex+0x3b8>
 801ab26:	68a3      	ldr	r3, [r4, #8]
 801ab28:	459b      	cmp	fp, r3
 801ab2a:	db19      	blt.n	801ab60 <__gethex+0x440>
 801ab2c:	6861      	ldr	r1, [r4, #4]
 801ab2e:	ee18 0a10 	vmov	r0, s16
 801ab32:	3101      	adds	r1, #1
 801ab34:	f000 f9a0 	bl	801ae78 <_Balloc>
 801ab38:	4681      	mov	r9, r0
 801ab3a:	b918      	cbnz	r0, 801ab44 <__gethex+0x424>
 801ab3c:	4b1a      	ldr	r3, [pc, #104]	; (801aba8 <__gethex+0x488>)
 801ab3e:	4602      	mov	r2, r0
 801ab40:	2184      	movs	r1, #132	; 0x84
 801ab42:	e6a8      	b.n	801a896 <__gethex+0x176>
 801ab44:	6922      	ldr	r2, [r4, #16]
 801ab46:	3202      	adds	r2, #2
 801ab48:	f104 010c 	add.w	r1, r4, #12
 801ab4c:	0092      	lsls	r2, r2, #2
 801ab4e:	300c      	adds	r0, #12
 801ab50:	f7fc fbf2 	bl	8017338 <memcpy>
 801ab54:	4621      	mov	r1, r4
 801ab56:	ee18 0a10 	vmov	r0, s16
 801ab5a:	f000 f9cd 	bl	801aef8 <_Bfree>
 801ab5e:	464c      	mov	r4, r9
 801ab60:	6923      	ldr	r3, [r4, #16]
 801ab62:	1c5a      	adds	r2, r3, #1
 801ab64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ab68:	6122      	str	r2, [r4, #16]
 801ab6a:	2201      	movs	r2, #1
 801ab6c:	615a      	str	r2, [r3, #20]
 801ab6e:	e7bb      	b.n	801aae8 <__gethex+0x3c8>
 801ab70:	6922      	ldr	r2, [r4, #16]
 801ab72:	455a      	cmp	r2, fp
 801ab74:	dd0b      	ble.n	801ab8e <__gethex+0x46e>
 801ab76:	2101      	movs	r1, #1
 801ab78:	4620      	mov	r0, r4
 801ab7a:	f7ff fd6a 	bl	801a652 <rshift>
 801ab7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ab82:	3501      	adds	r5, #1
 801ab84:	42ab      	cmp	r3, r5
 801ab86:	f6ff aed0 	blt.w	801a92a <__gethex+0x20a>
 801ab8a:	2701      	movs	r7, #1
 801ab8c:	e7c0      	b.n	801ab10 <__gethex+0x3f0>
 801ab8e:	f016 061f 	ands.w	r6, r6, #31
 801ab92:	d0fa      	beq.n	801ab8a <__gethex+0x46a>
 801ab94:	4453      	add	r3, sl
 801ab96:	f1c6 0620 	rsb	r6, r6, #32
 801ab9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801ab9e:	f000 fa5d 	bl	801b05c <__hi0bits>
 801aba2:	42b0      	cmp	r0, r6
 801aba4:	dbe7      	blt.n	801ab76 <__gethex+0x456>
 801aba6:	e7f0      	b.n	801ab8a <__gethex+0x46a>
 801aba8:	08047dd0 	.word	0x08047dd0

0801abac <L_shift>:
 801abac:	f1c2 0208 	rsb	r2, r2, #8
 801abb0:	0092      	lsls	r2, r2, #2
 801abb2:	b570      	push	{r4, r5, r6, lr}
 801abb4:	f1c2 0620 	rsb	r6, r2, #32
 801abb8:	6843      	ldr	r3, [r0, #4]
 801abba:	6804      	ldr	r4, [r0, #0]
 801abbc:	fa03 f506 	lsl.w	r5, r3, r6
 801abc0:	432c      	orrs	r4, r5
 801abc2:	40d3      	lsrs	r3, r2
 801abc4:	6004      	str	r4, [r0, #0]
 801abc6:	f840 3f04 	str.w	r3, [r0, #4]!
 801abca:	4288      	cmp	r0, r1
 801abcc:	d3f4      	bcc.n	801abb8 <L_shift+0xc>
 801abce:	bd70      	pop	{r4, r5, r6, pc}

0801abd0 <__match>:
 801abd0:	b530      	push	{r4, r5, lr}
 801abd2:	6803      	ldr	r3, [r0, #0]
 801abd4:	3301      	adds	r3, #1
 801abd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801abda:	b914      	cbnz	r4, 801abe2 <__match+0x12>
 801abdc:	6003      	str	r3, [r0, #0]
 801abde:	2001      	movs	r0, #1
 801abe0:	bd30      	pop	{r4, r5, pc}
 801abe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801abe6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801abea:	2d19      	cmp	r5, #25
 801abec:	bf98      	it	ls
 801abee:	3220      	addls	r2, #32
 801abf0:	42a2      	cmp	r2, r4
 801abf2:	d0f0      	beq.n	801abd6 <__match+0x6>
 801abf4:	2000      	movs	r0, #0
 801abf6:	e7f3      	b.n	801abe0 <__match+0x10>

0801abf8 <__hexnan>:
 801abf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801abfc:	680b      	ldr	r3, [r1, #0]
 801abfe:	115e      	asrs	r6, r3, #5
 801ac00:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801ac04:	f013 031f 	ands.w	r3, r3, #31
 801ac08:	b087      	sub	sp, #28
 801ac0a:	bf18      	it	ne
 801ac0c:	3604      	addne	r6, #4
 801ac0e:	2500      	movs	r5, #0
 801ac10:	1f37      	subs	r7, r6, #4
 801ac12:	4690      	mov	r8, r2
 801ac14:	6802      	ldr	r2, [r0, #0]
 801ac16:	9301      	str	r3, [sp, #4]
 801ac18:	4682      	mov	sl, r0
 801ac1a:	f846 5c04 	str.w	r5, [r6, #-4]
 801ac1e:	46b9      	mov	r9, r7
 801ac20:	463c      	mov	r4, r7
 801ac22:	9502      	str	r5, [sp, #8]
 801ac24:	46ab      	mov	fp, r5
 801ac26:	7851      	ldrb	r1, [r2, #1]
 801ac28:	1c53      	adds	r3, r2, #1
 801ac2a:	9303      	str	r3, [sp, #12]
 801ac2c:	b341      	cbz	r1, 801ac80 <__hexnan+0x88>
 801ac2e:	4608      	mov	r0, r1
 801ac30:	9205      	str	r2, [sp, #20]
 801ac32:	9104      	str	r1, [sp, #16]
 801ac34:	f7ff fd5f 	bl	801a6f6 <__hexdig_fun>
 801ac38:	2800      	cmp	r0, #0
 801ac3a:	d14f      	bne.n	801acdc <__hexnan+0xe4>
 801ac3c:	9904      	ldr	r1, [sp, #16]
 801ac3e:	9a05      	ldr	r2, [sp, #20]
 801ac40:	2920      	cmp	r1, #32
 801ac42:	d818      	bhi.n	801ac76 <__hexnan+0x7e>
 801ac44:	9b02      	ldr	r3, [sp, #8]
 801ac46:	459b      	cmp	fp, r3
 801ac48:	dd13      	ble.n	801ac72 <__hexnan+0x7a>
 801ac4a:	454c      	cmp	r4, r9
 801ac4c:	d206      	bcs.n	801ac5c <__hexnan+0x64>
 801ac4e:	2d07      	cmp	r5, #7
 801ac50:	dc04      	bgt.n	801ac5c <__hexnan+0x64>
 801ac52:	462a      	mov	r2, r5
 801ac54:	4649      	mov	r1, r9
 801ac56:	4620      	mov	r0, r4
 801ac58:	f7ff ffa8 	bl	801abac <L_shift>
 801ac5c:	4544      	cmp	r4, r8
 801ac5e:	d950      	bls.n	801ad02 <__hexnan+0x10a>
 801ac60:	2300      	movs	r3, #0
 801ac62:	f1a4 0904 	sub.w	r9, r4, #4
 801ac66:	f844 3c04 	str.w	r3, [r4, #-4]
 801ac6a:	f8cd b008 	str.w	fp, [sp, #8]
 801ac6e:	464c      	mov	r4, r9
 801ac70:	461d      	mov	r5, r3
 801ac72:	9a03      	ldr	r2, [sp, #12]
 801ac74:	e7d7      	b.n	801ac26 <__hexnan+0x2e>
 801ac76:	2929      	cmp	r1, #41	; 0x29
 801ac78:	d156      	bne.n	801ad28 <__hexnan+0x130>
 801ac7a:	3202      	adds	r2, #2
 801ac7c:	f8ca 2000 	str.w	r2, [sl]
 801ac80:	f1bb 0f00 	cmp.w	fp, #0
 801ac84:	d050      	beq.n	801ad28 <__hexnan+0x130>
 801ac86:	454c      	cmp	r4, r9
 801ac88:	d206      	bcs.n	801ac98 <__hexnan+0xa0>
 801ac8a:	2d07      	cmp	r5, #7
 801ac8c:	dc04      	bgt.n	801ac98 <__hexnan+0xa0>
 801ac8e:	462a      	mov	r2, r5
 801ac90:	4649      	mov	r1, r9
 801ac92:	4620      	mov	r0, r4
 801ac94:	f7ff ff8a 	bl	801abac <L_shift>
 801ac98:	4544      	cmp	r4, r8
 801ac9a:	d934      	bls.n	801ad06 <__hexnan+0x10e>
 801ac9c:	f1a8 0204 	sub.w	r2, r8, #4
 801aca0:	4623      	mov	r3, r4
 801aca2:	f853 1b04 	ldr.w	r1, [r3], #4
 801aca6:	f842 1f04 	str.w	r1, [r2, #4]!
 801acaa:	429f      	cmp	r7, r3
 801acac:	d2f9      	bcs.n	801aca2 <__hexnan+0xaa>
 801acae:	1b3b      	subs	r3, r7, r4
 801acb0:	f023 0303 	bic.w	r3, r3, #3
 801acb4:	3304      	adds	r3, #4
 801acb6:	3401      	adds	r4, #1
 801acb8:	3e03      	subs	r6, #3
 801acba:	42b4      	cmp	r4, r6
 801acbc:	bf88      	it	hi
 801acbe:	2304      	movhi	r3, #4
 801acc0:	4443      	add	r3, r8
 801acc2:	2200      	movs	r2, #0
 801acc4:	f843 2b04 	str.w	r2, [r3], #4
 801acc8:	429f      	cmp	r7, r3
 801acca:	d2fb      	bcs.n	801acc4 <__hexnan+0xcc>
 801accc:	683b      	ldr	r3, [r7, #0]
 801acce:	b91b      	cbnz	r3, 801acd8 <__hexnan+0xe0>
 801acd0:	4547      	cmp	r7, r8
 801acd2:	d127      	bne.n	801ad24 <__hexnan+0x12c>
 801acd4:	2301      	movs	r3, #1
 801acd6:	603b      	str	r3, [r7, #0]
 801acd8:	2005      	movs	r0, #5
 801acda:	e026      	b.n	801ad2a <__hexnan+0x132>
 801acdc:	3501      	adds	r5, #1
 801acde:	2d08      	cmp	r5, #8
 801ace0:	f10b 0b01 	add.w	fp, fp, #1
 801ace4:	dd06      	ble.n	801acf4 <__hexnan+0xfc>
 801ace6:	4544      	cmp	r4, r8
 801ace8:	d9c3      	bls.n	801ac72 <__hexnan+0x7a>
 801acea:	2300      	movs	r3, #0
 801acec:	f844 3c04 	str.w	r3, [r4, #-4]
 801acf0:	2501      	movs	r5, #1
 801acf2:	3c04      	subs	r4, #4
 801acf4:	6822      	ldr	r2, [r4, #0]
 801acf6:	f000 000f 	and.w	r0, r0, #15
 801acfa:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801acfe:	6022      	str	r2, [r4, #0]
 801ad00:	e7b7      	b.n	801ac72 <__hexnan+0x7a>
 801ad02:	2508      	movs	r5, #8
 801ad04:	e7b5      	b.n	801ac72 <__hexnan+0x7a>
 801ad06:	9b01      	ldr	r3, [sp, #4]
 801ad08:	2b00      	cmp	r3, #0
 801ad0a:	d0df      	beq.n	801accc <__hexnan+0xd4>
 801ad0c:	f04f 32ff 	mov.w	r2, #4294967295
 801ad10:	f1c3 0320 	rsb	r3, r3, #32
 801ad14:	fa22 f303 	lsr.w	r3, r2, r3
 801ad18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801ad1c:	401a      	ands	r2, r3
 801ad1e:	f846 2c04 	str.w	r2, [r6, #-4]
 801ad22:	e7d3      	b.n	801accc <__hexnan+0xd4>
 801ad24:	3f04      	subs	r7, #4
 801ad26:	e7d1      	b.n	801accc <__hexnan+0xd4>
 801ad28:	2004      	movs	r0, #4
 801ad2a:	b007      	add	sp, #28
 801ad2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ad30 <_localeconv_r>:
 801ad30:	4800      	ldr	r0, [pc, #0]	; (801ad34 <_localeconv_r+0x4>)
 801ad32:	4770      	bx	lr
 801ad34:	200001ac 	.word	0x200001ac

0801ad38 <__retarget_lock_init_recursive>:
 801ad38:	4770      	bx	lr

0801ad3a <__retarget_lock_acquire_recursive>:
 801ad3a:	4770      	bx	lr

0801ad3c <__retarget_lock_release_recursive>:
 801ad3c:	4770      	bx	lr

0801ad3e <__swhatbuf_r>:
 801ad3e:	b570      	push	{r4, r5, r6, lr}
 801ad40:	460e      	mov	r6, r1
 801ad42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad46:	2900      	cmp	r1, #0
 801ad48:	b096      	sub	sp, #88	; 0x58
 801ad4a:	4614      	mov	r4, r2
 801ad4c:	461d      	mov	r5, r3
 801ad4e:	da08      	bge.n	801ad62 <__swhatbuf_r+0x24>
 801ad50:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801ad54:	2200      	movs	r2, #0
 801ad56:	602a      	str	r2, [r5, #0]
 801ad58:	061a      	lsls	r2, r3, #24
 801ad5a:	d410      	bmi.n	801ad7e <__swhatbuf_r+0x40>
 801ad5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ad60:	e00e      	b.n	801ad80 <__swhatbuf_r+0x42>
 801ad62:	466a      	mov	r2, sp
 801ad64:	f001 f806 	bl	801bd74 <_fstat_r>
 801ad68:	2800      	cmp	r0, #0
 801ad6a:	dbf1      	blt.n	801ad50 <__swhatbuf_r+0x12>
 801ad6c:	9a01      	ldr	r2, [sp, #4]
 801ad6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ad72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ad76:	425a      	negs	r2, r3
 801ad78:	415a      	adcs	r2, r3
 801ad7a:	602a      	str	r2, [r5, #0]
 801ad7c:	e7ee      	b.n	801ad5c <__swhatbuf_r+0x1e>
 801ad7e:	2340      	movs	r3, #64	; 0x40
 801ad80:	2000      	movs	r0, #0
 801ad82:	6023      	str	r3, [r4, #0]
 801ad84:	b016      	add	sp, #88	; 0x58
 801ad86:	bd70      	pop	{r4, r5, r6, pc}

0801ad88 <__smakebuf_r>:
 801ad88:	898b      	ldrh	r3, [r1, #12]
 801ad8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801ad8c:	079d      	lsls	r5, r3, #30
 801ad8e:	4606      	mov	r6, r0
 801ad90:	460c      	mov	r4, r1
 801ad92:	d507      	bpl.n	801ada4 <__smakebuf_r+0x1c>
 801ad94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801ad98:	6023      	str	r3, [r4, #0]
 801ad9a:	6123      	str	r3, [r4, #16]
 801ad9c:	2301      	movs	r3, #1
 801ad9e:	6163      	str	r3, [r4, #20]
 801ada0:	b002      	add	sp, #8
 801ada2:	bd70      	pop	{r4, r5, r6, pc}
 801ada4:	ab01      	add	r3, sp, #4
 801ada6:	466a      	mov	r2, sp
 801ada8:	f7ff ffc9 	bl	801ad3e <__swhatbuf_r>
 801adac:	9900      	ldr	r1, [sp, #0]
 801adae:	4605      	mov	r5, r0
 801adb0:	4630      	mov	r0, r6
 801adb2:	f7fc fb43 	bl	801743c <_malloc_r>
 801adb6:	b948      	cbnz	r0, 801adcc <__smakebuf_r+0x44>
 801adb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801adbc:	059a      	lsls	r2, r3, #22
 801adbe:	d4ef      	bmi.n	801ada0 <__smakebuf_r+0x18>
 801adc0:	f023 0303 	bic.w	r3, r3, #3
 801adc4:	f043 0302 	orr.w	r3, r3, #2
 801adc8:	81a3      	strh	r3, [r4, #12]
 801adca:	e7e3      	b.n	801ad94 <__smakebuf_r+0xc>
 801adcc:	4b0d      	ldr	r3, [pc, #52]	; (801ae04 <__smakebuf_r+0x7c>)
 801adce:	62b3      	str	r3, [r6, #40]	; 0x28
 801add0:	89a3      	ldrh	r3, [r4, #12]
 801add2:	6020      	str	r0, [r4, #0]
 801add4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801add8:	81a3      	strh	r3, [r4, #12]
 801adda:	9b00      	ldr	r3, [sp, #0]
 801addc:	6163      	str	r3, [r4, #20]
 801adde:	9b01      	ldr	r3, [sp, #4]
 801ade0:	6120      	str	r0, [r4, #16]
 801ade2:	b15b      	cbz	r3, 801adfc <__smakebuf_r+0x74>
 801ade4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ade8:	4630      	mov	r0, r6
 801adea:	f000 ffd5 	bl	801bd98 <_isatty_r>
 801adee:	b128      	cbz	r0, 801adfc <__smakebuf_r+0x74>
 801adf0:	89a3      	ldrh	r3, [r4, #12]
 801adf2:	f023 0303 	bic.w	r3, r3, #3
 801adf6:	f043 0301 	orr.w	r3, r3, #1
 801adfa:	81a3      	strh	r3, [r4, #12]
 801adfc:	89a0      	ldrh	r0, [r4, #12]
 801adfe:	4305      	orrs	r5, r0
 801ae00:	81a5      	strh	r5, [r4, #12]
 801ae02:	e7cd      	b.n	801ada0 <__smakebuf_r+0x18>
 801ae04:	0801a4b1 	.word	0x0801a4b1

0801ae08 <__ascii_mbtowc>:
 801ae08:	b082      	sub	sp, #8
 801ae0a:	b901      	cbnz	r1, 801ae0e <__ascii_mbtowc+0x6>
 801ae0c:	a901      	add	r1, sp, #4
 801ae0e:	b142      	cbz	r2, 801ae22 <__ascii_mbtowc+0x1a>
 801ae10:	b14b      	cbz	r3, 801ae26 <__ascii_mbtowc+0x1e>
 801ae12:	7813      	ldrb	r3, [r2, #0]
 801ae14:	600b      	str	r3, [r1, #0]
 801ae16:	7812      	ldrb	r2, [r2, #0]
 801ae18:	1e10      	subs	r0, r2, #0
 801ae1a:	bf18      	it	ne
 801ae1c:	2001      	movne	r0, #1
 801ae1e:	b002      	add	sp, #8
 801ae20:	4770      	bx	lr
 801ae22:	4610      	mov	r0, r2
 801ae24:	e7fb      	b.n	801ae1e <__ascii_mbtowc+0x16>
 801ae26:	f06f 0001 	mvn.w	r0, #1
 801ae2a:	e7f8      	b.n	801ae1e <__ascii_mbtowc+0x16>

0801ae2c <memmove>:
 801ae2c:	4288      	cmp	r0, r1
 801ae2e:	b510      	push	{r4, lr}
 801ae30:	eb01 0402 	add.w	r4, r1, r2
 801ae34:	d902      	bls.n	801ae3c <memmove+0x10>
 801ae36:	4284      	cmp	r4, r0
 801ae38:	4623      	mov	r3, r4
 801ae3a:	d807      	bhi.n	801ae4c <memmove+0x20>
 801ae3c:	1e43      	subs	r3, r0, #1
 801ae3e:	42a1      	cmp	r1, r4
 801ae40:	d008      	beq.n	801ae54 <memmove+0x28>
 801ae42:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ae46:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ae4a:	e7f8      	b.n	801ae3e <memmove+0x12>
 801ae4c:	4402      	add	r2, r0
 801ae4e:	4601      	mov	r1, r0
 801ae50:	428a      	cmp	r2, r1
 801ae52:	d100      	bne.n	801ae56 <memmove+0x2a>
 801ae54:	bd10      	pop	{r4, pc}
 801ae56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ae5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ae5e:	e7f7      	b.n	801ae50 <memmove+0x24>

0801ae60 <__malloc_lock>:
 801ae60:	4801      	ldr	r0, [pc, #4]	; (801ae68 <__malloc_lock+0x8>)
 801ae62:	f7ff bf6a 	b.w	801ad3a <__retarget_lock_acquire_recursive>
 801ae66:	bf00      	nop
 801ae68:	20005b60 	.word	0x20005b60

0801ae6c <__malloc_unlock>:
 801ae6c:	4801      	ldr	r0, [pc, #4]	; (801ae74 <__malloc_unlock+0x8>)
 801ae6e:	f7ff bf65 	b.w	801ad3c <__retarget_lock_release_recursive>
 801ae72:	bf00      	nop
 801ae74:	20005b60 	.word	0x20005b60

0801ae78 <_Balloc>:
 801ae78:	b570      	push	{r4, r5, r6, lr}
 801ae7a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ae7c:	4604      	mov	r4, r0
 801ae7e:	460d      	mov	r5, r1
 801ae80:	b976      	cbnz	r6, 801aea0 <_Balloc+0x28>
 801ae82:	2010      	movs	r0, #16
 801ae84:	f7fc fa38 	bl	80172f8 <malloc>
 801ae88:	4602      	mov	r2, r0
 801ae8a:	6260      	str	r0, [r4, #36]	; 0x24
 801ae8c:	b920      	cbnz	r0, 801ae98 <_Balloc+0x20>
 801ae8e:	4b18      	ldr	r3, [pc, #96]	; (801aef0 <_Balloc+0x78>)
 801ae90:	4818      	ldr	r0, [pc, #96]	; (801aef4 <_Balloc+0x7c>)
 801ae92:	2166      	movs	r1, #102	; 0x66
 801ae94:	f7fc f9d6 	bl	8017244 <__assert_func>
 801ae98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ae9c:	6006      	str	r6, [r0, #0]
 801ae9e:	60c6      	str	r6, [r0, #12]
 801aea0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801aea2:	68f3      	ldr	r3, [r6, #12]
 801aea4:	b183      	cbz	r3, 801aec8 <_Balloc+0x50>
 801aea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aea8:	68db      	ldr	r3, [r3, #12]
 801aeaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aeae:	b9b8      	cbnz	r0, 801aee0 <_Balloc+0x68>
 801aeb0:	2101      	movs	r1, #1
 801aeb2:	fa01 f605 	lsl.w	r6, r1, r5
 801aeb6:	1d72      	adds	r2, r6, #5
 801aeb8:	0092      	lsls	r2, r2, #2
 801aeba:	4620      	mov	r0, r4
 801aebc:	f000 fc9d 	bl	801b7fa <_calloc_r>
 801aec0:	b160      	cbz	r0, 801aedc <_Balloc+0x64>
 801aec2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801aec6:	e00e      	b.n	801aee6 <_Balloc+0x6e>
 801aec8:	2221      	movs	r2, #33	; 0x21
 801aeca:	2104      	movs	r1, #4
 801aecc:	4620      	mov	r0, r4
 801aece:	f000 fc94 	bl	801b7fa <_calloc_r>
 801aed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aed4:	60f0      	str	r0, [r6, #12]
 801aed6:	68db      	ldr	r3, [r3, #12]
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	d1e4      	bne.n	801aea6 <_Balloc+0x2e>
 801aedc:	2000      	movs	r0, #0
 801aede:	bd70      	pop	{r4, r5, r6, pc}
 801aee0:	6802      	ldr	r2, [r0, #0]
 801aee2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801aee6:	2300      	movs	r3, #0
 801aee8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801aeec:	e7f7      	b.n	801aede <_Balloc+0x66>
 801aeee:	bf00      	nop
 801aef0:	08047d5e 	.word	0x08047d5e
 801aef4:	08047ec0 	.word	0x08047ec0

0801aef8 <_Bfree>:
 801aef8:	b570      	push	{r4, r5, r6, lr}
 801aefa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801aefc:	4605      	mov	r5, r0
 801aefe:	460c      	mov	r4, r1
 801af00:	b976      	cbnz	r6, 801af20 <_Bfree+0x28>
 801af02:	2010      	movs	r0, #16
 801af04:	f7fc f9f8 	bl	80172f8 <malloc>
 801af08:	4602      	mov	r2, r0
 801af0a:	6268      	str	r0, [r5, #36]	; 0x24
 801af0c:	b920      	cbnz	r0, 801af18 <_Bfree+0x20>
 801af0e:	4b09      	ldr	r3, [pc, #36]	; (801af34 <_Bfree+0x3c>)
 801af10:	4809      	ldr	r0, [pc, #36]	; (801af38 <_Bfree+0x40>)
 801af12:	218a      	movs	r1, #138	; 0x8a
 801af14:	f7fc f996 	bl	8017244 <__assert_func>
 801af18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801af1c:	6006      	str	r6, [r0, #0]
 801af1e:	60c6      	str	r6, [r0, #12]
 801af20:	b13c      	cbz	r4, 801af32 <_Bfree+0x3a>
 801af22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801af24:	6862      	ldr	r2, [r4, #4]
 801af26:	68db      	ldr	r3, [r3, #12]
 801af28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801af2c:	6021      	str	r1, [r4, #0]
 801af2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801af32:	bd70      	pop	{r4, r5, r6, pc}
 801af34:	08047d5e 	.word	0x08047d5e
 801af38:	08047ec0 	.word	0x08047ec0

0801af3c <__multadd>:
 801af3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af40:	690d      	ldr	r5, [r1, #16]
 801af42:	4607      	mov	r7, r0
 801af44:	460c      	mov	r4, r1
 801af46:	461e      	mov	r6, r3
 801af48:	f101 0c14 	add.w	ip, r1, #20
 801af4c:	2000      	movs	r0, #0
 801af4e:	f8dc 3000 	ldr.w	r3, [ip]
 801af52:	b299      	uxth	r1, r3
 801af54:	fb02 6101 	mla	r1, r2, r1, r6
 801af58:	0c1e      	lsrs	r6, r3, #16
 801af5a:	0c0b      	lsrs	r3, r1, #16
 801af5c:	fb02 3306 	mla	r3, r2, r6, r3
 801af60:	b289      	uxth	r1, r1
 801af62:	3001      	adds	r0, #1
 801af64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801af68:	4285      	cmp	r5, r0
 801af6a:	f84c 1b04 	str.w	r1, [ip], #4
 801af6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801af72:	dcec      	bgt.n	801af4e <__multadd+0x12>
 801af74:	b30e      	cbz	r6, 801afba <__multadd+0x7e>
 801af76:	68a3      	ldr	r3, [r4, #8]
 801af78:	42ab      	cmp	r3, r5
 801af7a:	dc19      	bgt.n	801afb0 <__multadd+0x74>
 801af7c:	6861      	ldr	r1, [r4, #4]
 801af7e:	4638      	mov	r0, r7
 801af80:	3101      	adds	r1, #1
 801af82:	f7ff ff79 	bl	801ae78 <_Balloc>
 801af86:	4680      	mov	r8, r0
 801af88:	b928      	cbnz	r0, 801af96 <__multadd+0x5a>
 801af8a:	4602      	mov	r2, r0
 801af8c:	4b0c      	ldr	r3, [pc, #48]	; (801afc0 <__multadd+0x84>)
 801af8e:	480d      	ldr	r0, [pc, #52]	; (801afc4 <__multadd+0x88>)
 801af90:	21b5      	movs	r1, #181	; 0xb5
 801af92:	f7fc f957 	bl	8017244 <__assert_func>
 801af96:	6922      	ldr	r2, [r4, #16]
 801af98:	3202      	adds	r2, #2
 801af9a:	f104 010c 	add.w	r1, r4, #12
 801af9e:	0092      	lsls	r2, r2, #2
 801afa0:	300c      	adds	r0, #12
 801afa2:	f7fc f9c9 	bl	8017338 <memcpy>
 801afa6:	4621      	mov	r1, r4
 801afa8:	4638      	mov	r0, r7
 801afaa:	f7ff ffa5 	bl	801aef8 <_Bfree>
 801afae:	4644      	mov	r4, r8
 801afb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801afb4:	3501      	adds	r5, #1
 801afb6:	615e      	str	r6, [r3, #20]
 801afb8:	6125      	str	r5, [r4, #16]
 801afba:	4620      	mov	r0, r4
 801afbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801afc0:	08047dd0 	.word	0x08047dd0
 801afc4:	08047ec0 	.word	0x08047ec0

0801afc8 <__s2b>:
 801afc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801afcc:	460c      	mov	r4, r1
 801afce:	4615      	mov	r5, r2
 801afd0:	461f      	mov	r7, r3
 801afd2:	2209      	movs	r2, #9
 801afd4:	3308      	adds	r3, #8
 801afd6:	4606      	mov	r6, r0
 801afd8:	fb93 f3f2 	sdiv	r3, r3, r2
 801afdc:	2100      	movs	r1, #0
 801afde:	2201      	movs	r2, #1
 801afe0:	429a      	cmp	r2, r3
 801afe2:	db09      	blt.n	801aff8 <__s2b+0x30>
 801afe4:	4630      	mov	r0, r6
 801afe6:	f7ff ff47 	bl	801ae78 <_Balloc>
 801afea:	b940      	cbnz	r0, 801affe <__s2b+0x36>
 801afec:	4602      	mov	r2, r0
 801afee:	4b19      	ldr	r3, [pc, #100]	; (801b054 <__s2b+0x8c>)
 801aff0:	4819      	ldr	r0, [pc, #100]	; (801b058 <__s2b+0x90>)
 801aff2:	21ce      	movs	r1, #206	; 0xce
 801aff4:	f7fc f926 	bl	8017244 <__assert_func>
 801aff8:	0052      	lsls	r2, r2, #1
 801affa:	3101      	adds	r1, #1
 801affc:	e7f0      	b.n	801afe0 <__s2b+0x18>
 801affe:	9b08      	ldr	r3, [sp, #32]
 801b000:	6143      	str	r3, [r0, #20]
 801b002:	2d09      	cmp	r5, #9
 801b004:	f04f 0301 	mov.w	r3, #1
 801b008:	6103      	str	r3, [r0, #16]
 801b00a:	dd16      	ble.n	801b03a <__s2b+0x72>
 801b00c:	f104 0909 	add.w	r9, r4, #9
 801b010:	46c8      	mov	r8, r9
 801b012:	442c      	add	r4, r5
 801b014:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b018:	4601      	mov	r1, r0
 801b01a:	3b30      	subs	r3, #48	; 0x30
 801b01c:	220a      	movs	r2, #10
 801b01e:	4630      	mov	r0, r6
 801b020:	f7ff ff8c 	bl	801af3c <__multadd>
 801b024:	45a0      	cmp	r8, r4
 801b026:	d1f5      	bne.n	801b014 <__s2b+0x4c>
 801b028:	f1a5 0408 	sub.w	r4, r5, #8
 801b02c:	444c      	add	r4, r9
 801b02e:	1b2d      	subs	r5, r5, r4
 801b030:	1963      	adds	r3, r4, r5
 801b032:	42bb      	cmp	r3, r7
 801b034:	db04      	blt.n	801b040 <__s2b+0x78>
 801b036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b03a:	340a      	adds	r4, #10
 801b03c:	2509      	movs	r5, #9
 801b03e:	e7f6      	b.n	801b02e <__s2b+0x66>
 801b040:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b044:	4601      	mov	r1, r0
 801b046:	3b30      	subs	r3, #48	; 0x30
 801b048:	220a      	movs	r2, #10
 801b04a:	4630      	mov	r0, r6
 801b04c:	f7ff ff76 	bl	801af3c <__multadd>
 801b050:	e7ee      	b.n	801b030 <__s2b+0x68>
 801b052:	bf00      	nop
 801b054:	08047dd0 	.word	0x08047dd0
 801b058:	08047ec0 	.word	0x08047ec0

0801b05c <__hi0bits>:
 801b05c:	0c03      	lsrs	r3, r0, #16
 801b05e:	041b      	lsls	r3, r3, #16
 801b060:	b9d3      	cbnz	r3, 801b098 <__hi0bits+0x3c>
 801b062:	0400      	lsls	r0, r0, #16
 801b064:	2310      	movs	r3, #16
 801b066:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b06a:	bf04      	itt	eq
 801b06c:	0200      	lsleq	r0, r0, #8
 801b06e:	3308      	addeq	r3, #8
 801b070:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b074:	bf04      	itt	eq
 801b076:	0100      	lsleq	r0, r0, #4
 801b078:	3304      	addeq	r3, #4
 801b07a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b07e:	bf04      	itt	eq
 801b080:	0080      	lsleq	r0, r0, #2
 801b082:	3302      	addeq	r3, #2
 801b084:	2800      	cmp	r0, #0
 801b086:	db05      	blt.n	801b094 <__hi0bits+0x38>
 801b088:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b08c:	f103 0301 	add.w	r3, r3, #1
 801b090:	bf08      	it	eq
 801b092:	2320      	moveq	r3, #32
 801b094:	4618      	mov	r0, r3
 801b096:	4770      	bx	lr
 801b098:	2300      	movs	r3, #0
 801b09a:	e7e4      	b.n	801b066 <__hi0bits+0xa>

0801b09c <__lo0bits>:
 801b09c:	6803      	ldr	r3, [r0, #0]
 801b09e:	f013 0207 	ands.w	r2, r3, #7
 801b0a2:	4601      	mov	r1, r0
 801b0a4:	d00b      	beq.n	801b0be <__lo0bits+0x22>
 801b0a6:	07da      	lsls	r2, r3, #31
 801b0a8:	d423      	bmi.n	801b0f2 <__lo0bits+0x56>
 801b0aa:	0798      	lsls	r0, r3, #30
 801b0ac:	bf49      	itett	mi
 801b0ae:	085b      	lsrmi	r3, r3, #1
 801b0b0:	089b      	lsrpl	r3, r3, #2
 801b0b2:	2001      	movmi	r0, #1
 801b0b4:	600b      	strmi	r3, [r1, #0]
 801b0b6:	bf5c      	itt	pl
 801b0b8:	600b      	strpl	r3, [r1, #0]
 801b0ba:	2002      	movpl	r0, #2
 801b0bc:	4770      	bx	lr
 801b0be:	b298      	uxth	r0, r3
 801b0c0:	b9a8      	cbnz	r0, 801b0ee <__lo0bits+0x52>
 801b0c2:	0c1b      	lsrs	r3, r3, #16
 801b0c4:	2010      	movs	r0, #16
 801b0c6:	b2da      	uxtb	r2, r3
 801b0c8:	b90a      	cbnz	r2, 801b0ce <__lo0bits+0x32>
 801b0ca:	3008      	adds	r0, #8
 801b0cc:	0a1b      	lsrs	r3, r3, #8
 801b0ce:	071a      	lsls	r2, r3, #28
 801b0d0:	bf04      	itt	eq
 801b0d2:	091b      	lsreq	r3, r3, #4
 801b0d4:	3004      	addeq	r0, #4
 801b0d6:	079a      	lsls	r2, r3, #30
 801b0d8:	bf04      	itt	eq
 801b0da:	089b      	lsreq	r3, r3, #2
 801b0dc:	3002      	addeq	r0, #2
 801b0de:	07da      	lsls	r2, r3, #31
 801b0e0:	d403      	bmi.n	801b0ea <__lo0bits+0x4e>
 801b0e2:	085b      	lsrs	r3, r3, #1
 801b0e4:	f100 0001 	add.w	r0, r0, #1
 801b0e8:	d005      	beq.n	801b0f6 <__lo0bits+0x5a>
 801b0ea:	600b      	str	r3, [r1, #0]
 801b0ec:	4770      	bx	lr
 801b0ee:	4610      	mov	r0, r2
 801b0f0:	e7e9      	b.n	801b0c6 <__lo0bits+0x2a>
 801b0f2:	2000      	movs	r0, #0
 801b0f4:	4770      	bx	lr
 801b0f6:	2020      	movs	r0, #32
 801b0f8:	4770      	bx	lr
	...

0801b0fc <__i2b>:
 801b0fc:	b510      	push	{r4, lr}
 801b0fe:	460c      	mov	r4, r1
 801b100:	2101      	movs	r1, #1
 801b102:	f7ff feb9 	bl	801ae78 <_Balloc>
 801b106:	4602      	mov	r2, r0
 801b108:	b928      	cbnz	r0, 801b116 <__i2b+0x1a>
 801b10a:	4b05      	ldr	r3, [pc, #20]	; (801b120 <__i2b+0x24>)
 801b10c:	4805      	ldr	r0, [pc, #20]	; (801b124 <__i2b+0x28>)
 801b10e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801b112:	f7fc f897 	bl	8017244 <__assert_func>
 801b116:	2301      	movs	r3, #1
 801b118:	6144      	str	r4, [r0, #20]
 801b11a:	6103      	str	r3, [r0, #16]
 801b11c:	bd10      	pop	{r4, pc}
 801b11e:	bf00      	nop
 801b120:	08047dd0 	.word	0x08047dd0
 801b124:	08047ec0 	.word	0x08047ec0

0801b128 <__multiply>:
 801b128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b12c:	4691      	mov	r9, r2
 801b12e:	690a      	ldr	r2, [r1, #16]
 801b130:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b134:	429a      	cmp	r2, r3
 801b136:	bfb8      	it	lt
 801b138:	460b      	movlt	r3, r1
 801b13a:	460c      	mov	r4, r1
 801b13c:	bfbc      	itt	lt
 801b13e:	464c      	movlt	r4, r9
 801b140:	4699      	movlt	r9, r3
 801b142:	6927      	ldr	r7, [r4, #16]
 801b144:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b148:	68a3      	ldr	r3, [r4, #8]
 801b14a:	6861      	ldr	r1, [r4, #4]
 801b14c:	eb07 060a 	add.w	r6, r7, sl
 801b150:	42b3      	cmp	r3, r6
 801b152:	b085      	sub	sp, #20
 801b154:	bfb8      	it	lt
 801b156:	3101      	addlt	r1, #1
 801b158:	f7ff fe8e 	bl	801ae78 <_Balloc>
 801b15c:	b930      	cbnz	r0, 801b16c <__multiply+0x44>
 801b15e:	4602      	mov	r2, r0
 801b160:	4b44      	ldr	r3, [pc, #272]	; (801b274 <__multiply+0x14c>)
 801b162:	4845      	ldr	r0, [pc, #276]	; (801b278 <__multiply+0x150>)
 801b164:	f240 115d 	movw	r1, #349	; 0x15d
 801b168:	f7fc f86c 	bl	8017244 <__assert_func>
 801b16c:	f100 0514 	add.w	r5, r0, #20
 801b170:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b174:	462b      	mov	r3, r5
 801b176:	2200      	movs	r2, #0
 801b178:	4543      	cmp	r3, r8
 801b17a:	d321      	bcc.n	801b1c0 <__multiply+0x98>
 801b17c:	f104 0314 	add.w	r3, r4, #20
 801b180:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801b184:	f109 0314 	add.w	r3, r9, #20
 801b188:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801b18c:	9202      	str	r2, [sp, #8]
 801b18e:	1b3a      	subs	r2, r7, r4
 801b190:	3a15      	subs	r2, #21
 801b192:	f022 0203 	bic.w	r2, r2, #3
 801b196:	3204      	adds	r2, #4
 801b198:	f104 0115 	add.w	r1, r4, #21
 801b19c:	428f      	cmp	r7, r1
 801b19e:	bf38      	it	cc
 801b1a0:	2204      	movcc	r2, #4
 801b1a2:	9201      	str	r2, [sp, #4]
 801b1a4:	9a02      	ldr	r2, [sp, #8]
 801b1a6:	9303      	str	r3, [sp, #12]
 801b1a8:	429a      	cmp	r2, r3
 801b1aa:	d80c      	bhi.n	801b1c6 <__multiply+0x9e>
 801b1ac:	2e00      	cmp	r6, #0
 801b1ae:	dd03      	ble.n	801b1b8 <__multiply+0x90>
 801b1b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b1b4:	2b00      	cmp	r3, #0
 801b1b6:	d05a      	beq.n	801b26e <__multiply+0x146>
 801b1b8:	6106      	str	r6, [r0, #16]
 801b1ba:	b005      	add	sp, #20
 801b1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1c0:	f843 2b04 	str.w	r2, [r3], #4
 801b1c4:	e7d8      	b.n	801b178 <__multiply+0x50>
 801b1c6:	f8b3 a000 	ldrh.w	sl, [r3]
 801b1ca:	f1ba 0f00 	cmp.w	sl, #0
 801b1ce:	d024      	beq.n	801b21a <__multiply+0xf2>
 801b1d0:	f104 0e14 	add.w	lr, r4, #20
 801b1d4:	46a9      	mov	r9, r5
 801b1d6:	f04f 0c00 	mov.w	ip, #0
 801b1da:	f85e 2b04 	ldr.w	r2, [lr], #4
 801b1de:	f8d9 1000 	ldr.w	r1, [r9]
 801b1e2:	fa1f fb82 	uxth.w	fp, r2
 801b1e6:	b289      	uxth	r1, r1
 801b1e8:	fb0a 110b 	mla	r1, sl, fp, r1
 801b1ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801b1f0:	f8d9 2000 	ldr.w	r2, [r9]
 801b1f4:	4461      	add	r1, ip
 801b1f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b1fa:	fb0a c20b 	mla	r2, sl, fp, ip
 801b1fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b202:	b289      	uxth	r1, r1
 801b204:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b208:	4577      	cmp	r7, lr
 801b20a:	f849 1b04 	str.w	r1, [r9], #4
 801b20e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b212:	d8e2      	bhi.n	801b1da <__multiply+0xb2>
 801b214:	9a01      	ldr	r2, [sp, #4]
 801b216:	f845 c002 	str.w	ip, [r5, r2]
 801b21a:	9a03      	ldr	r2, [sp, #12]
 801b21c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b220:	3304      	adds	r3, #4
 801b222:	f1b9 0f00 	cmp.w	r9, #0
 801b226:	d020      	beq.n	801b26a <__multiply+0x142>
 801b228:	6829      	ldr	r1, [r5, #0]
 801b22a:	f104 0c14 	add.w	ip, r4, #20
 801b22e:	46ae      	mov	lr, r5
 801b230:	f04f 0a00 	mov.w	sl, #0
 801b234:	f8bc b000 	ldrh.w	fp, [ip]
 801b238:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b23c:	fb09 220b 	mla	r2, r9, fp, r2
 801b240:	4492      	add	sl, r2
 801b242:	b289      	uxth	r1, r1
 801b244:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801b248:	f84e 1b04 	str.w	r1, [lr], #4
 801b24c:	f85c 2b04 	ldr.w	r2, [ip], #4
 801b250:	f8be 1000 	ldrh.w	r1, [lr]
 801b254:	0c12      	lsrs	r2, r2, #16
 801b256:	fb09 1102 	mla	r1, r9, r2, r1
 801b25a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801b25e:	4567      	cmp	r7, ip
 801b260:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b264:	d8e6      	bhi.n	801b234 <__multiply+0x10c>
 801b266:	9a01      	ldr	r2, [sp, #4]
 801b268:	50a9      	str	r1, [r5, r2]
 801b26a:	3504      	adds	r5, #4
 801b26c:	e79a      	b.n	801b1a4 <__multiply+0x7c>
 801b26e:	3e01      	subs	r6, #1
 801b270:	e79c      	b.n	801b1ac <__multiply+0x84>
 801b272:	bf00      	nop
 801b274:	08047dd0 	.word	0x08047dd0
 801b278:	08047ec0 	.word	0x08047ec0

0801b27c <__pow5mult>:
 801b27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b280:	4615      	mov	r5, r2
 801b282:	f012 0203 	ands.w	r2, r2, #3
 801b286:	4606      	mov	r6, r0
 801b288:	460f      	mov	r7, r1
 801b28a:	d007      	beq.n	801b29c <__pow5mult+0x20>
 801b28c:	4c25      	ldr	r4, [pc, #148]	; (801b324 <__pow5mult+0xa8>)
 801b28e:	3a01      	subs	r2, #1
 801b290:	2300      	movs	r3, #0
 801b292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b296:	f7ff fe51 	bl	801af3c <__multadd>
 801b29a:	4607      	mov	r7, r0
 801b29c:	10ad      	asrs	r5, r5, #2
 801b29e:	d03d      	beq.n	801b31c <__pow5mult+0xa0>
 801b2a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801b2a2:	b97c      	cbnz	r4, 801b2c4 <__pow5mult+0x48>
 801b2a4:	2010      	movs	r0, #16
 801b2a6:	f7fc f827 	bl	80172f8 <malloc>
 801b2aa:	4602      	mov	r2, r0
 801b2ac:	6270      	str	r0, [r6, #36]	; 0x24
 801b2ae:	b928      	cbnz	r0, 801b2bc <__pow5mult+0x40>
 801b2b0:	4b1d      	ldr	r3, [pc, #116]	; (801b328 <__pow5mult+0xac>)
 801b2b2:	481e      	ldr	r0, [pc, #120]	; (801b32c <__pow5mult+0xb0>)
 801b2b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801b2b8:	f7fb ffc4 	bl	8017244 <__assert_func>
 801b2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b2c0:	6004      	str	r4, [r0, #0]
 801b2c2:	60c4      	str	r4, [r0, #12]
 801b2c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801b2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b2cc:	b94c      	cbnz	r4, 801b2e2 <__pow5mult+0x66>
 801b2ce:	f240 2171 	movw	r1, #625	; 0x271
 801b2d2:	4630      	mov	r0, r6
 801b2d4:	f7ff ff12 	bl	801b0fc <__i2b>
 801b2d8:	2300      	movs	r3, #0
 801b2da:	f8c8 0008 	str.w	r0, [r8, #8]
 801b2de:	4604      	mov	r4, r0
 801b2e0:	6003      	str	r3, [r0, #0]
 801b2e2:	f04f 0900 	mov.w	r9, #0
 801b2e6:	07eb      	lsls	r3, r5, #31
 801b2e8:	d50a      	bpl.n	801b300 <__pow5mult+0x84>
 801b2ea:	4639      	mov	r1, r7
 801b2ec:	4622      	mov	r2, r4
 801b2ee:	4630      	mov	r0, r6
 801b2f0:	f7ff ff1a 	bl	801b128 <__multiply>
 801b2f4:	4639      	mov	r1, r7
 801b2f6:	4680      	mov	r8, r0
 801b2f8:	4630      	mov	r0, r6
 801b2fa:	f7ff fdfd 	bl	801aef8 <_Bfree>
 801b2fe:	4647      	mov	r7, r8
 801b300:	106d      	asrs	r5, r5, #1
 801b302:	d00b      	beq.n	801b31c <__pow5mult+0xa0>
 801b304:	6820      	ldr	r0, [r4, #0]
 801b306:	b938      	cbnz	r0, 801b318 <__pow5mult+0x9c>
 801b308:	4622      	mov	r2, r4
 801b30a:	4621      	mov	r1, r4
 801b30c:	4630      	mov	r0, r6
 801b30e:	f7ff ff0b 	bl	801b128 <__multiply>
 801b312:	6020      	str	r0, [r4, #0]
 801b314:	f8c0 9000 	str.w	r9, [r0]
 801b318:	4604      	mov	r4, r0
 801b31a:	e7e4      	b.n	801b2e6 <__pow5mult+0x6a>
 801b31c:	4638      	mov	r0, r7
 801b31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b322:	bf00      	nop
 801b324:	08048010 	.word	0x08048010
 801b328:	08047d5e 	.word	0x08047d5e
 801b32c:	08047ec0 	.word	0x08047ec0

0801b330 <__lshift>:
 801b330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b334:	460c      	mov	r4, r1
 801b336:	6849      	ldr	r1, [r1, #4]
 801b338:	6923      	ldr	r3, [r4, #16]
 801b33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b33e:	68a3      	ldr	r3, [r4, #8]
 801b340:	4607      	mov	r7, r0
 801b342:	4691      	mov	r9, r2
 801b344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b348:	f108 0601 	add.w	r6, r8, #1
 801b34c:	42b3      	cmp	r3, r6
 801b34e:	db0b      	blt.n	801b368 <__lshift+0x38>
 801b350:	4638      	mov	r0, r7
 801b352:	f7ff fd91 	bl	801ae78 <_Balloc>
 801b356:	4605      	mov	r5, r0
 801b358:	b948      	cbnz	r0, 801b36e <__lshift+0x3e>
 801b35a:	4602      	mov	r2, r0
 801b35c:	4b2a      	ldr	r3, [pc, #168]	; (801b408 <__lshift+0xd8>)
 801b35e:	482b      	ldr	r0, [pc, #172]	; (801b40c <__lshift+0xdc>)
 801b360:	f240 11d9 	movw	r1, #473	; 0x1d9
 801b364:	f7fb ff6e 	bl	8017244 <__assert_func>
 801b368:	3101      	adds	r1, #1
 801b36a:	005b      	lsls	r3, r3, #1
 801b36c:	e7ee      	b.n	801b34c <__lshift+0x1c>
 801b36e:	2300      	movs	r3, #0
 801b370:	f100 0114 	add.w	r1, r0, #20
 801b374:	f100 0210 	add.w	r2, r0, #16
 801b378:	4618      	mov	r0, r3
 801b37a:	4553      	cmp	r3, sl
 801b37c:	db37      	blt.n	801b3ee <__lshift+0xbe>
 801b37e:	6920      	ldr	r0, [r4, #16]
 801b380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b384:	f104 0314 	add.w	r3, r4, #20
 801b388:	f019 091f 	ands.w	r9, r9, #31
 801b38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b390:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801b394:	d02f      	beq.n	801b3f6 <__lshift+0xc6>
 801b396:	f1c9 0e20 	rsb	lr, r9, #32
 801b39a:	468a      	mov	sl, r1
 801b39c:	f04f 0c00 	mov.w	ip, #0
 801b3a0:	681a      	ldr	r2, [r3, #0]
 801b3a2:	fa02 f209 	lsl.w	r2, r2, r9
 801b3a6:	ea42 020c 	orr.w	r2, r2, ip
 801b3aa:	f84a 2b04 	str.w	r2, [sl], #4
 801b3ae:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3b2:	4298      	cmp	r0, r3
 801b3b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 801b3b8:	d8f2      	bhi.n	801b3a0 <__lshift+0x70>
 801b3ba:	1b03      	subs	r3, r0, r4
 801b3bc:	3b15      	subs	r3, #21
 801b3be:	f023 0303 	bic.w	r3, r3, #3
 801b3c2:	3304      	adds	r3, #4
 801b3c4:	f104 0215 	add.w	r2, r4, #21
 801b3c8:	4290      	cmp	r0, r2
 801b3ca:	bf38      	it	cc
 801b3cc:	2304      	movcc	r3, #4
 801b3ce:	f841 c003 	str.w	ip, [r1, r3]
 801b3d2:	f1bc 0f00 	cmp.w	ip, #0
 801b3d6:	d001      	beq.n	801b3dc <__lshift+0xac>
 801b3d8:	f108 0602 	add.w	r6, r8, #2
 801b3dc:	3e01      	subs	r6, #1
 801b3de:	4638      	mov	r0, r7
 801b3e0:	612e      	str	r6, [r5, #16]
 801b3e2:	4621      	mov	r1, r4
 801b3e4:	f7ff fd88 	bl	801aef8 <_Bfree>
 801b3e8:	4628      	mov	r0, r5
 801b3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b3ee:	f842 0f04 	str.w	r0, [r2, #4]!
 801b3f2:	3301      	adds	r3, #1
 801b3f4:	e7c1      	b.n	801b37a <__lshift+0x4a>
 801b3f6:	3904      	subs	r1, #4
 801b3f8:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3fc:	f841 2f04 	str.w	r2, [r1, #4]!
 801b400:	4298      	cmp	r0, r3
 801b402:	d8f9      	bhi.n	801b3f8 <__lshift+0xc8>
 801b404:	e7ea      	b.n	801b3dc <__lshift+0xac>
 801b406:	bf00      	nop
 801b408:	08047dd0 	.word	0x08047dd0
 801b40c:	08047ec0 	.word	0x08047ec0

0801b410 <__mcmp>:
 801b410:	b530      	push	{r4, r5, lr}
 801b412:	6902      	ldr	r2, [r0, #16]
 801b414:	690c      	ldr	r4, [r1, #16]
 801b416:	1b12      	subs	r2, r2, r4
 801b418:	d10e      	bne.n	801b438 <__mcmp+0x28>
 801b41a:	f100 0314 	add.w	r3, r0, #20
 801b41e:	3114      	adds	r1, #20
 801b420:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b424:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b428:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b42c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b430:	42a5      	cmp	r5, r4
 801b432:	d003      	beq.n	801b43c <__mcmp+0x2c>
 801b434:	d305      	bcc.n	801b442 <__mcmp+0x32>
 801b436:	2201      	movs	r2, #1
 801b438:	4610      	mov	r0, r2
 801b43a:	bd30      	pop	{r4, r5, pc}
 801b43c:	4283      	cmp	r3, r0
 801b43e:	d3f3      	bcc.n	801b428 <__mcmp+0x18>
 801b440:	e7fa      	b.n	801b438 <__mcmp+0x28>
 801b442:	f04f 32ff 	mov.w	r2, #4294967295
 801b446:	e7f7      	b.n	801b438 <__mcmp+0x28>

0801b448 <__mdiff>:
 801b448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b44c:	460c      	mov	r4, r1
 801b44e:	4606      	mov	r6, r0
 801b450:	4611      	mov	r1, r2
 801b452:	4620      	mov	r0, r4
 801b454:	4690      	mov	r8, r2
 801b456:	f7ff ffdb 	bl	801b410 <__mcmp>
 801b45a:	1e05      	subs	r5, r0, #0
 801b45c:	d110      	bne.n	801b480 <__mdiff+0x38>
 801b45e:	4629      	mov	r1, r5
 801b460:	4630      	mov	r0, r6
 801b462:	f7ff fd09 	bl	801ae78 <_Balloc>
 801b466:	b930      	cbnz	r0, 801b476 <__mdiff+0x2e>
 801b468:	4b3a      	ldr	r3, [pc, #232]	; (801b554 <__mdiff+0x10c>)
 801b46a:	4602      	mov	r2, r0
 801b46c:	f240 2132 	movw	r1, #562	; 0x232
 801b470:	4839      	ldr	r0, [pc, #228]	; (801b558 <__mdiff+0x110>)
 801b472:	f7fb fee7 	bl	8017244 <__assert_func>
 801b476:	2301      	movs	r3, #1
 801b478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b47c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b480:	bfa4      	itt	ge
 801b482:	4643      	movge	r3, r8
 801b484:	46a0      	movge	r8, r4
 801b486:	4630      	mov	r0, r6
 801b488:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b48c:	bfa6      	itte	ge
 801b48e:	461c      	movge	r4, r3
 801b490:	2500      	movge	r5, #0
 801b492:	2501      	movlt	r5, #1
 801b494:	f7ff fcf0 	bl	801ae78 <_Balloc>
 801b498:	b920      	cbnz	r0, 801b4a4 <__mdiff+0x5c>
 801b49a:	4b2e      	ldr	r3, [pc, #184]	; (801b554 <__mdiff+0x10c>)
 801b49c:	4602      	mov	r2, r0
 801b49e:	f44f 7110 	mov.w	r1, #576	; 0x240
 801b4a2:	e7e5      	b.n	801b470 <__mdiff+0x28>
 801b4a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b4a8:	6926      	ldr	r6, [r4, #16]
 801b4aa:	60c5      	str	r5, [r0, #12]
 801b4ac:	f104 0914 	add.w	r9, r4, #20
 801b4b0:	f108 0514 	add.w	r5, r8, #20
 801b4b4:	f100 0e14 	add.w	lr, r0, #20
 801b4b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b4bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b4c0:	f108 0210 	add.w	r2, r8, #16
 801b4c4:	46f2      	mov	sl, lr
 801b4c6:	2100      	movs	r1, #0
 801b4c8:	f859 3b04 	ldr.w	r3, [r9], #4
 801b4cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b4d0:	fa1f f883 	uxth.w	r8, r3
 801b4d4:	fa11 f18b 	uxtah	r1, r1, fp
 801b4d8:	0c1b      	lsrs	r3, r3, #16
 801b4da:	eba1 0808 	sub.w	r8, r1, r8
 801b4de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b4e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b4e6:	fa1f f888 	uxth.w	r8, r8
 801b4ea:	1419      	asrs	r1, r3, #16
 801b4ec:	454e      	cmp	r6, r9
 801b4ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b4f2:	f84a 3b04 	str.w	r3, [sl], #4
 801b4f6:	d8e7      	bhi.n	801b4c8 <__mdiff+0x80>
 801b4f8:	1b33      	subs	r3, r6, r4
 801b4fa:	3b15      	subs	r3, #21
 801b4fc:	f023 0303 	bic.w	r3, r3, #3
 801b500:	3304      	adds	r3, #4
 801b502:	3415      	adds	r4, #21
 801b504:	42a6      	cmp	r6, r4
 801b506:	bf38      	it	cc
 801b508:	2304      	movcc	r3, #4
 801b50a:	441d      	add	r5, r3
 801b50c:	4473      	add	r3, lr
 801b50e:	469e      	mov	lr, r3
 801b510:	462e      	mov	r6, r5
 801b512:	4566      	cmp	r6, ip
 801b514:	d30e      	bcc.n	801b534 <__mdiff+0xec>
 801b516:	f10c 0203 	add.w	r2, ip, #3
 801b51a:	1b52      	subs	r2, r2, r5
 801b51c:	f022 0203 	bic.w	r2, r2, #3
 801b520:	3d03      	subs	r5, #3
 801b522:	45ac      	cmp	ip, r5
 801b524:	bf38      	it	cc
 801b526:	2200      	movcc	r2, #0
 801b528:	441a      	add	r2, r3
 801b52a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b52e:	b17b      	cbz	r3, 801b550 <__mdiff+0x108>
 801b530:	6107      	str	r7, [r0, #16]
 801b532:	e7a3      	b.n	801b47c <__mdiff+0x34>
 801b534:	f856 8b04 	ldr.w	r8, [r6], #4
 801b538:	fa11 f288 	uxtah	r2, r1, r8
 801b53c:	1414      	asrs	r4, r2, #16
 801b53e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b542:	b292      	uxth	r2, r2
 801b544:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b548:	f84e 2b04 	str.w	r2, [lr], #4
 801b54c:	1421      	asrs	r1, r4, #16
 801b54e:	e7e0      	b.n	801b512 <__mdiff+0xca>
 801b550:	3f01      	subs	r7, #1
 801b552:	e7ea      	b.n	801b52a <__mdiff+0xe2>
 801b554:	08047dd0 	.word	0x08047dd0
 801b558:	08047ec0 	.word	0x08047ec0

0801b55c <__ulp>:
 801b55c:	b082      	sub	sp, #8
 801b55e:	ed8d 0b00 	vstr	d0, [sp]
 801b562:	9b01      	ldr	r3, [sp, #4]
 801b564:	4912      	ldr	r1, [pc, #72]	; (801b5b0 <__ulp+0x54>)
 801b566:	4019      	ands	r1, r3
 801b568:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801b56c:	2900      	cmp	r1, #0
 801b56e:	dd05      	ble.n	801b57c <__ulp+0x20>
 801b570:	2200      	movs	r2, #0
 801b572:	460b      	mov	r3, r1
 801b574:	ec43 2b10 	vmov	d0, r2, r3
 801b578:	b002      	add	sp, #8
 801b57a:	4770      	bx	lr
 801b57c:	4249      	negs	r1, r1
 801b57e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801b582:	ea4f 5021 	mov.w	r0, r1, asr #20
 801b586:	f04f 0200 	mov.w	r2, #0
 801b58a:	f04f 0300 	mov.w	r3, #0
 801b58e:	da04      	bge.n	801b59a <__ulp+0x3e>
 801b590:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801b594:	fa41 f300 	asr.w	r3, r1, r0
 801b598:	e7ec      	b.n	801b574 <__ulp+0x18>
 801b59a:	f1a0 0114 	sub.w	r1, r0, #20
 801b59e:	291e      	cmp	r1, #30
 801b5a0:	bfda      	itte	le
 801b5a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801b5a6:	fa20 f101 	lsrle.w	r1, r0, r1
 801b5aa:	2101      	movgt	r1, #1
 801b5ac:	460a      	mov	r2, r1
 801b5ae:	e7e1      	b.n	801b574 <__ulp+0x18>
 801b5b0:	7ff00000 	.word	0x7ff00000

0801b5b4 <__b2d>:
 801b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b5b6:	6905      	ldr	r5, [r0, #16]
 801b5b8:	f100 0714 	add.w	r7, r0, #20
 801b5bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801b5c0:	1f2e      	subs	r6, r5, #4
 801b5c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801b5c6:	4620      	mov	r0, r4
 801b5c8:	f7ff fd48 	bl	801b05c <__hi0bits>
 801b5cc:	f1c0 0320 	rsb	r3, r0, #32
 801b5d0:	280a      	cmp	r0, #10
 801b5d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801b650 <__b2d+0x9c>
 801b5d6:	600b      	str	r3, [r1, #0]
 801b5d8:	dc14      	bgt.n	801b604 <__b2d+0x50>
 801b5da:	f1c0 0e0b 	rsb	lr, r0, #11
 801b5de:	fa24 f10e 	lsr.w	r1, r4, lr
 801b5e2:	42b7      	cmp	r7, r6
 801b5e4:	ea41 030c 	orr.w	r3, r1, ip
 801b5e8:	bf34      	ite	cc
 801b5ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b5ee:	2100      	movcs	r1, #0
 801b5f0:	3015      	adds	r0, #21
 801b5f2:	fa04 f000 	lsl.w	r0, r4, r0
 801b5f6:	fa21 f10e 	lsr.w	r1, r1, lr
 801b5fa:	ea40 0201 	orr.w	r2, r0, r1
 801b5fe:	ec43 2b10 	vmov	d0, r2, r3
 801b602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b604:	42b7      	cmp	r7, r6
 801b606:	bf3a      	itte	cc
 801b608:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b60c:	f1a5 0608 	subcc.w	r6, r5, #8
 801b610:	2100      	movcs	r1, #0
 801b612:	380b      	subs	r0, #11
 801b614:	d017      	beq.n	801b646 <__b2d+0x92>
 801b616:	f1c0 0c20 	rsb	ip, r0, #32
 801b61a:	fa04 f500 	lsl.w	r5, r4, r0
 801b61e:	42be      	cmp	r6, r7
 801b620:	fa21 f40c 	lsr.w	r4, r1, ip
 801b624:	ea45 0504 	orr.w	r5, r5, r4
 801b628:	bf8c      	ite	hi
 801b62a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801b62e:	2400      	movls	r4, #0
 801b630:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801b634:	fa01 f000 	lsl.w	r0, r1, r0
 801b638:	fa24 f40c 	lsr.w	r4, r4, ip
 801b63c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801b640:	ea40 0204 	orr.w	r2, r0, r4
 801b644:	e7db      	b.n	801b5fe <__b2d+0x4a>
 801b646:	ea44 030c 	orr.w	r3, r4, ip
 801b64a:	460a      	mov	r2, r1
 801b64c:	e7d7      	b.n	801b5fe <__b2d+0x4a>
 801b64e:	bf00      	nop
 801b650:	3ff00000 	.word	0x3ff00000

0801b654 <__d2b>:
 801b654:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b658:	4689      	mov	r9, r1
 801b65a:	2101      	movs	r1, #1
 801b65c:	ec57 6b10 	vmov	r6, r7, d0
 801b660:	4690      	mov	r8, r2
 801b662:	f7ff fc09 	bl	801ae78 <_Balloc>
 801b666:	4604      	mov	r4, r0
 801b668:	b930      	cbnz	r0, 801b678 <__d2b+0x24>
 801b66a:	4602      	mov	r2, r0
 801b66c:	4b25      	ldr	r3, [pc, #148]	; (801b704 <__d2b+0xb0>)
 801b66e:	4826      	ldr	r0, [pc, #152]	; (801b708 <__d2b+0xb4>)
 801b670:	f240 310a 	movw	r1, #778	; 0x30a
 801b674:	f7fb fde6 	bl	8017244 <__assert_func>
 801b678:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b67c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b680:	bb35      	cbnz	r5, 801b6d0 <__d2b+0x7c>
 801b682:	2e00      	cmp	r6, #0
 801b684:	9301      	str	r3, [sp, #4]
 801b686:	d028      	beq.n	801b6da <__d2b+0x86>
 801b688:	4668      	mov	r0, sp
 801b68a:	9600      	str	r6, [sp, #0]
 801b68c:	f7ff fd06 	bl	801b09c <__lo0bits>
 801b690:	9900      	ldr	r1, [sp, #0]
 801b692:	b300      	cbz	r0, 801b6d6 <__d2b+0x82>
 801b694:	9a01      	ldr	r2, [sp, #4]
 801b696:	f1c0 0320 	rsb	r3, r0, #32
 801b69a:	fa02 f303 	lsl.w	r3, r2, r3
 801b69e:	430b      	orrs	r3, r1
 801b6a0:	40c2      	lsrs	r2, r0
 801b6a2:	6163      	str	r3, [r4, #20]
 801b6a4:	9201      	str	r2, [sp, #4]
 801b6a6:	9b01      	ldr	r3, [sp, #4]
 801b6a8:	61a3      	str	r3, [r4, #24]
 801b6aa:	2b00      	cmp	r3, #0
 801b6ac:	bf14      	ite	ne
 801b6ae:	2202      	movne	r2, #2
 801b6b0:	2201      	moveq	r2, #1
 801b6b2:	6122      	str	r2, [r4, #16]
 801b6b4:	b1d5      	cbz	r5, 801b6ec <__d2b+0x98>
 801b6b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b6ba:	4405      	add	r5, r0
 801b6bc:	f8c9 5000 	str.w	r5, [r9]
 801b6c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b6c4:	f8c8 0000 	str.w	r0, [r8]
 801b6c8:	4620      	mov	r0, r4
 801b6ca:	b003      	add	sp, #12
 801b6cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b6d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b6d4:	e7d5      	b.n	801b682 <__d2b+0x2e>
 801b6d6:	6161      	str	r1, [r4, #20]
 801b6d8:	e7e5      	b.n	801b6a6 <__d2b+0x52>
 801b6da:	a801      	add	r0, sp, #4
 801b6dc:	f7ff fcde 	bl	801b09c <__lo0bits>
 801b6e0:	9b01      	ldr	r3, [sp, #4]
 801b6e2:	6163      	str	r3, [r4, #20]
 801b6e4:	2201      	movs	r2, #1
 801b6e6:	6122      	str	r2, [r4, #16]
 801b6e8:	3020      	adds	r0, #32
 801b6ea:	e7e3      	b.n	801b6b4 <__d2b+0x60>
 801b6ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b6f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b6f4:	f8c9 0000 	str.w	r0, [r9]
 801b6f8:	6918      	ldr	r0, [r3, #16]
 801b6fa:	f7ff fcaf 	bl	801b05c <__hi0bits>
 801b6fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b702:	e7df      	b.n	801b6c4 <__d2b+0x70>
 801b704:	08047dd0 	.word	0x08047dd0
 801b708:	08047ec0 	.word	0x08047ec0

0801b70c <__ratio>:
 801b70c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b710:	4688      	mov	r8, r1
 801b712:	4669      	mov	r1, sp
 801b714:	4681      	mov	r9, r0
 801b716:	f7ff ff4d 	bl	801b5b4 <__b2d>
 801b71a:	a901      	add	r1, sp, #4
 801b71c:	4640      	mov	r0, r8
 801b71e:	ec55 4b10 	vmov	r4, r5, d0
 801b722:	f7ff ff47 	bl	801b5b4 <__b2d>
 801b726:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b72a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b72e:	eba3 0c02 	sub.w	ip, r3, r2
 801b732:	e9dd 3200 	ldrd	r3, r2, [sp]
 801b736:	1a9b      	subs	r3, r3, r2
 801b738:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801b73c:	ec51 0b10 	vmov	r0, r1, d0
 801b740:	2b00      	cmp	r3, #0
 801b742:	bfd6      	itet	le
 801b744:	460a      	movle	r2, r1
 801b746:	462a      	movgt	r2, r5
 801b748:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b74c:	468b      	mov	fp, r1
 801b74e:	462f      	mov	r7, r5
 801b750:	bfd4      	ite	le
 801b752:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801b756:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801b75a:	4620      	mov	r0, r4
 801b75c:	ee10 2a10 	vmov	r2, s0
 801b760:	465b      	mov	r3, fp
 801b762:	4639      	mov	r1, r7
 801b764:	f7e5 f872 	bl	800084c <__aeabi_ddiv>
 801b768:	ec41 0b10 	vmov	d0, r0, r1
 801b76c:	b003      	add	sp, #12
 801b76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b772 <__copybits>:
 801b772:	3901      	subs	r1, #1
 801b774:	b570      	push	{r4, r5, r6, lr}
 801b776:	1149      	asrs	r1, r1, #5
 801b778:	6914      	ldr	r4, [r2, #16]
 801b77a:	3101      	adds	r1, #1
 801b77c:	f102 0314 	add.w	r3, r2, #20
 801b780:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b784:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b788:	1f05      	subs	r5, r0, #4
 801b78a:	42a3      	cmp	r3, r4
 801b78c:	d30c      	bcc.n	801b7a8 <__copybits+0x36>
 801b78e:	1aa3      	subs	r3, r4, r2
 801b790:	3b11      	subs	r3, #17
 801b792:	f023 0303 	bic.w	r3, r3, #3
 801b796:	3211      	adds	r2, #17
 801b798:	42a2      	cmp	r2, r4
 801b79a:	bf88      	it	hi
 801b79c:	2300      	movhi	r3, #0
 801b79e:	4418      	add	r0, r3
 801b7a0:	2300      	movs	r3, #0
 801b7a2:	4288      	cmp	r0, r1
 801b7a4:	d305      	bcc.n	801b7b2 <__copybits+0x40>
 801b7a6:	bd70      	pop	{r4, r5, r6, pc}
 801b7a8:	f853 6b04 	ldr.w	r6, [r3], #4
 801b7ac:	f845 6f04 	str.w	r6, [r5, #4]!
 801b7b0:	e7eb      	b.n	801b78a <__copybits+0x18>
 801b7b2:	f840 3b04 	str.w	r3, [r0], #4
 801b7b6:	e7f4      	b.n	801b7a2 <__copybits+0x30>

0801b7b8 <__any_on>:
 801b7b8:	f100 0214 	add.w	r2, r0, #20
 801b7bc:	6900      	ldr	r0, [r0, #16]
 801b7be:	114b      	asrs	r3, r1, #5
 801b7c0:	4298      	cmp	r0, r3
 801b7c2:	b510      	push	{r4, lr}
 801b7c4:	db11      	blt.n	801b7ea <__any_on+0x32>
 801b7c6:	dd0a      	ble.n	801b7de <__any_on+0x26>
 801b7c8:	f011 011f 	ands.w	r1, r1, #31
 801b7cc:	d007      	beq.n	801b7de <__any_on+0x26>
 801b7ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b7d2:	fa24 f001 	lsr.w	r0, r4, r1
 801b7d6:	fa00 f101 	lsl.w	r1, r0, r1
 801b7da:	428c      	cmp	r4, r1
 801b7dc:	d10b      	bne.n	801b7f6 <__any_on+0x3e>
 801b7de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b7e2:	4293      	cmp	r3, r2
 801b7e4:	d803      	bhi.n	801b7ee <__any_on+0x36>
 801b7e6:	2000      	movs	r0, #0
 801b7e8:	bd10      	pop	{r4, pc}
 801b7ea:	4603      	mov	r3, r0
 801b7ec:	e7f7      	b.n	801b7de <__any_on+0x26>
 801b7ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b7f2:	2900      	cmp	r1, #0
 801b7f4:	d0f5      	beq.n	801b7e2 <__any_on+0x2a>
 801b7f6:	2001      	movs	r0, #1
 801b7f8:	e7f6      	b.n	801b7e8 <__any_on+0x30>

0801b7fa <_calloc_r>:
 801b7fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b7fc:	fba1 2402 	umull	r2, r4, r1, r2
 801b800:	b94c      	cbnz	r4, 801b816 <_calloc_r+0x1c>
 801b802:	4611      	mov	r1, r2
 801b804:	9201      	str	r2, [sp, #4]
 801b806:	f7fb fe19 	bl	801743c <_malloc_r>
 801b80a:	9a01      	ldr	r2, [sp, #4]
 801b80c:	4605      	mov	r5, r0
 801b80e:	b930      	cbnz	r0, 801b81e <_calloc_r+0x24>
 801b810:	4628      	mov	r0, r5
 801b812:	b003      	add	sp, #12
 801b814:	bd30      	pop	{r4, r5, pc}
 801b816:	220c      	movs	r2, #12
 801b818:	6002      	str	r2, [r0, #0]
 801b81a:	2500      	movs	r5, #0
 801b81c:	e7f8      	b.n	801b810 <_calloc_r+0x16>
 801b81e:	4621      	mov	r1, r4
 801b820:	f7fb fd98 	bl	8017354 <memset>
 801b824:	e7f4      	b.n	801b810 <_calloc_r+0x16>

0801b826 <_realloc_r>:
 801b826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b82a:	4680      	mov	r8, r0
 801b82c:	4614      	mov	r4, r2
 801b82e:	460e      	mov	r6, r1
 801b830:	b921      	cbnz	r1, 801b83c <_realloc_r+0x16>
 801b832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b836:	4611      	mov	r1, r2
 801b838:	f7fb be00 	b.w	801743c <_malloc_r>
 801b83c:	b92a      	cbnz	r2, 801b84a <_realloc_r+0x24>
 801b83e:	f7fb fd91 	bl	8017364 <_free_r>
 801b842:	4625      	mov	r5, r4
 801b844:	4628      	mov	r0, r5
 801b846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b84a:	f000 fac7 	bl	801bddc <_malloc_usable_size_r>
 801b84e:	4284      	cmp	r4, r0
 801b850:	4607      	mov	r7, r0
 801b852:	d802      	bhi.n	801b85a <_realloc_r+0x34>
 801b854:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b858:	d812      	bhi.n	801b880 <_realloc_r+0x5a>
 801b85a:	4621      	mov	r1, r4
 801b85c:	4640      	mov	r0, r8
 801b85e:	f7fb fded 	bl	801743c <_malloc_r>
 801b862:	4605      	mov	r5, r0
 801b864:	2800      	cmp	r0, #0
 801b866:	d0ed      	beq.n	801b844 <_realloc_r+0x1e>
 801b868:	42bc      	cmp	r4, r7
 801b86a:	4622      	mov	r2, r4
 801b86c:	4631      	mov	r1, r6
 801b86e:	bf28      	it	cs
 801b870:	463a      	movcs	r2, r7
 801b872:	f7fb fd61 	bl	8017338 <memcpy>
 801b876:	4631      	mov	r1, r6
 801b878:	4640      	mov	r0, r8
 801b87a:	f7fb fd73 	bl	8017364 <_free_r>
 801b87e:	e7e1      	b.n	801b844 <_realloc_r+0x1e>
 801b880:	4635      	mov	r5, r6
 801b882:	e7df      	b.n	801b844 <_realloc_r+0x1e>

0801b884 <__ssputs_r>:
 801b884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b888:	688e      	ldr	r6, [r1, #8]
 801b88a:	429e      	cmp	r6, r3
 801b88c:	4682      	mov	sl, r0
 801b88e:	460c      	mov	r4, r1
 801b890:	4690      	mov	r8, r2
 801b892:	461f      	mov	r7, r3
 801b894:	d838      	bhi.n	801b908 <__ssputs_r+0x84>
 801b896:	898a      	ldrh	r2, [r1, #12]
 801b898:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b89c:	d032      	beq.n	801b904 <__ssputs_r+0x80>
 801b89e:	6825      	ldr	r5, [r4, #0]
 801b8a0:	6909      	ldr	r1, [r1, #16]
 801b8a2:	eba5 0901 	sub.w	r9, r5, r1
 801b8a6:	6965      	ldr	r5, [r4, #20]
 801b8a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b8ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b8b0:	3301      	adds	r3, #1
 801b8b2:	444b      	add	r3, r9
 801b8b4:	106d      	asrs	r5, r5, #1
 801b8b6:	429d      	cmp	r5, r3
 801b8b8:	bf38      	it	cc
 801b8ba:	461d      	movcc	r5, r3
 801b8bc:	0553      	lsls	r3, r2, #21
 801b8be:	d531      	bpl.n	801b924 <__ssputs_r+0xa0>
 801b8c0:	4629      	mov	r1, r5
 801b8c2:	f7fb fdbb 	bl	801743c <_malloc_r>
 801b8c6:	4606      	mov	r6, r0
 801b8c8:	b950      	cbnz	r0, 801b8e0 <__ssputs_r+0x5c>
 801b8ca:	230c      	movs	r3, #12
 801b8cc:	f8ca 3000 	str.w	r3, [sl]
 801b8d0:	89a3      	ldrh	r3, [r4, #12]
 801b8d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b8d6:	81a3      	strh	r3, [r4, #12]
 801b8d8:	f04f 30ff 	mov.w	r0, #4294967295
 801b8dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8e0:	6921      	ldr	r1, [r4, #16]
 801b8e2:	464a      	mov	r2, r9
 801b8e4:	f7fb fd28 	bl	8017338 <memcpy>
 801b8e8:	89a3      	ldrh	r3, [r4, #12]
 801b8ea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b8ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b8f2:	81a3      	strh	r3, [r4, #12]
 801b8f4:	6126      	str	r6, [r4, #16]
 801b8f6:	6165      	str	r5, [r4, #20]
 801b8f8:	444e      	add	r6, r9
 801b8fa:	eba5 0509 	sub.w	r5, r5, r9
 801b8fe:	6026      	str	r6, [r4, #0]
 801b900:	60a5      	str	r5, [r4, #8]
 801b902:	463e      	mov	r6, r7
 801b904:	42be      	cmp	r6, r7
 801b906:	d900      	bls.n	801b90a <__ssputs_r+0x86>
 801b908:	463e      	mov	r6, r7
 801b90a:	6820      	ldr	r0, [r4, #0]
 801b90c:	4632      	mov	r2, r6
 801b90e:	4641      	mov	r1, r8
 801b910:	f7ff fa8c 	bl	801ae2c <memmove>
 801b914:	68a3      	ldr	r3, [r4, #8]
 801b916:	1b9b      	subs	r3, r3, r6
 801b918:	60a3      	str	r3, [r4, #8]
 801b91a:	6823      	ldr	r3, [r4, #0]
 801b91c:	4433      	add	r3, r6
 801b91e:	6023      	str	r3, [r4, #0]
 801b920:	2000      	movs	r0, #0
 801b922:	e7db      	b.n	801b8dc <__ssputs_r+0x58>
 801b924:	462a      	mov	r2, r5
 801b926:	f7ff ff7e 	bl	801b826 <_realloc_r>
 801b92a:	4606      	mov	r6, r0
 801b92c:	2800      	cmp	r0, #0
 801b92e:	d1e1      	bne.n	801b8f4 <__ssputs_r+0x70>
 801b930:	6921      	ldr	r1, [r4, #16]
 801b932:	4650      	mov	r0, sl
 801b934:	f7fb fd16 	bl	8017364 <_free_r>
 801b938:	e7c7      	b.n	801b8ca <__ssputs_r+0x46>
	...

0801b93c <_svfiprintf_r>:
 801b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b940:	4698      	mov	r8, r3
 801b942:	898b      	ldrh	r3, [r1, #12]
 801b944:	061b      	lsls	r3, r3, #24
 801b946:	b09d      	sub	sp, #116	; 0x74
 801b948:	4607      	mov	r7, r0
 801b94a:	460d      	mov	r5, r1
 801b94c:	4614      	mov	r4, r2
 801b94e:	d50e      	bpl.n	801b96e <_svfiprintf_r+0x32>
 801b950:	690b      	ldr	r3, [r1, #16]
 801b952:	b963      	cbnz	r3, 801b96e <_svfiprintf_r+0x32>
 801b954:	2140      	movs	r1, #64	; 0x40
 801b956:	f7fb fd71 	bl	801743c <_malloc_r>
 801b95a:	6028      	str	r0, [r5, #0]
 801b95c:	6128      	str	r0, [r5, #16]
 801b95e:	b920      	cbnz	r0, 801b96a <_svfiprintf_r+0x2e>
 801b960:	230c      	movs	r3, #12
 801b962:	603b      	str	r3, [r7, #0]
 801b964:	f04f 30ff 	mov.w	r0, #4294967295
 801b968:	e0d1      	b.n	801bb0e <_svfiprintf_r+0x1d2>
 801b96a:	2340      	movs	r3, #64	; 0x40
 801b96c:	616b      	str	r3, [r5, #20]
 801b96e:	2300      	movs	r3, #0
 801b970:	9309      	str	r3, [sp, #36]	; 0x24
 801b972:	2320      	movs	r3, #32
 801b974:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b978:	f8cd 800c 	str.w	r8, [sp, #12]
 801b97c:	2330      	movs	r3, #48	; 0x30
 801b97e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801bb28 <_svfiprintf_r+0x1ec>
 801b982:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b986:	f04f 0901 	mov.w	r9, #1
 801b98a:	4623      	mov	r3, r4
 801b98c:	469a      	mov	sl, r3
 801b98e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b992:	b10a      	cbz	r2, 801b998 <_svfiprintf_r+0x5c>
 801b994:	2a25      	cmp	r2, #37	; 0x25
 801b996:	d1f9      	bne.n	801b98c <_svfiprintf_r+0x50>
 801b998:	ebba 0b04 	subs.w	fp, sl, r4
 801b99c:	d00b      	beq.n	801b9b6 <_svfiprintf_r+0x7a>
 801b99e:	465b      	mov	r3, fp
 801b9a0:	4622      	mov	r2, r4
 801b9a2:	4629      	mov	r1, r5
 801b9a4:	4638      	mov	r0, r7
 801b9a6:	f7ff ff6d 	bl	801b884 <__ssputs_r>
 801b9aa:	3001      	adds	r0, #1
 801b9ac:	f000 80aa 	beq.w	801bb04 <_svfiprintf_r+0x1c8>
 801b9b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b9b2:	445a      	add	r2, fp
 801b9b4:	9209      	str	r2, [sp, #36]	; 0x24
 801b9b6:	f89a 3000 	ldrb.w	r3, [sl]
 801b9ba:	2b00      	cmp	r3, #0
 801b9bc:	f000 80a2 	beq.w	801bb04 <_svfiprintf_r+0x1c8>
 801b9c0:	2300      	movs	r3, #0
 801b9c2:	f04f 32ff 	mov.w	r2, #4294967295
 801b9c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b9ca:	f10a 0a01 	add.w	sl, sl, #1
 801b9ce:	9304      	str	r3, [sp, #16]
 801b9d0:	9307      	str	r3, [sp, #28]
 801b9d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b9d6:	931a      	str	r3, [sp, #104]	; 0x68
 801b9d8:	4654      	mov	r4, sl
 801b9da:	2205      	movs	r2, #5
 801b9dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b9e0:	4851      	ldr	r0, [pc, #324]	; (801bb28 <_svfiprintf_r+0x1ec>)
 801b9e2:	f7e4 fbfd 	bl	80001e0 <memchr>
 801b9e6:	9a04      	ldr	r2, [sp, #16]
 801b9e8:	b9d8      	cbnz	r0, 801ba22 <_svfiprintf_r+0xe6>
 801b9ea:	06d0      	lsls	r0, r2, #27
 801b9ec:	bf44      	itt	mi
 801b9ee:	2320      	movmi	r3, #32
 801b9f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b9f4:	0711      	lsls	r1, r2, #28
 801b9f6:	bf44      	itt	mi
 801b9f8:	232b      	movmi	r3, #43	; 0x2b
 801b9fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b9fe:	f89a 3000 	ldrb.w	r3, [sl]
 801ba02:	2b2a      	cmp	r3, #42	; 0x2a
 801ba04:	d015      	beq.n	801ba32 <_svfiprintf_r+0xf6>
 801ba06:	9a07      	ldr	r2, [sp, #28]
 801ba08:	4654      	mov	r4, sl
 801ba0a:	2000      	movs	r0, #0
 801ba0c:	f04f 0c0a 	mov.w	ip, #10
 801ba10:	4621      	mov	r1, r4
 801ba12:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ba16:	3b30      	subs	r3, #48	; 0x30
 801ba18:	2b09      	cmp	r3, #9
 801ba1a:	d94e      	bls.n	801baba <_svfiprintf_r+0x17e>
 801ba1c:	b1b0      	cbz	r0, 801ba4c <_svfiprintf_r+0x110>
 801ba1e:	9207      	str	r2, [sp, #28]
 801ba20:	e014      	b.n	801ba4c <_svfiprintf_r+0x110>
 801ba22:	eba0 0308 	sub.w	r3, r0, r8
 801ba26:	fa09 f303 	lsl.w	r3, r9, r3
 801ba2a:	4313      	orrs	r3, r2
 801ba2c:	9304      	str	r3, [sp, #16]
 801ba2e:	46a2      	mov	sl, r4
 801ba30:	e7d2      	b.n	801b9d8 <_svfiprintf_r+0x9c>
 801ba32:	9b03      	ldr	r3, [sp, #12]
 801ba34:	1d19      	adds	r1, r3, #4
 801ba36:	681b      	ldr	r3, [r3, #0]
 801ba38:	9103      	str	r1, [sp, #12]
 801ba3a:	2b00      	cmp	r3, #0
 801ba3c:	bfbb      	ittet	lt
 801ba3e:	425b      	neglt	r3, r3
 801ba40:	f042 0202 	orrlt.w	r2, r2, #2
 801ba44:	9307      	strge	r3, [sp, #28]
 801ba46:	9307      	strlt	r3, [sp, #28]
 801ba48:	bfb8      	it	lt
 801ba4a:	9204      	strlt	r2, [sp, #16]
 801ba4c:	7823      	ldrb	r3, [r4, #0]
 801ba4e:	2b2e      	cmp	r3, #46	; 0x2e
 801ba50:	d10c      	bne.n	801ba6c <_svfiprintf_r+0x130>
 801ba52:	7863      	ldrb	r3, [r4, #1]
 801ba54:	2b2a      	cmp	r3, #42	; 0x2a
 801ba56:	d135      	bne.n	801bac4 <_svfiprintf_r+0x188>
 801ba58:	9b03      	ldr	r3, [sp, #12]
 801ba5a:	1d1a      	adds	r2, r3, #4
 801ba5c:	681b      	ldr	r3, [r3, #0]
 801ba5e:	9203      	str	r2, [sp, #12]
 801ba60:	2b00      	cmp	r3, #0
 801ba62:	bfb8      	it	lt
 801ba64:	f04f 33ff 	movlt.w	r3, #4294967295
 801ba68:	3402      	adds	r4, #2
 801ba6a:	9305      	str	r3, [sp, #20]
 801ba6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801bb38 <_svfiprintf_r+0x1fc>
 801ba70:	7821      	ldrb	r1, [r4, #0]
 801ba72:	2203      	movs	r2, #3
 801ba74:	4650      	mov	r0, sl
 801ba76:	f7e4 fbb3 	bl	80001e0 <memchr>
 801ba7a:	b140      	cbz	r0, 801ba8e <_svfiprintf_r+0x152>
 801ba7c:	2340      	movs	r3, #64	; 0x40
 801ba7e:	eba0 000a 	sub.w	r0, r0, sl
 801ba82:	fa03 f000 	lsl.w	r0, r3, r0
 801ba86:	9b04      	ldr	r3, [sp, #16]
 801ba88:	4303      	orrs	r3, r0
 801ba8a:	3401      	adds	r4, #1
 801ba8c:	9304      	str	r3, [sp, #16]
 801ba8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ba92:	4826      	ldr	r0, [pc, #152]	; (801bb2c <_svfiprintf_r+0x1f0>)
 801ba94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ba98:	2206      	movs	r2, #6
 801ba9a:	f7e4 fba1 	bl	80001e0 <memchr>
 801ba9e:	2800      	cmp	r0, #0
 801baa0:	d038      	beq.n	801bb14 <_svfiprintf_r+0x1d8>
 801baa2:	4b23      	ldr	r3, [pc, #140]	; (801bb30 <_svfiprintf_r+0x1f4>)
 801baa4:	bb1b      	cbnz	r3, 801baee <_svfiprintf_r+0x1b2>
 801baa6:	9b03      	ldr	r3, [sp, #12]
 801baa8:	3307      	adds	r3, #7
 801baaa:	f023 0307 	bic.w	r3, r3, #7
 801baae:	3308      	adds	r3, #8
 801bab0:	9303      	str	r3, [sp, #12]
 801bab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bab4:	4433      	add	r3, r6
 801bab6:	9309      	str	r3, [sp, #36]	; 0x24
 801bab8:	e767      	b.n	801b98a <_svfiprintf_r+0x4e>
 801baba:	fb0c 3202 	mla	r2, ip, r2, r3
 801babe:	460c      	mov	r4, r1
 801bac0:	2001      	movs	r0, #1
 801bac2:	e7a5      	b.n	801ba10 <_svfiprintf_r+0xd4>
 801bac4:	2300      	movs	r3, #0
 801bac6:	3401      	adds	r4, #1
 801bac8:	9305      	str	r3, [sp, #20]
 801baca:	4619      	mov	r1, r3
 801bacc:	f04f 0c0a 	mov.w	ip, #10
 801bad0:	4620      	mov	r0, r4
 801bad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bad6:	3a30      	subs	r2, #48	; 0x30
 801bad8:	2a09      	cmp	r2, #9
 801bada:	d903      	bls.n	801bae4 <_svfiprintf_r+0x1a8>
 801badc:	2b00      	cmp	r3, #0
 801bade:	d0c5      	beq.n	801ba6c <_svfiprintf_r+0x130>
 801bae0:	9105      	str	r1, [sp, #20]
 801bae2:	e7c3      	b.n	801ba6c <_svfiprintf_r+0x130>
 801bae4:	fb0c 2101 	mla	r1, ip, r1, r2
 801bae8:	4604      	mov	r4, r0
 801baea:	2301      	movs	r3, #1
 801baec:	e7f0      	b.n	801bad0 <_svfiprintf_r+0x194>
 801baee:	ab03      	add	r3, sp, #12
 801baf0:	9300      	str	r3, [sp, #0]
 801baf2:	462a      	mov	r2, r5
 801baf4:	4b0f      	ldr	r3, [pc, #60]	; (801bb34 <_svfiprintf_r+0x1f8>)
 801baf6:	a904      	add	r1, sp, #16
 801baf8:	4638      	mov	r0, r7
 801bafa:	f7fb ff0d 	bl	8017918 <_printf_float>
 801bafe:	1c42      	adds	r2, r0, #1
 801bb00:	4606      	mov	r6, r0
 801bb02:	d1d6      	bne.n	801bab2 <_svfiprintf_r+0x176>
 801bb04:	89ab      	ldrh	r3, [r5, #12]
 801bb06:	065b      	lsls	r3, r3, #25
 801bb08:	f53f af2c 	bmi.w	801b964 <_svfiprintf_r+0x28>
 801bb0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bb0e:	b01d      	add	sp, #116	; 0x74
 801bb10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb14:	ab03      	add	r3, sp, #12
 801bb16:	9300      	str	r3, [sp, #0]
 801bb18:	462a      	mov	r2, r5
 801bb1a:	4b06      	ldr	r3, [pc, #24]	; (801bb34 <_svfiprintf_r+0x1f8>)
 801bb1c:	a904      	add	r1, sp, #16
 801bb1e:	4638      	mov	r0, r7
 801bb20:	f7fc f99e 	bl	8017e60 <_printf_i>
 801bb24:	e7eb      	b.n	801bafe <_svfiprintf_r+0x1c2>
 801bb26:	bf00      	nop
 801bb28:	08047bb4 	.word	0x08047bb4
 801bb2c:	08047bbe 	.word	0x08047bbe
 801bb30:	08017919 	.word	0x08017919
 801bb34:	0801b885 	.word	0x0801b885
 801bb38:	08047bba 	.word	0x08047bba

0801bb3c <_putc_r>:
 801bb3c:	b570      	push	{r4, r5, r6, lr}
 801bb3e:	460d      	mov	r5, r1
 801bb40:	4614      	mov	r4, r2
 801bb42:	4606      	mov	r6, r0
 801bb44:	b118      	cbz	r0, 801bb4e <_putc_r+0x12>
 801bb46:	6983      	ldr	r3, [r0, #24]
 801bb48:	b90b      	cbnz	r3, 801bb4e <_putc_r+0x12>
 801bb4a:	f7fe fce5 	bl	801a518 <__sinit>
 801bb4e:	4b1c      	ldr	r3, [pc, #112]	; (801bbc0 <_putc_r+0x84>)
 801bb50:	429c      	cmp	r4, r3
 801bb52:	d124      	bne.n	801bb9e <_putc_r+0x62>
 801bb54:	6874      	ldr	r4, [r6, #4]
 801bb56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bb58:	07d8      	lsls	r0, r3, #31
 801bb5a:	d405      	bmi.n	801bb68 <_putc_r+0x2c>
 801bb5c:	89a3      	ldrh	r3, [r4, #12]
 801bb5e:	0599      	lsls	r1, r3, #22
 801bb60:	d402      	bmi.n	801bb68 <_putc_r+0x2c>
 801bb62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb64:	f7ff f8e9 	bl	801ad3a <__retarget_lock_acquire_recursive>
 801bb68:	68a3      	ldr	r3, [r4, #8]
 801bb6a:	3b01      	subs	r3, #1
 801bb6c:	2b00      	cmp	r3, #0
 801bb6e:	60a3      	str	r3, [r4, #8]
 801bb70:	da05      	bge.n	801bb7e <_putc_r+0x42>
 801bb72:	69a2      	ldr	r2, [r4, #24]
 801bb74:	4293      	cmp	r3, r2
 801bb76:	db1c      	blt.n	801bbb2 <_putc_r+0x76>
 801bb78:	b2eb      	uxtb	r3, r5
 801bb7a:	2b0a      	cmp	r3, #10
 801bb7c:	d019      	beq.n	801bbb2 <_putc_r+0x76>
 801bb7e:	6823      	ldr	r3, [r4, #0]
 801bb80:	1c5a      	adds	r2, r3, #1
 801bb82:	6022      	str	r2, [r4, #0]
 801bb84:	701d      	strb	r5, [r3, #0]
 801bb86:	b2ed      	uxtb	r5, r5
 801bb88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bb8a:	07da      	lsls	r2, r3, #31
 801bb8c:	d405      	bmi.n	801bb9a <_putc_r+0x5e>
 801bb8e:	89a3      	ldrh	r3, [r4, #12]
 801bb90:	059b      	lsls	r3, r3, #22
 801bb92:	d402      	bmi.n	801bb9a <_putc_r+0x5e>
 801bb94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb96:	f7ff f8d1 	bl	801ad3c <__retarget_lock_release_recursive>
 801bb9a:	4628      	mov	r0, r5
 801bb9c:	bd70      	pop	{r4, r5, r6, pc}
 801bb9e:	4b09      	ldr	r3, [pc, #36]	; (801bbc4 <_putc_r+0x88>)
 801bba0:	429c      	cmp	r4, r3
 801bba2:	d101      	bne.n	801bba8 <_putc_r+0x6c>
 801bba4:	68b4      	ldr	r4, [r6, #8]
 801bba6:	e7d6      	b.n	801bb56 <_putc_r+0x1a>
 801bba8:	4b07      	ldr	r3, [pc, #28]	; (801bbc8 <_putc_r+0x8c>)
 801bbaa:	429c      	cmp	r4, r3
 801bbac:	bf08      	it	eq
 801bbae:	68f4      	ldreq	r4, [r6, #12]
 801bbb0:	e7d1      	b.n	801bb56 <_putc_r+0x1a>
 801bbb2:	4629      	mov	r1, r5
 801bbb4:	4622      	mov	r2, r4
 801bbb6:	4630      	mov	r0, r6
 801bbb8:	f7fd fc52 	bl	8019460 <__swbuf_r>
 801bbbc:	4605      	mov	r5, r0
 801bbbe:	e7e3      	b.n	801bb88 <_putc_r+0x4c>
 801bbc0:	08047e04 	.word	0x08047e04
 801bbc4:	08047e24 	.word	0x08047e24
 801bbc8:	08047de4 	.word	0x08047de4
 801bbcc:	00000000 	.word	0x00000000

0801bbd0 <nan>:
 801bbd0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801bbd8 <nan+0x8>
 801bbd4:	4770      	bx	lr
 801bbd6:	bf00      	nop
 801bbd8:	00000000 	.word	0x00000000
 801bbdc:	7ff80000 	.word	0x7ff80000

0801bbe0 <_raise_r>:
 801bbe0:	291f      	cmp	r1, #31
 801bbe2:	b538      	push	{r3, r4, r5, lr}
 801bbe4:	4604      	mov	r4, r0
 801bbe6:	460d      	mov	r5, r1
 801bbe8:	d904      	bls.n	801bbf4 <_raise_r+0x14>
 801bbea:	2316      	movs	r3, #22
 801bbec:	6003      	str	r3, [r0, #0]
 801bbee:	f04f 30ff 	mov.w	r0, #4294967295
 801bbf2:	bd38      	pop	{r3, r4, r5, pc}
 801bbf4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bbf6:	b112      	cbz	r2, 801bbfe <_raise_r+0x1e>
 801bbf8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bbfc:	b94b      	cbnz	r3, 801bc12 <_raise_r+0x32>
 801bbfe:	4620      	mov	r0, r4
 801bc00:	f000 f830 	bl	801bc64 <_getpid_r>
 801bc04:	462a      	mov	r2, r5
 801bc06:	4601      	mov	r1, r0
 801bc08:	4620      	mov	r0, r4
 801bc0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bc0e:	f000 b817 	b.w	801bc40 <_kill_r>
 801bc12:	2b01      	cmp	r3, #1
 801bc14:	d00a      	beq.n	801bc2c <_raise_r+0x4c>
 801bc16:	1c59      	adds	r1, r3, #1
 801bc18:	d103      	bne.n	801bc22 <_raise_r+0x42>
 801bc1a:	2316      	movs	r3, #22
 801bc1c:	6003      	str	r3, [r0, #0]
 801bc1e:	2001      	movs	r0, #1
 801bc20:	e7e7      	b.n	801bbf2 <_raise_r+0x12>
 801bc22:	2400      	movs	r4, #0
 801bc24:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bc28:	4628      	mov	r0, r5
 801bc2a:	4798      	blx	r3
 801bc2c:	2000      	movs	r0, #0
 801bc2e:	e7e0      	b.n	801bbf2 <_raise_r+0x12>

0801bc30 <raise>:
 801bc30:	4b02      	ldr	r3, [pc, #8]	; (801bc3c <raise+0xc>)
 801bc32:	4601      	mov	r1, r0
 801bc34:	6818      	ldr	r0, [r3, #0]
 801bc36:	f7ff bfd3 	b.w	801bbe0 <_raise_r>
 801bc3a:	bf00      	nop
 801bc3c:	20000054 	.word	0x20000054

0801bc40 <_kill_r>:
 801bc40:	b538      	push	{r3, r4, r5, lr}
 801bc42:	4d07      	ldr	r5, [pc, #28]	; (801bc60 <_kill_r+0x20>)
 801bc44:	2300      	movs	r3, #0
 801bc46:	4604      	mov	r4, r0
 801bc48:	4608      	mov	r0, r1
 801bc4a:	4611      	mov	r1, r2
 801bc4c:	602b      	str	r3, [r5, #0]
 801bc4e:	f7e5 faa2 	bl	8001196 <_kill>
 801bc52:	1c43      	adds	r3, r0, #1
 801bc54:	d102      	bne.n	801bc5c <_kill_r+0x1c>
 801bc56:	682b      	ldr	r3, [r5, #0]
 801bc58:	b103      	cbz	r3, 801bc5c <_kill_r+0x1c>
 801bc5a:	6023      	str	r3, [r4, #0]
 801bc5c:	bd38      	pop	{r3, r4, r5, pc}
 801bc5e:	bf00      	nop
 801bc60:	20005b64 	.word	0x20005b64

0801bc64 <_getpid_r>:
 801bc64:	f7e5 ba8f 	b.w	8001186 <_getpid>

0801bc68 <__sread>:
 801bc68:	b510      	push	{r4, lr}
 801bc6a:	460c      	mov	r4, r1
 801bc6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc70:	f000 f8bc 	bl	801bdec <_read_r>
 801bc74:	2800      	cmp	r0, #0
 801bc76:	bfab      	itete	ge
 801bc78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801bc7a:	89a3      	ldrhlt	r3, [r4, #12]
 801bc7c:	181b      	addge	r3, r3, r0
 801bc7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801bc82:	bfac      	ite	ge
 801bc84:	6563      	strge	r3, [r4, #84]	; 0x54
 801bc86:	81a3      	strhlt	r3, [r4, #12]
 801bc88:	bd10      	pop	{r4, pc}

0801bc8a <__swrite>:
 801bc8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc8e:	461f      	mov	r7, r3
 801bc90:	898b      	ldrh	r3, [r1, #12]
 801bc92:	05db      	lsls	r3, r3, #23
 801bc94:	4605      	mov	r5, r0
 801bc96:	460c      	mov	r4, r1
 801bc98:	4616      	mov	r6, r2
 801bc9a:	d505      	bpl.n	801bca8 <__swrite+0x1e>
 801bc9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bca0:	2302      	movs	r3, #2
 801bca2:	2200      	movs	r2, #0
 801bca4:	f000 f888 	bl	801bdb8 <_lseek_r>
 801bca8:	89a3      	ldrh	r3, [r4, #12]
 801bcaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bcae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bcb2:	81a3      	strh	r3, [r4, #12]
 801bcb4:	4632      	mov	r2, r6
 801bcb6:	463b      	mov	r3, r7
 801bcb8:	4628      	mov	r0, r5
 801bcba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bcbe:	f000 b837 	b.w	801bd30 <_write_r>

0801bcc2 <__sseek>:
 801bcc2:	b510      	push	{r4, lr}
 801bcc4:	460c      	mov	r4, r1
 801bcc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bcca:	f000 f875 	bl	801bdb8 <_lseek_r>
 801bcce:	1c43      	adds	r3, r0, #1
 801bcd0:	89a3      	ldrh	r3, [r4, #12]
 801bcd2:	bf15      	itete	ne
 801bcd4:	6560      	strne	r0, [r4, #84]	; 0x54
 801bcd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bcda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bcde:	81a3      	strheq	r3, [r4, #12]
 801bce0:	bf18      	it	ne
 801bce2:	81a3      	strhne	r3, [r4, #12]
 801bce4:	bd10      	pop	{r4, pc}

0801bce6 <__sclose>:
 801bce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bcea:	f000 b833 	b.w	801bd54 <_close_r>

0801bcee <strncmp>:
 801bcee:	b510      	push	{r4, lr}
 801bcf0:	b17a      	cbz	r2, 801bd12 <strncmp+0x24>
 801bcf2:	4603      	mov	r3, r0
 801bcf4:	3901      	subs	r1, #1
 801bcf6:	1884      	adds	r4, r0, r2
 801bcf8:	f813 0b01 	ldrb.w	r0, [r3], #1
 801bcfc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801bd00:	4290      	cmp	r0, r2
 801bd02:	d101      	bne.n	801bd08 <strncmp+0x1a>
 801bd04:	42a3      	cmp	r3, r4
 801bd06:	d101      	bne.n	801bd0c <strncmp+0x1e>
 801bd08:	1a80      	subs	r0, r0, r2
 801bd0a:	bd10      	pop	{r4, pc}
 801bd0c:	2800      	cmp	r0, #0
 801bd0e:	d1f3      	bne.n	801bcf8 <strncmp+0xa>
 801bd10:	e7fa      	b.n	801bd08 <strncmp+0x1a>
 801bd12:	4610      	mov	r0, r2
 801bd14:	e7f9      	b.n	801bd0a <strncmp+0x1c>

0801bd16 <__ascii_wctomb>:
 801bd16:	b149      	cbz	r1, 801bd2c <__ascii_wctomb+0x16>
 801bd18:	2aff      	cmp	r2, #255	; 0xff
 801bd1a:	bf85      	ittet	hi
 801bd1c:	238a      	movhi	r3, #138	; 0x8a
 801bd1e:	6003      	strhi	r3, [r0, #0]
 801bd20:	700a      	strbls	r2, [r1, #0]
 801bd22:	f04f 30ff 	movhi.w	r0, #4294967295
 801bd26:	bf98      	it	ls
 801bd28:	2001      	movls	r0, #1
 801bd2a:	4770      	bx	lr
 801bd2c:	4608      	mov	r0, r1
 801bd2e:	4770      	bx	lr

0801bd30 <_write_r>:
 801bd30:	b538      	push	{r3, r4, r5, lr}
 801bd32:	4d07      	ldr	r5, [pc, #28]	; (801bd50 <_write_r+0x20>)
 801bd34:	4604      	mov	r4, r0
 801bd36:	4608      	mov	r0, r1
 801bd38:	4611      	mov	r1, r2
 801bd3a:	2200      	movs	r2, #0
 801bd3c:	602a      	str	r2, [r5, #0]
 801bd3e:	461a      	mov	r2, r3
 801bd40:	f7e5 fa60 	bl	8001204 <_write>
 801bd44:	1c43      	adds	r3, r0, #1
 801bd46:	d102      	bne.n	801bd4e <_write_r+0x1e>
 801bd48:	682b      	ldr	r3, [r5, #0]
 801bd4a:	b103      	cbz	r3, 801bd4e <_write_r+0x1e>
 801bd4c:	6023      	str	r3, [r4, #0]
 801bd4e:	bd38      	pop	{r3, r4, r5, pc}
 801bd50:	20005b64 	.word	0x20005b64

0801bd54 <_close_r>:
 801bd54:	b538      	push	{r3, r4, r5, lr}
 801bd56:	4d06      	ldr	r5, [pc, #24]	; (801bd70 <_close_r+0x1c>)
 801bd58:	2300      	movs	r3, #0
 801bd5a:	4604      	mov	r4, r0
 801bd5c:	4608      	mov	r0, r1
 801bd5e:	602b      	str	r3, [r5, #0]
 801bd60:	f7e5 fa6c 	bl	800123c <_close>
 801bd64:	1c43      	adds	r3, r0, #1
 801bd66:	d102      	bne.n	801bd6e <_close_r+0x1a>
 801bd68:	682b      	ldr	r3, [r5, #0]
 801bd6a:	b103      	cbz	r3, 801bd6e <_close_r+0x1a>
 801bd6c:	6023      	str	r3, [r4, #0]
 801bd6e:	bd38      	pop	{r3, r4, r5, pc}
 801bd70:	20005b64 	.word	0x20005b64

0801bd74 <_fstat_r>:
 801bd74:	b538      	push	{r3, r4, r5, lr}
 801bd76:	4d07      	ldr	r5, [pc, #28]	; (801bd94 <_fstat_r+0x20>)
 801bd78:	2300      	movs	r3, #0
 801bd7a:	4604      	mov	r4, r0
 801bd7c:	4608      	mov	r0, r1
 801bd7e:	4611      	mov	r1, r2
 801bd80:	602b      	str	r3, [r5, #0]
 801bd82:	f7e5 fa67 	bl	8001254 <_fstat>
 801bd86:	1c43      	adds	r3, r0, #1
 801bd88:	d102      	bne.n	801bd90 <_fstat_r+0x1c>
 801bd8a:	682b      	ldr	r3, [r5, #0]
 801bd8c:	b103      	cbz	r3, 801bd90 <_fstat_r+0x1c>
 801bd8e:	6023      	str	r3, [r4, #0]
 801bd90:	bd38      	pop	{r3, r4, r5, pc}
 801bd92:	bf00      	nop
 801bd94:	20005b64 	.word	0x20005b64

0801bd98 <_isatty_r>:
 801bd98:	b538      	push	{r3, r4, r5, lr}
 801bd9a:	4d06      	ldr	r5, [pc, #24]	; (801bdb4 <_isatty_r+0x1c>)
 801bd9c:	2300      	movs	r3, #0
 801bd9e:	4604      	mov	r4, r0
 801bda0:	4608      	mov	r0, r1
 801bda2:	602b      	str	r3, [r5, #0]
 801bda4:	f7e5 fa66 	bl	8001274 <_isatty>
 801bda8:	1c43      	adds	r3, r0, #1
 801bdaa:	d102      	bne.n	801bdb2 <_isatty_r+0x1a>
 801bdac:	682b      	ldr	r3, [r5, #0]
 801bdae:	b103      	cbz	r3, 801bdb2 <_isatty_r+0x1a>
 801bdb0:	6023      	str	r3, [r4, #0]
 801bdb2:	bd38      	pop	{r3, r4, r5, pc}
 801bdb4:	20005b64 	.word	0x20005b64

0801bdb8 <_lseek_r>:
 801bdb8:	b538      	push	{r3, r4, r5, lr}
 801bdba:	4d07      	ldr	r5, [pc, #28]	; (801bdd8 <_lseek_r+0x20>)
 801bdbc:	4604      	mov	r4, r0
 801bdbe:	4608      	mov	r0, r1
 801bdc0:	4611      	mov	r1, r2
 801bdc2:	2200      	movs	r2, #0
 801bdc4:	602a      	str	r2, [r5, #0]
 801bdc6:	461a      	mov	r2, r3
 801bdc8:	f7e5 fa5f 	bl	800128a <_lseek>
 801bdcc:	1c43      	adds	r3, r0, #1
 801bdce:	d102      	bne.n	801bdd6 <_lseek_r+0x1e>
 801bdd0:	682b      	ldr	r3, [r5, #0]
 801bdd2:	b103      	cbz	r3, 801bdd6 <_lseek_r+0x1e>
 801bdd4:	6023      	str	r3, [r4, #0]
 801bdd6:	bd38      	pop	{r3, r4, r5, pc}
 801bdd8:	20005b64 	.word	0x20005b64

0801bddc <_malloc_usable_size_r>:
 801bddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bde0:	1f18      	subs	r0, r3, #4
 801bde2:	2b00      	cmp	r3, #0
 801bde4:	bfbc      	itt	lt
 801bde6:	580b      	ldrlt	r3, [r1, r0]
 801bde8:	18c0      	addlt	r0, r0, r3
 801bdea:	4770      	bx	lr

0801bdec <_read_r>:
 801bdec:	b538      	push	{r3, r4, r5, lr}
 801bdee:	4d07      	ldr	r5, [pc, #28]	; (801be0c <_read_r+0x20>)
 801bdf0:	4604      	mov	r4, r0
 801bdf2:	4608      	mov	r0, r1
 801bdf4:	4611      	mov	r1, r2
 801bdf6:	2200      	movs	r2, #0
 801bdf8:	602a      	str	r2, [r5, #0]
 801bdfa:	461a      	mov	r2, r3
 801bdfc:	f7e5 f9e5 	bl	80011ca <_read>
 801be00:	1c43      	adds	r3, r0, #1
 801be02:	d102      	bne.n	801be0a <_read_r+0x1e>
 801be04:	682b      	ldr	r3, [r5, #0]
 801be06:	b103      	cbz	r3, 801be0a <_read_r+0x1e>
 801be08:	6023      	str	r3, [r4, #0]
 801be0a:	bd38      	pop	{r3, r4, r5, pc}
 801be0c:	20005b64 	.word	0x20005b64

0801be10 <_init>:
 801be10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be12:	bf00      	nop
 801be14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801be16:	bc08      	pop	{r3}
 801be18:	469e      	mov	lr, r3
 801be1a:	4770      	bx	lr

0801be1c <_fini>:
 801be1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be1e:	bf00      	nop
 801be20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801be22:	bc08      	pop	{r3}
 801be24:	469e      	mov	lr, r3
 801be26:	4770      	bx	lr
