// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Otsu_OtsuThreshold_0_720_1280_1_0_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img1b_data_dout,
        img1b_data_num_data_valid,
        img1b_data_fifo_cap,
        img1b_data_empty_n,
        img1b_data_read,
        ap_return
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img1b_data_dout;
input  [1:0] img1b_data_num_data_valid;
input  [1:0] img1b_data_fifo_cap;
input   img1b_data_empty_n;
output   img1b_data_read;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img1b_data_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] tmp_hist_address0;
reg    tmp_hist_ce0;
reg    tmp_hist_we0;
reg   [31:0] tmp_hist_d0;
wire   [31:0] tmp_hist_q0;
reg   [7:0] tmp_hist1_address0;
reg    tmp_hist1_ce0;
reg    tmp_hist1_we0;
reg   [31:0] tmp_hist1_d0;
wire   [31:0] tmp_hist1_q0;
reg   [7:0] hist_0_address0;
reg    hist_0_ce0;
reg    hist_0_we0;
wire   [31:0] hist_0_q0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_done;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_idle;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_ready;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_ce0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_we0;
wire   [31:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_d0;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_ce0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_we0;
wire   [31:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_d0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_done;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_idle;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_ready;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_img1b_data_read;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_ce0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_we0;
wire   [31:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_ce0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_we0;
wire   [31:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_done;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_idle;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_ce0;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_ce0;
wire   [7:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_address0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_ce0;
wire    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_we0;
wire   [31:0] grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0;
wire    grp_xfOtsuKernel_fu_81_ap_start;
wire    grp_xfOtsuKernel_fu_81_ap_done;
wire    grp_xfOtsuKernel_fu_81_ap_idle;
wire    grp_xfOtsuKernel_fu_81_ap_ready;
wire   [7:0] grp_xfOtsuKernel_fu_81_p_hist_0_address0;
wire    grp_xfOtsuKernel_fu_81_p_hist_0_ce0;
wire   [7:0] grp_xfOtsuKernel_fu_81_ap_return;
reg    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg;
reg    ap_block_state1_ignore_call5;
wire    ap_CS_fsm_state2;
reg    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln77_fu_96_p2;
wire    ap_CS_fsm_state4;
reg    grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xfOtsuKernel_fu_81_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [9:0] row_fu_42;
wire   [9:0] row_4_fu_102_p2;
reg    ap_block_state1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg = 1'b0;
#0 grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg = 1'b0;
#0 grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg = 1'b0;
#0 grp_xfOtsuKernel_fu_81_ap_start_reg = 1'b0;
end

Otsu_OtsuThreshold_0_720_1280_1_0_2_s_tmp_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tmp_hist_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_address0),
    .ce0(tmp_hist_ce0),
    .we0(tmp_hist_we0),
    .d0(tmp_hist_d0),
    .q0(tmp_hist_q0)
);

Otsu_OtsuThreshold_0_720_1280_1_0_2_s_tmp_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
tmp_hist1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_address0),
    .ce0(tmp_hist1_ce0),
    .we0(tmp_hist1_we0),
    .d0(tmp_hist1_d0),
    .q0(tmp_hist1_q0)
);

Otsu_OtsuThreshold_0_720_1280_1_0_2_s_tmp_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
hist_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist_0_address0),
    .ce0(hist_0_ce0),
    .we0(hist_0_we0),
    .d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0),
    .q0(hist_0_q0)
);

Otsu_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start),
    .ap_done(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_done),
    .ap_idle(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_idle),
    .ap_ready(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_ready),
    .tmp_hist1_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_address0),
    .tmp_hist1_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_ce0),
    .tmp_hist1_we0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_we0),
    .tmp_hist1_d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_d0),
    .tmp_hist_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_address0),
    .tmp_hist_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_ce0),
    .tmp_hist_we0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_we0),
    .tmp_hist_d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_d0)
);

Otsu_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start),
    .ap_done(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_done),
    .ap_idle(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_idle),
    .ap_ready(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_ready),
    .img1b_data_dout(img1b_data_dout),
    .img1b_data_num_data_valid(2'd0),
    .img1b_data_fifo_cap(2'd0),
    .img1b_data_empty_n(img1b_data_empty_n),
    .img1b_data_read(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_img1b_data_read),
    .tmp_hist_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_address0),
    .tmp_hist_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_ce0),
    .tmp_hist_we0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_we0),
    .tmp_hist_d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0),
    .tmp_hist_q0(tmp_hist_q0),
    .tmp_hist1_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_address0),
    .tmp_hist1_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_ce0),
    .tmp_hist1_we0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_we0),
    .tmp_hist1_d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0),
    .tmp_hist1_q0(tmp_hist1_q0)
);

Otsu_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start),
    .ap_done(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_done),
    .ap_idle(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_idle),
    .ap_ready(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready),
    .tmp_hist_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_address0),
    .tmp_hist_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_ce0),
    .tmp_hist_q0(tmp_hist_q0),
    .tmp_hist1_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_address0),
    .tmp_hist1_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_ce0),
    .tmp_hist1_q0(tmp_hist1_q0),
    .hist_0_address0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_address0),
    .hist_0_ce0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_ce0),
    .hist_0_we0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_we0),
    .hist_0_d0(grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_d0)
);

Otsu_xfOtsuKernel grp_xfOtsuKernel_fu_81(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfOtsuKernel_fu_81_ap_start),
    .ap_done(grp_xfOtsuKernel_fu_81_ap_done),
    .ap_idle(grp_xfOtsuKernel_fu_81_ap_idle),
    .ap_ready(grp_xfOtsuKernel_fu_81_ap_ready),
    .p_hist_0_address0(grp_xfOtsuKernel_fu_81_p_hist_0_address0),
    .p_hist_0_ce0(grp_xfOtsuKernel_fu_81_p_hist_0_ce0),
    .p_hist_0_q0(hist_0_q0),
    .ap_return(grp_xfOtsuKernel_fu_81_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (grp_xfOtsuKernel_fu_81_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_96_p2 == 1'd0))) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_ready == 1'b1)) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_ready == 1'b1)) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_96_p2 == 1'd1))) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_ready == 1'b1)) begin
            grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfOtsuKernel_fu_81_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_xfOtsuKernel_fu_81_ap_start_reg <= 1'b1;
        end else if ((grp_xfOtsuKernel_fu_81_ap_ready == 1'b1)) begin
            grp_xfOtsuKernel_fu_81_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_fu_42 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_96_p2 == 1'd0))) begin
        row_fu_42 <= row_4_fu_102_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_xfOtsuKernel_fu_81_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_xfOtsuKernel_fu_81_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_xfOtsuKernel_fu_81_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_0_address0 = grp_xfOtsuKernel_fu_81_p_hist_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hist_0_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_address0;
    end else begin
        hist_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        hist_0_ce0 = grp_xfOtsuKernel_fu_81_p_hist_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        hist_0_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_ce0;
    end else begin
        hist_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hist_0_we0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_hist_0_we0;
    end else begin
        hist_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        img1b_data_read = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_img1b_data_read;
    end else begin
        img1b_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_hist1_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_address0;
    end else begin
        tmp_hist1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_hist1_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_ce0;
    end else begin
        tmp_hist1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_d0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_d0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_d0;
    end else begin
        tmp_hist1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_we0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist1_we0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist1_we0;
    end else begin
        tmp_hist1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_hist_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_address0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_address0;
    end else begin
        tmp_hist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_hist_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_tmp_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_ce0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_ce0;
    end else begin
        tmp_hist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_d0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_d0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_d0;
    end else begin
        tmp_hist_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_we0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_tmp_hist_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_hist_we0 = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_tmp_hist_we0;
    end else begin
        tmp_hist_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln77_fu_96_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_xfOtsuKernel_fu_81_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call5 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_return = grp_xfOtsuKernel_fu_81_ap_return;

assign grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HISTOGRAM_COL_LOOP_fu_66_ap_start_reg;

assign grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_HIST_INITIALIZE_LOOP_fu_58_ap_start_reg;

assign grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start = grp_OtsuThreshold_0_720_1280_1_0_2_Pipeline_MERGE_HIST_LOOP_fu_74_ap_start_reg;

assign grp_xfOtsuKernel_fu_81_ap_start = grp_xfOtsuKernel_fu_81_ap_start_reg;

assign icmp_ln77_fu_96_p2 = ((row_fu_42 == 10'd720) ? 1'b1 : 1'b0);

assign row_4_fu_102_p2 = (row_fu_42 + 10'd1);

endmodule //Otsu_OtsuThreshold_0_720_1280_1_0_2_s
