// Seed: 474263682
module module_0;
  id_2(
      -1, 1, id_2, -1 ? id_2 : id_1, 1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    output logic id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    input supply0 id_13,
    output wand id_14,
    input wor id_15,
    input wire id_16,
    output logic id_17,
    output uwire id_18,
    input uwire id_19,
    input wor id_20
);
  wire id_22;
  assign id_4 = id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wor id_23, id_24;
  id_25 :
  assert property (@(posedge -1) id_23)
    @(negedge 1'b0)
      if (id_12) id_6 <= -1;
      else id_17 <= id_13 && 1'b0;
endmodule
