

================================================================
== Vivado HLS Report for 'MinMaxLoc'
================================================================
* Date:           Thu Jun  3 20:14:29 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.953|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  130411|  130411|  130411|  130411|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  130410|  130410|       483|          -|          -|   270|    no    |
        | + loop_width  |     480|     480|         2|          1|          1|   480|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_V_37 = alloca i16"   --->   Operation 6 'alloca' 'ret_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V = alloca i16"   --->   Operation 7 'alloca' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.65ns)   --->   "store i16 -1, i16* %ret_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "store i16 0, i16* %ret_V_37" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %entry ], [ %i_V, %loop_height_end ]"   --->   Operation 12 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln1232 = icmp eq i9 %t_V, -242" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 13 'icmp' 'icmp_ln1232' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 270, i64 270, i64 270)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.77ns)   --->   "%i_V = add i9 %t_V, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 15 'add' 'i_V' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1232, label %.exit, label %loop_height_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1066) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1066)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 18 'specregionbegin' 'tmp_58_i' <Predicate = (!icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.65ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 19 'br' <Predicate = (!icmp_ln1232)> <Delay = 0.65>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_V_37_load = load i16* %ret_V_37"   --->   Operation 20 'load' 'ret_V_37_load' <Predicate = (icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_V_load = load i16* %ret_V"   --->   Operation 21 'load' 'ret_V_load' <Predicate = (icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %min_val_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = (icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %min_val_out, i16 %ret_V_load)"   --->   Operation 23 'write' <Predicate = (icmp_ln1232)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %max_val_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = (icmp_ln1232)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %max_val_out, i16 %ret_V_37_load)"   --->   Operation 25 'write' <Predicate = (icmp_ln1232)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln1232)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_5 = phi i9 [ 0, %loop_height_begin ], [ %j_V, %loop_width_begin ]"   --->   Operation 27 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.88ns)   --->   "%icmp_ln1233 = icmp eq i9 %t_V_5, -32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 28 'icmp' 'icmp_ln1233' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 29 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.77ns)   --->   "%j_V = add i9 %t_V_5, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 30 'add' 'j_V' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1233, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_V_37_load_1 = load i16* %ret_V_37" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1242->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 32 'load' 'ret_V_37_load_1' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_V_load_1 = load i16* %ret_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 33 'load' 'ret_V_load_1' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1167) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_59_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1167)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 35 'specregionbegin' 'tmp_59_i' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1235->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_60_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1236->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 37 'specregionbegin' 'tmp_60_i' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str229) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1236->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 38 'specprotocol' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.83ns)   --->   "%tmp = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %src_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1236->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 39 'read' 'tmp' <Predicate = (!icmp_ln1233)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_60_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1236->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 40 'specregionend' 'empty' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.10ns)   --->   "%icmp_ln1237 = icmp ult i16 %tmp, %ret_V_load_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 41 'icmp' 'icmp_ln1237' <Predicate = (!icmp_ln1233)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln1237 = select i1 %icmp_ln1237, i16 %tmp, i16 %ret_V_load_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 42 'select' 'select_ln1237' <Predicate = (!icmp_ln1233)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.10ns)   --->   "%icmp_ln1242 = icmp ugt i16 %tmp, %ret_V_37_load_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1242->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 43 'icmp' 'icmp_ln1242' <Predicate = (!icmp_ln1233)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.35ns)   --->   "%p_min_val = select i1 %icmp_ln1242, i16 %tmp, i16 %ret_V_37_load_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1242->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 44 'select' 'p_min_val' <Predicate = (!icmp_ln1233)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_580 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1167, i32 %tmp_59_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1247->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 45 'specregionend' 'empty_580' <Predicate = (!icmp_ln1233)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.65ns)   --->   "store i16 %select_ln1237, i16* %ret_V" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 46 'store' <Predicate = (!icmp_ln1233)> <Delay = 0.65>
ST_4 : Operation 47 [1/1] (0.65ns)   --->   "store i16 %p_min_val, i16* %ret_V_37" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 47 'store' <Predicate = (!icmp_ln1233)> <Delay = 0.65>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 48 'br' <Predicate = (!icmp_ln1233)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_581 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1066, i32 %tmp_58_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1248->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 49 'specregionend' 'empty_581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('ret.V') [4]  (0 ns)
	'store' operation ('store_ln1232', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1232->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) of constant 0 on local variable 'ret.V' [8]  (0.656 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'load' operation ('ret_V_37_load') on local variable 'ret.V' [48]  (0 ns)
	fifo write on port 'max_val_out' [53]  (1.84 ns)

 <State 3>: 0.881ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) [21]  (0 ns)
	'icmp' operation ('icmp_ln1233', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) [22]  (0.881 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	fifo read on port 'src_data_stream_V' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1236->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) [34]  (1.84 ns)
	'icmp' operation ('icmp_ln1237', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) [36]  (1.1 ns)
	'select' operation ('select_ln1237', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) [37]  (0.357 ns)
	'store' operation ('store_ln1233', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1233->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449) of variable 'select_ln1237', C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1237->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:1449 on local variable 'ret.V' [41]  (0.656 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
