
---------- Begin Simulation Statistics ----------
simSeconds                                   0.520773                       # Number of seconds simulated (Second)
simTicks                                 520772712000                       # Number of ticks simulated (Tick)
finalTick                                520772712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4841.30                       # Real time elapsed on the host (Second)
hostTickRate                                107568722                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8913780                       # Number of bytes of host memory used (Byte)
simInsts                                    700000004                       # Number of instructions simulated (Count)
simOps                                     1286411594                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   144589                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     265716                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1041545425                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.487922                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.672078                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1331237167                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      693                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1743178475                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1272789                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             44826242                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          68408994                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 525                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1041418072                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.673851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.318924                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 608775848     58.46%     58.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  46243251      4.44%     62.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  57320639      5.50%     68.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  54598221      5.24%     73.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 111788808     10.73%     84.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  65548946      6.29%     90.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  54839156      5.27%     95.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  23861239      2.29%     98.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  18441964      1.77%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1041418072                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                14784032     12.36%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     49      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     33      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    19      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    7      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     12.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              102437473     85.67%     98.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1933290      1.62%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             18477      0.02%     99.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           404652      0.34%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      6269080      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1012682664     58.09%     58.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      3781879      0.22%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3820371      0.22%     58.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2282960      0.13%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          208      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8861      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       839995      0.05%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           31      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1352251      0.08%     59.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      5127733      0.29%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         4594      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            2      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    609885296     34.99%     94.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     85941193      4.93%     99.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      4472393      0.26%     99.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      6708960      0.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1743178475                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.673646                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           119578032                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.068598                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4604073483                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1353395808                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1294107773                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  44552358                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 22680874                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         21165735                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1834001867                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     22485560                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2937919                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1315                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          127353                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      191930169                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      93005668                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8965500                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4918538                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          496      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       9787045      5.77%      5.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      4595248      2.71%      8.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      4682014      2.76%     11.24% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    137456397     81.05%     92.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     10547180      6.22%     98.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      2521622      1.49%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      169590002                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          474      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       910353     10.26%     10.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        82959      0.94%     11.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect       317602      3.58%     14.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      6845146     77.15%     91.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       671248      7.57%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        44209      0.50%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       8871991                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          132      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          359      0.02%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       210871     11.95%     11.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         1426      0.08%     12.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1298444     73.58%     85.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       211157     11.97%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        42383      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1764772                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           22      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      8876691      5.52%      5.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      4512289      2.81%      8.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      4364412      2.72%     11.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    130611246     81.27%     92.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      9875931      6.14%     98.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      2477413      1.54%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    160718004                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           22      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return          173      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       192044     11.23%     11.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         1007      0.06%     11.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1278880     74.79%     86.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       195573     11.44%     97.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        42225      2.47%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1709924                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     91633708     54.03%     54.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     60991340     35.96%     90.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      9787045      5.77%     95.77% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      7177909      4.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    169590002                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      1344650     76.25%     76.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       376443     21.35%     97.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          359      0.02%     97.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        42019      2.38%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1763471                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         137456885                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     46781669                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1764772                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         898467                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1387928                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        376844                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            169590002                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1343628                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                95933380                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.565678                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          945236                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         7203636                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            7177909                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            25727                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          496      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      9787045      5.77%      5.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      4595248      2.71%      8.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      4682014      2.76%     11.24% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    137456397     81.05%     92.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     10547180      6.22%     98.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      2521622      1.49%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    169590002                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          213      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      9785890     13.29%     13.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       211063      0.29%     13.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      4682008      6.36%     19.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     56222446     76.33%     96.26% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       233380      0.32%     96.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2521622      3.42%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      73656622                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       210871     15.69%     15.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     15.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       921600     68.59%     84.28% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       211157     15.72%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      1343628                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       210871     15.69%     15.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       921600     68.59%     84.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       211157     15.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      1343628                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      7203636                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      7177909                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        25727                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        43809                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      7247445                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             10187615                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               10187606                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            1310914                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                8876691                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             8876518                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect               173                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        44613990                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             168                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1343304                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1035174088                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.242701                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.475093                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       735411325     71.04%     71.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        75534438      7.30%     78.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        28387425      2.74%     81.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        56059919      5.42%     86.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14841113      1.43%     87.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13928275      1.35%     89.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        11900225      1.15%     90.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         7375572      0.71%     91.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        91735796      8.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1035174088                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          40                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               8876701                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      6174581      0.48%      0.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    986902422     76.72%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      3583601      0.28%     77.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      3745699      0.29%     77.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2242609      0.17%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          192      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         8658      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       422102      0.03%     77.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     77.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1297328      0.10%     78.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      5063413      0.39%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         4262      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    182738909     14.21%     92.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     84041481      6.53%     99.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3541256      0.28%     99.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      6645051      0.52%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1286411594                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      91735796                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000004                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1286411594                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000004                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1286411594                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.487922                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.672078                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          276966697                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           20467900                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1271430016                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        186280165                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        90686532                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      6174581      0.48%      0.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    986902422     76.72%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      3583601      0.28%     77.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      3745699      0.29%     77.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2242609      0.17%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          192      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         8658      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       422102      0.03%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     77.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1297328      0.10%     78.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc      5063413      0.39%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         4262      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            4      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            2      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    182738909     14.21%     92.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     84041481      6.53%     99.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3541256      0.28%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      6645051      0.52%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1286411594                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    160718006                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    144999468                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     15718516                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    130611248                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     30106736                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      8876701                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      8876691                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      216479392                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         216479392                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     216479392                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        216479392                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     22812765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        22812765                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     22812765                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       22812765                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1696620558077                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1696620558077                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1696620558077                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1696620558077                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    239292157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     239292157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    239292157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    239292157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.095334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.095334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.095334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.095334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 74371.544093                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74371.544093                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74371.544093                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74371.544093                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    605085258                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        18118                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     13444279                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          153                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      45.006895                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   118.418301                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1379709                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1379709                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      7288219                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       7288219                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      7288219                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      7288219                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     15524546                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     15524546                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     15524546                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     15524546                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1350007737599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1350007737599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1350007737599                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1350007737599                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.064877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.064877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.064877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.064877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 86959.563107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 86959.563107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 86959.563107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 86959.563107                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               15523722                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           20                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           20                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       128500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       128500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           20                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           20                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           20                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           20                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    126501804                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       126501804                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     22013745                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      22013745                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1628869931000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1628869931000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    148515549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    148515549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.148225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.148225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 73993.313314                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 73993.313314                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      7281098                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      7281098                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     14732647                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     14732647                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1283225439000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1283225439000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.099199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.099199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 87100.806732                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 87100.806732                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     89977588                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       89977588                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       799020                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       799020                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  67750627077                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  67750627077                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     90776608                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     90776608                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008802                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008802                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 84792.154235                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84792.154235                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         7121                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         7121                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       791899                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       791899                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  66782298599                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  66782298599                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008724                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008724                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 84331.838529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 84331.838529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.971022                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            232003985                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           15524234                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              14.944633                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.971022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999943                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999943                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          346                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1929861810                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1929861810                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                109106432                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             715204518                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 197955253                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              17790432                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1361437                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             60458931                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                426490                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1345850205                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1232395                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1740240554                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        163463295                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       613888763                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       92273953                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.670825                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      796724962                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     403124492                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       23511622                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      13143892                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1940525415                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    924413387                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         706162716                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1027525846                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          108                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           77956294                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     921965600                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3566980                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  724                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4536                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 116447046                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                464884                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1041418072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.311370                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.709271                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                811921232     77.96%     77.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 12169312      1.17%     79.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 14934520      1.43%     80.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 22683445      2.18%     82.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 20857288      2.00%     84.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 16769909      1.61%     86.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 18959156      1.82%     88.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 10423841      1.00%     89.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                112699369     10.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1041418072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             743427514                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.713773                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          169590002                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.162825                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    117663681                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      116444358                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         116444358                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     116444358                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        116444358                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2687                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2687                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2687                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2687                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    183062499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    183062499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    183062499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    183062499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    116447045                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     116447045                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    116447045                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    116447045                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000023                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000023                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000023                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000023                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68128.953852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68128.953852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68128.953852                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68128.953852                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          707                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1265                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1265                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          565                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           565                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          565                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          565                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2122                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2122                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    143652999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    143652999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    143652999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    143652999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67696.983506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67696.983506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67696.983506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67696.983506                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1265                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    116444358                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       116444358                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2687                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2687                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    183062499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    183062499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    116447045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    116447045                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000023                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000023                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68128.953852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68128.953852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          565                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          565                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2122                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2122                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    143652999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    143652999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67696.983506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67696.983506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           480.353877                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            116446480                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2122                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           54875.815269                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   480.353877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.938191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.938191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          449                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          448                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.876953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          931578482                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         931578482                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1361437                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4882547                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                128348702                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1331237860                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 5483                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                191930169                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                93005668                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   483                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                127869233                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          13133                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         575178                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1142017                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1717195                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1315642747                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1315273508                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 914767148                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1408569520                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.262810                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.649430                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    41492321                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5650000                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 9489                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               13133                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2319135                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               732588                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               13255895                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          186280163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            128.570694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           385.962696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              152742960     82.00%     82.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1696595      0.91%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1792482      0.96%     83.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               555763      0.30%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               308361      0.17%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               249418      0.13%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               244752      0.13%     84.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               260705      0.14%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               423002      0.23%     84.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               209167      0.11%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             207981      0.11%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             251898      0.14%     85.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             300026      0.16%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             275989      0.15%     85.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1189523      0.64%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             496346      0.27%     86.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             323385      0.17%     86.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             448242      0.24%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             367838      0.20%     87.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             427841      0.23%     87.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1058697      0.57%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            1115489      0.60%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             497446      0.27%     88.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             329626      0.18%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             304908      0.16%     89.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             266997      0.14%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             406024      0.22%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             424874      0.23%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             468104      0.25%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             564003      0.30%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows         18071721      9.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            186280163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               191382935                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                92372293                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   6710862                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    310788                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               116447736                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       890                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1361437                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                116860258                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               133600730                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8660                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 207380554                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             582206433                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1339593264                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents              454198010                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              124034681                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2125157056                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4527418303                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1546996343                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  24045110                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2036810342                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 88346667                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     231                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 211                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  99303311                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2274368196                       # The number of ROB reads (Count)
system.cpu.rob.writes                      2668301780                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1286411594                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   449                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    436                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                1749763                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1750199                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   436                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               1749763                       # number of overall hits (Count)
system.l2.overallHits::total                  1750199                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1666                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             13774471                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                13776137                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1666                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            13774471                       # number of overall misses (Count)
system.l2.overallMisses::total               13776137                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       135517500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1307554833500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1307690351000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      135517500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1307554833500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1307690351000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2102                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           15524234                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              15526336                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2102                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          15524234                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             15526336                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.792578                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.887288                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.887275                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.792578                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.887288                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.887275                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81343.037215                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 94925.956394                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    94924.313761                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81343.037215                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 94925.956394                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   94924.313761                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1257999                       # number of writebacks (Count)
system.l2.writebacks::total                   1257999                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1666                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         13774471                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            13776137                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1666                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        13774471                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           13776137                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    118857500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1169810123500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1169928981000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    118857500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1169810123500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1169928981000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.792578                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.887288                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.887275                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.792578                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.887288                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.887275                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71343.037215                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 84925.956394                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 84924.313761                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71343.037215                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 84925.956394                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 84924.313761                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       13773200                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          798                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            798                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             436                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                436                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1666                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1666                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    135517500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    135517500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2102                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2102                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.792578                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.792578                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81343.037215                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81343.037215                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1666                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1666                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    118857500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    118857500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.792578                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.792578                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71343.037215                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71343.037215                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              59908                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 59908                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           731797                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              731797                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  64911767500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    64911767500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         791705                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            791705                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.924330                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.924330                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88701.877023                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88701.877023                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       731797                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          731797                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  57593797500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  57593797500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.924330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.924330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78701.877023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78701.877023                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        1689855                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           1689855                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     13042674                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        13042674                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 1242643066000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1242643066000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     14732529                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      14732529                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.885298                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.885298                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 95275.176394                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 95275.176394                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     13042674                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     13042674                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 1112216326000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1112216326000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.885298                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.885298                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 85275.176394                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 85275.176394                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data               312                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  312                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data           312                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              312                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         1265                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1265                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1265                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1265                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1379709                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1379709                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1379709                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1379709                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.023706                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     30937108                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   13777296                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.245514                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.544424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.193764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4093.285518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                  161                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3935                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  261280544                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 261280544                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1257001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1666.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  13753651.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001108394250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        75950                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        75950                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            27094078                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1182862                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13776137                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1257999                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13776137                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1257999                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  20820                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   998                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13776137                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1257999                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 3576568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 4885508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 4131517                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1161696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  17351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  17465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  52332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  59477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  66408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  81862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  80128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  79130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  79262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  78205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  80010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  92571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  80163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  81260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  80402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  76633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  76794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  76057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        75950                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     181.083831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.964578                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    844.714017                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        74276     97.80%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047          486      0.64%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           96      0.13%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095          171      0.23%     98.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119          151      0.20%     98.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143          147      0.19%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167          159      0.21%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191          295      0.39%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215          119      0.16%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           28      0.04%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           11      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         75950                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        75950                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.550151                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.519434                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.039962                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            58246     76.69%     76.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              257      0.34%     77.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            11767     15.49%     92.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             4733      6.23%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              941      1.24%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         75950                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1332480                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               881672768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             80511936                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1693008768.86191392                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              154600911.57771724                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  520733624000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      34636.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       106624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    880233664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     80446976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 204741.910517001146                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1690245367.541454553604                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 154476173.859124958515                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1666                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     13774471                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1257999                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     50274750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 602123937750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 12623763791000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30176.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     43713.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10034796.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       106624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    881566144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      881672768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       106624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       106624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     80511936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     80511936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1666                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     13774471                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13776137                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1257999                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1257999                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         204742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1692804027                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1693008769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       204742                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        204742                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    154600912                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        154600912                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    154600912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        204742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1692804027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1847609680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13755317                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1256984                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       824758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       820322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       826775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       818159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       826249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       832264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       809979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       906914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       789101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       849875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       884221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       899016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       940341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       908574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       940239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       878530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        60997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        56525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        57307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        56857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        57717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        58376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        56711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        93387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        56585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        59614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       100363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       115588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       119381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       114881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       104414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        88281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            344262018750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           68776585000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       602174212500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25027.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43777.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             6218855                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             837001                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            45.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           66.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      7956445                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   120.755848                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    83.985898                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   180.647747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      6329362     79.55%     79.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       968010     12.17%     91.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       165634      2.08%     93.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       100549      1.26%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        72149      0.91%     95.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        51176      0.64%     96.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        45611      0.57%     97.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        40422      0.51%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       183532      2.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      7956445                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         880340288                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       80446976                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1690.450109                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              154.476174                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               13.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     27930152040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     14845227870                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    47591098800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2598917940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 41108967120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 214940358930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  18974314080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  367989036780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   706.621196                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  47415674250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17389580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 455967457750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     28878865260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     15349480905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    50621864580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3962538540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 41108967120.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 217829604000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  16541265600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  374292586005                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   718.725420                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  41121649500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17389580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 462261482500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            13044340                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1257999                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12513272                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             731797                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            731797                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13044340                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     41323545                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     41323545                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                41323545                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    962184704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    962184704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                962184704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13776137                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13776137    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13776137                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         34531315500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        74911960750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       27547408                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13771595                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           14734651                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2637708                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1265                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         26659214                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              312                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             312                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            791705                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           791705                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2122                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      14732529                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5489                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46572814                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               46578303                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       215488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1081852352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1082067840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        13773220                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  80513216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          29299868                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008780                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.093299                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                29042626     99.12%     99.12% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  257221      0.88%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      21      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            29299868                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 520772712000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        16906801500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3183000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       23286511491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      31051655                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     15525101                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       180985                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           76169                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        76148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
