library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity fetch_tb is
end fetch_tb;

architecture behavior of fetch_tb is
signal clk : std_logic := '0';
signal o : std_logic_vector (31 downto 0);


component fetch_top is
port(
	  clock : in std_logic := '1';
	  q: out std_logic_vector (31 downto 0));
end component;

begin
dut: fetch_top port map (clk,o);
process
begin
clk <= not clk after 10 ns;
end process;

end behavior;