verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_2/src/ila_refclk/hdl/verilog" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_2/src/ila_pixclk/hdl/verilog" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../tor_wizyjny.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_2/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_2/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_vp_0_0/sim/design_1_vp_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
