var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[44.851, 23.5624, 22.7377, 21.4154, 8.62978], "total":[198397, 388542, 581, 131, 146], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 0 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 0 global loads and 3 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"KernelCompute<0>", "compute_units":1, "type":"function", "total_percent":[0.77221, 0.482561, 0.332631, 0.110579, 0.197628], "total_kernel_resources":[3163, 5684, 3, 2.5, 48], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"speculated_iterations.cpp", "line":50}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 27 due to a loop initiation interval of 27."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"KernelCompute<0>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<0>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[26, 156, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[26, 124, 0, 0, 2]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[394, 212, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 6, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[286, 206, 0, 0, 0]}], "replace_name":"true"}, {"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149", "type":"resource", "data":[977, 718, 3, 2.5, 4], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":312}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":149}]], "children":[{"name":"\'Floating-point log10\' Function Call", "type":"resource", "count":1, "data":[977, 718, 3, 2.5, 4]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<0>.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:61", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"KernelCompute<10>", "compute_units":1, "type":"function", "total_percent":[0.786558, 0.491573, 0.338776, 0.110579, 0.197628], "total_kernel_resources":[3220, 5789, 3, 2.5, 49], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"speculated_iterations.cpp", "line":50}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1", "details":[{"type":"text", "text":" Depth was increased by a factor of 3 due to a loop initiation interval of 3."}]}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"KernelCompute<10>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<10>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[56, 233, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[56, 201, 0, 0, 2]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Feedback", "type":"resource", "data":[24, 35, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[23, 35, 0, 0, 1], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[405, 212, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 6, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[286, 206, 0, 0, 0]}], "replace_name":"true"}, {"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149", "type":"resource", "data":[977, 718, 3, 2.5, 4], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":312}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":149}]], "children":[{"name":"\'Floating-point log10\' Function Call", "type":"resource", "count":1, "data":[977, 718, 3, 2.5, 4]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<10>.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:61", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"KernelCompute<27>", "compute_units":1, "type":"function", "total_percent":[0.799143, 0.499181, 0.344394, 0.110579, 0.197628], "total_kernel_resources":[3285, 5885, 3, 2.5, 49], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"speculated_iterations.cpp", "line":50}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"KernelCompute<27>.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"KernelCompute<27>.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[50, 179, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[50, 147, 0, 0, 2]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Feedback", "type":"resource", "data":[64, 120, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[63, 120, 0, 0, 1], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]]}, {"name":"speculated_iterations.cpp:58", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":58}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:57", "type":"resource", "data":[419, 212, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"28-bit Select", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 6, 0, 0, 0]}, {"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":1, "data":[286, 206, 0, 0, 0]}], "replace_name":"true"}, {"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149", "type":"resource", "data":[977, 718, 3, 2.5, 4], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":312}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":149}]], "children":[{"name":"\'Floating-point log10\' Function Call", "type":"resource", "count":1, "data":[977, 718, 3, 2.5, 4]}], "replace_name":"true"}]}]}, {"name":"KernelCompute<27>.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"speculated_iterations.cpp:61", "type":"resource", "data":[392, 2128, 0, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[392, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 0 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 0 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[29,23,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 27 due to a loop initiation interval of 27.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)","type":"resource"},{"children":[{"count":"1","data":[26,124,0,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[26,124,0,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"58"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:58","type":"resource"},{"children":[{"count":1,"data":[108,6,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"children":[{"count":1,"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"\'Floating-point log10\' Function Call","type":"resource"}],"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp","line":312},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":149}]],"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149","replace_name":true,"type":"resource"}],"data":[1371,930,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"61"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":61}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:61","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3163,5684,3,2.5,48],"debug":[[{"filename":"speculated_iterations.cpp","line":50}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<0>","total_kernel_resources":[3163,5684,3,2.5,48],"total_percent":[0.77221,0.482561,0.332631,0.110579,0.197628],"type":"function"},{"children":[{"data":[45,51,0,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 3 due to a loop initiation interval of 3.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)","type":"resource"},{"children":[{"count":"1","data":[56,201,0,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[56,201,0,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"58"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:58","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"11-bit Select","type":"resource"},{"count":1,"data":[108,6,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"children":[{"count":1,"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"\'Floating-point log10\' Function Call","type":"resource"}],"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp","line":312},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":149}]],"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149","replace_name":true,"type":"resource"}],"data":[1382,930,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"61"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":61}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:61","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3220,5789,3,2.5,49],"debug":[[{"filename":"speculated_iterations.cpp","line":50}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<10>","total_kernel_resources":[3220,5789,3,2.5,49],"total_percent":[0.786558,0.491573,0.338776,0.110579,0.197628],"type":"function"},{"children":[{"data":[85,136,0,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'x\' (speculated_iterations.cpp:50)","type":"resource"},{"children":[{"count":"1","data":[50,147,0,0,2],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[50,147,0,0,2],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"58"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:58","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"28-bit Select","type":"resource"},{"count":1,"data":[108,6,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[286,206,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"children":[{"count":1,"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"57"}]],"name":"\'Floating-point log10\' Function Call","type":"resource"}],"data":[977,718,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp","line":312},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp","line":149}]],"name":"speculated_iterations.cpp:57 > builtins.hpp:312 > \\nbuiltins.hpp:149","replace_name":true,"type":"resource"}],"data":[1396,930,3,2.5,4],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":57}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":"61"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp","line":61}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp:61","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3285,5885,3,2.5,49],"debug":[[{"filename":"speculated_iterations.cpp","line":50}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelCompute<27>","total_kernel_resources":[3285,5885,3,2.5,49],"total_percent":[0.799143,0.499181,0.344394,0.110579,0.197628],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[18447,29970,89,7.5,146],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[198397,388542,581,131,146],"total_percent":[44.851,23.5624,22.7377,21.4154,8.62978],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"KernelCompute<0>", "children":[{"type":"bb", "id":3, "name":"KernelCompute<0>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"KernelCompute<0>.B1", "details":[{"type":"table", "Latency":"30", "II":"27", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 27. See Loops Analysis for more information.", "Loops To":"4"}]}, {"type":"bb", "id":5, "name":"KernelCompute<0>.B2", "children":[{"type":"inst", "id":6, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":8, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}]}, {"type":"kernel", "id":10, "name":"KernelCompute<10>", "children":[{"type":"bb", "id":11, "name":"KernelCompute<10>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":12, "name":"KernelCompute<10>.B1", "details":[{"type":"table", "Latency":"30", "II":"3", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 3. See Loops Analysis for more information.", "Loops To":"12"}]}, {"type":"bb", "id":13, "name":"KernelCompute<10>.B2", "children":[{"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":16, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}]}, {"type":"kernel", "id":17, "name":"KernelCompute<27>", "children":[{"type":"bb", "id":18, "name":"KernelCompute<27>.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":19, "name":"KernelCompute<27>.B1", "details":[{"type":"table", "Latency":"30", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"", "Loops To":"19"}]}, {"type":"bb", "id":20, "name":"KernelCompute<27>.B2", "children":[{"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":23, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":9, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":4, "to":4}, {"from":3, "to":4}, {"from":4, "to":7}, {"from":6, "to":8}, {"from":7, "to":6}, {"from":6, "to":9}, {"from":12, "to":12}, {"from":11, "to":12}, {"from":12, "to":15}, {"from":14, "to":16}, {"from":15, "to":14}, {"from":14, "to":9}, {"from":19, "to":19}, {"from":18, "to":19}, {"from":19, "to":22}, {"from":21, "to":23}, {"from":22, "to":21}, {"from":21, "to":9}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: KernelCompute<0>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":49}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<0>.B1", "data":["Yes", "27", "0"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"x (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"18.00 clock cycles \'Floating-point log10\' Function Call Operation (%L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"312"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"149"}]}, {"type":"text", "text":"5.00 clock cycles 32-bit Integer to Floating-point Conversion Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Floating-point Compare Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: KernelCompute<10>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":49}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<10>.B1", "data":["Yes", "3", "10"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"x (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"18.00 clock cycles \'Floating-point log10\' Function Call Operation (%L > %L > %L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/builtins.hpp", "line":"312"}, {"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/detail/builtins.hpp", "line":"149"}]}, {"type":"text", "text":"5.00 clock cycles 32-bit Integer to Floating-point Conversion Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Floating-point Compare Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":"57"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: KernelCompute<27>", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":49}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelCompute<27>.B1", "data":["Yes", "1", "27"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTS13KernelComputeILi0EE", "id":4136534480, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<0>.B0", "id":4135835824, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<0>.B1", "id":4135749664, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"27", "ll":"1", "lt":"30.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "type":"loop"}, {"name":"KernelCompute<0>.B2", "id":4135749744, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k1_ZTS13KernelComputeILi10EE", "id":4136508912, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<10>.B0", "id":4135753424, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<10>.B1", "id":4135754400, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"3", "ll":"1", "lt":"30.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "type":"loop"}, {"name":"KernelCompute<10>.B2", "id":4136483600, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k2_ZTS13KernelComputeILi27EE", "id":4135770720, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelCompute<27>.B0", "id":4136507040, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelCompute<27>.B1", "id":4136474176, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"30.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "line":57}]], "type":"loop"}, {"name":"KernelCompute<27>.B2", "id":4136475120, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"3.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"KernelCompute<0>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<10>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<27>", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"KernelCompute<0>", "data":[3163, 5684, 3, 2.5, 48], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<10>", "data":[3220, 5789, 3, 2.5, 49], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelCompute<27>", "data":[3285, 5885, 3, 2.5, 49], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[9668, 17358, 9, 7, 146]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[198397, 388542, 581, 130, 146], "data_percent":[23.2206, 22.7377, 21.4154, 8.62978]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "name":"dpc_common.hpp", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "content":"//==============================================================\012// Copyright © 2020 Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012\012#ifndef _DP_HPP\012#define _DP_HPP\012\012#pragma once\012\012#include <stdlib.h>\012#include <exception>\012\012#include <CL/sycl.hpp>\012\012namespace dpc_common {\012// this exception handler with catch async exceptions\012static auto exception_handler = [](cl::sycl::exception_list eList) {\012  for (std::exception_ptr const &e : eList) {\012    try {\012      std::rethrow_exception(e);\012    } catch (std::exception const &e) {\012#if _DEBUG\012      std::cout << \"Failure\" << std::endl;\012#endif\012      std::terminate();\012    }\012  }\012};\012\012// The TimeInterval is a simple RAII class.\012// Construct the timer at the point you want to start timing.\012// Use the Elapsed() method to return time since construction.\012\012class TimeInterval {\012 public:\012  TimeInterval() : start_(std::chrono::steady_clock::now()) {}\012\012  double Elapsed() {\012    auto now = std::chrono::steady_clock::now();\012    return std::chrono::duration_cast<Duration>(now - start_).count();\012  }\012\012 private:\012  using Duration = std::chrono::duration<double>;\012  std::chrono::steady_clock::time_point start_;\012};\012\012};  // namespace dpc_common\012\012#endif\012"}, {"path":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "name":"speculated_iterations.cpp", "has_active_debug_locs":false, "absName":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/speculated_iterations/build/src/speculated_iterations.cpp", "content":"//==============================================================\012// Copyright Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012#include <CL/sycl.hpp>\012#include <CL/sycl/INTEL/fpga_extensions.hpp>\012#include <array>\012#include <iomanip>\012#include <iostream>\012#include <type_traits>\012\012// dpc_common.hpp can be found in the dev-utilities include folder.\012// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\012#include \"dpc_common.hpp\"\012\012// Use smaller values if run on the emulator to keep the CPU runtime reasonable\012// Use the largest possible int values on the FPGA to show the difference in\012// performance with and without speculated_iterations\012#if defined(FPGA_EMULATOR)\012constexpr float kUpper = 3.0f;\012constexpr size_t kExpectedIterations = 1e3;\012#else\012constexpr float kUpper = 8.0f;\012constexpr size_t kExpectedIterations = 1e8;\012#endif\012\012using namespace sycl;\012\012// This is the class used to name the kernel for the runtime.\012// This must be done when the kernel is expressed as a lambda.\012template <int N> class KernelCompute;\012\012template <int spec_iter>\012void ComplexExit(const device_selector &selector, float bound, int &res) {\012  double kernel_time_ms = 0.0;\012  try {\012    // create the device queue with profiling enabled\012    auto prop_list = property_list{property::queue::enable_profiling()};\012    queue q(selector, dpc_common::exception_handler, prop_list);\012\012    // The scalar inputs are passed to the kernel using the lambda capture,\012    // but a SYCL buffer must be used to return a scalar from the kernel.\012    buffer<int, 1> buffer_res(&res, 1);\012\012    event e = q.submit([&](handler &h) {\012      accessor accessor_res(buffer_res, h, write_only, noinit);\012\012      h.single_task<class KernelCompute<spec_iter>>([=]() {\012        int x = 1;\012\012        // Computing the exit condition of this loop is a complex operation.\012        // Since the value of var is not known at compile time, the loop\012        // trip count is variable and the exit condition must be evaluated at\012        // each iteration.\012        [[intel::speculated_iterations(spec_iter)]]\012        while (sycl::log10((float)(x)) < bound) {\012          x++;\012        }\012\012        accessor_res[0] = x;\012      });\012    });\012\012    // get the kernel time in milliseconds\012    // this excludes memory transfer and queuing overhead\012    double startk =\012        e.template get_profiling_info<info::event_profiling::command_start>();\012    double endk =\012        e.template get_profiling_info<info::event_profiling::command_end>();\012    kernel_time_ms = (endk - startk) * 1e-6;\012\012  } catch (exception const &exc) {\012    std::cerr << \"Caught synchronous SYCL exception:\\n\" << exc.what() << \"\\n\";\012    if (exc.get_cl_code() == CL_DEVICE_NOT_FOUND) {\012      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\012                   \"system has a correctly configured FPGA board.\\n\";\012      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\012      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\012                   \"-DFPGA_EMULATOR.\\n\";\012    }\012    std::terminate();\012  }\012\012  // MFLOPs = mega floating point operations per second\012  double mflops = (double)(kExpectedIterations) / kernel_time_ms;\012\012  std::cout << \"Speculated Iterations: \" << spec_iter\012            << \" -- kernel time: \" << kernel_time_ms << \" ms\\n\";\012\012  std::cout << std::fixed << std::setprecision(0)\012            << \"Performance for kernel with \" << spec_iter\012            << \" speculated iterations: \" << mflops << \" MFLOPs\\n\";\012}\012\012int main(int argc, char *argv[]) {\012#if defined(FPGA_EMULATOR)\012  INTEL::fpga_emulator_selector selector;\012#else\012  INTEL::fpga_selector selector;\012#endif\012\012  float bound = kUpper;\012\012  // We don't want \"bound\" to be a compile-time known constant value\012  if (argc > 1) {\012    std::string option(argv[1]);\012    bound = std::stoi(option);\012  }\012\012  // result variables\012  int r0, r1, r2;\012\012// Choose the number of speculated iterations based on the FPGA board selected.\012// This reflects compute latency differences on different hardware architectures,\012// and is a low-level optimization.\012#if defined(A10)\012  ComplexExit<0>(selector, bound, r0);\012  ComplexExit<10>(selector, bound, r1);\012  ComplexExit<27>(selector, bound, r2);\012#elif defined(S10)\012  ComplexExit<0>(selector, bound, r0);\012  ComplexExit<10>(selector, bound, r1);\012  ComplexExit<54>(selector, bound, r2);\012#else\012  std::static_assert(false, \"Invalid FPGA board macro\");\012#endif\012\012  bool passed = true;\012\012  if (std::fabs(std::log10(r0) - bound) > 1e-5) {\012    std::cout << \"Test 0 result mismatch \" << std::log10(r0)\012              << \" not within 0.00001 of \" << bound << \"\\n\";\012    passed = false;\012  }\012\012  if (std::fabs(std::log10(r1) - bound) > 1e-5) {\012    std::cout << \"Test 1 result mismatch \" << std::log10(r1)\012              << \" not within 0.00001 of \" << bound << \"\\n\";\012    passed = false;\012  }\012\012  if (std::fabs(std::log10(r2) - bound) > 1e-5) {\012    std::cout << \"Test 2 result mismatch \" << std::log10(r2)\012              << \" not within 0.00001 of \" << bound << \"\\n\";\012    passed = false;\012  }\012\012\012  std::cout << (passed ? \"PASSED: The results are correct\" : \"FAILED\") << \"\\n\";\012\012  return passed ? 0 : -1;\012}\012\012"}];
var alpha_viewer=false;