0.6
2019.1
May 24 2019
15:06:07
D:/FPGA/verilog/sequence_detector/sequence_detector.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/FPGA/verilog/sequence_detector/sequence_detector.srcs/sim_1/new/sequence_detector_top_tb.v,1719295782,verilog,,,,sequence_detector_top_tb,,,,,,,,
D:/FPGA/verilog/sequence_detector/sequence_detector.srcs/sources_1/new/sequence_detector_top.v,1719295678,verilog,,D:/FPGA/verilog/sequence_detector/sequence_detector.srcs/sim_1/new/sequence_detector_top_tb.v,,sequence_detector_1;sequence_detector_2,,,,,,,,
