#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Sep 26 14:08:32 2017
# Process ID: 9000
# Current directory: F:/VivadoProject/soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 F:\VivadoProject\soc\soc.xpr
# Log file: F:/VivadoProject/soc/vivado.log
# Journal file: F:/VivadoProject/soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/soc/soc.xpr
INFO: [Project 1-313] Project file moved from 'D:/Soc/soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 773.621 ; gain = 174.094
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -force -quiet
generate_target Simulation [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
export_ip_user_files -of_objects [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-2109] no definition for port clk [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register intr is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:102]
ERROR: [VRFC 10-1280] procedural assignment to a non-register intr is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:102]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:104]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:104]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 832.121 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 832.121 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register intr is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:102]
ERROR: [VRFC 10-1280] procedural assignment to a non-register intr is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:102]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:103]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:104]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clrn is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:104]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 832.121 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 832.121 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-60] reset is not a constant [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:28]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 832.121 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 832.121 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-60] reset is not a constant [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:100]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:108]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 866.578 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 866.578 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-60] reset is not a constant [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:29]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.070 ; gain = 8.074
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 877.070 ; gain = 8.176
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-60] reset is not a constant [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:29]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 877.070 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 877.070 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 892.375 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_seg is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:95]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_sel is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 892.375 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 892.375 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 892.375 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_seg is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:95]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_sel is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 892.375 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 904.707 ; gain = 12.332
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 904.707 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] f0 was previously declared with a different range [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture inst_rom_arch of entity xil_defaultlib.inst_rom [inst_rom_default]
Compiling module xil_defaultlib.pipeimem
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeir
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.pipedereg
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeemreg
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture data_mem_arch of entity xil_defaultlib.data_mem [data_mem_default]
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.iu
Compiling module xil_defaultlib.regfile2w
Compiling module xil_defaultlib.fadd_align
Compiling module xil_defaultlib.reg_align_cal
Compiling module xil_defaultlib.fadd_cal
Compiling module xil_defaultlib.reg_cal_norm
Compiling module xil_defaultlib.fadd_norm
Compiling module xil_defaultlib.fadder
Compiling module xil_defaultlib.add1
Compiling module xil_defaultlib.wallace_tree24_unsigned_partial
Compiling module xil_defaultlib.fmul_mul
Compiling module xil_defaultlib.reg_mul_add
Compiling module xil_defaultlib.reg_add_norm
Compiling module xil_defaultlib.fmul_norm
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.shift_to_msb_equ_1
Compiling module xil_defaultlib.reg_e123
Compiling module xil_defaultlib.wallace_tree26x24_unsigned_parti...
Compiling module xil_defaultlib.wallace_tree26x24_unsigned
Compiling module xil_defaultlib.wallace_tree26_unsigned
Compiling module xil_defaultlib.newton24
Compiling module xil_defaultlib.fdiv_newton
Compiling module xil_defaultlib.shift_even_bits
Compiling module xil_defaultlib.fsqrt_reg_e123
Compiling module xil_defaultlib.wallace_tree28x24_unsigned
Compiling module xil_defaultlib.root_newton24
Compiling module xil_defaultlib.fsqrt_newton
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.DISP
Compiling module xil_defaultlib.IOCtrl
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_design_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/VivadoProject/soc/soc.sim/sim_1/behav/xsim.dir/top_design_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 14:27:08 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 904.707 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_behav -key {Behavioral:sim_1:Functional:top_design} -tclbatch {top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 935.703 ; gain = 30.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:15 . Memory (MB): peak = 935.703 ; gain = 30.996
reset_run inst_rom_synth_1
reset_run data_mem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v:1]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
[Tue Sep 26 14:31:05 2017] Launched inst_rom_synth_1, data_mem_synth_1...
Run output will be captured here:
inst_rom_synth_1: F:/VivadoProject/soc/soc.runs/inst_rom_synth_1/runme.log
data_mem_synth_1: F:/VivadoProject/soc/soc.runs/data_mem_synth_1/runme.log
[Tue Sep 26 14:31:05 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.477 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v:1]
[Tue Sep 26 14:39:06 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v:1]
[Tue Sep 26 14:40:13 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/count_leading.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/d_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_goldschmidt32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/div_nonrestoring_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/double_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/i_cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/int_to_single.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mdu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/physical_memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/random_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_double.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/single_to_int.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree32_unsigned.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_signed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v" into library work [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree8_unsigned.v:1]
[Tue Sep 26 14:42:04 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Sep 26 14:50:24 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.754 ; gain = 22.426
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.754 ; gain = 22.426
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1438.824 ; gain = 338.379
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_seg[7]} {out_seg[6]} {out_seg[5]} {out_seg[4]} {out_seg[3]} {out_seg[2]} {out_seg[1]} {out_seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_sel[7]} {out_sel[6]} {out_sel[5]} {out_sel[4]} {out_sel[3]} {out_sel[2]} {out_sel[1]} {out_sel[0]}]]
file mkdir F:/VivadoProject/soc/soc.srcs/constrs_1/new
close [ open F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc w ]
add_files -fileset constrs_1 F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc
set_property target_constrs_file F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc [current_fileset -constrset]
save_constraints -force
place_ports clk Y18
place_ports reset P20
place_ports {out_sel[7]} A18
place_ports {out_sel[6]} A20
place_ports {out_sel[5]} B20
place_ports {out_sel[4]} E18
place_ports {out_sel[3]} F18
place_ports {out_sel[2]} D19
place_ports {out_sel[1]} E19
place_ports {out_sel[0]} C19
save_constraints -force
place_ports {out_seg[7]} E13
place_ports {out_seg[6]} C15
place_ports {out_seg[5]} C14
place_ports {out_seg[4]} E17
place_ports {out_seg[3]} F16
place_ports {out_seg[2]} F14
place_ports {out_seg[1]} F13
place_ports {out_seg[0]} F15
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 26 14:58:45 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
[Tue Sep 26 14:58:46 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/impl_1/runme.log
reset_run synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 26 14:59:16 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
[Tue Sep 26 14:59:16 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1858.770 ; gain = 0.000
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0004.Hub_#0005]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0004.Hub_#0005]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0004.Hub_#0005
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1916.750 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1916.750 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 26 15:22:33 2017] Launched synth_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/synth_1/runme.log
[Tue Sep 26 15:22:33 2017] Launched impl_1...
Run output will be captured here: F:/VivadoProject/soc/soc.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0004.Hub_#0005
close_hw
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2008.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:101]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:109]
ERROR: [VRFC 10-1040] module top_design ignored due to previous errors [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:23]
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:86]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_seg is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:94]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_sel is not permitted [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:95]
ERROR: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:86]
ERROR: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:86]
ERROR: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:86]
ERROR: [VRFC 10-426] cannot find port count on this module [F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/VivadoProject/soc/soc.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2008.754 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] f0 was previously declared with a different range [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture inst_rom_arch of entity xil_defaultlib.inst_rom [inst_rom_default]
Compiling module xil_defaultlib.pipeimem
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeir
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.pipedereg
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeemreg
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture data_mem_arch of entity xil_defaultlib.data_mem [data_mem_default]
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.iu
Compiling module xil_defaultlib.regfile2w
Compiling module xil_defaultlib.fadd_align
Compiling module xil_defaultlib.reg_align_cal
Compiling module xil_defaultlib.fadd_cal
Compiling module xil_defaultlib.reg_cal_norm
Compiling module xil_defaultlib.fadd_norm
Compiling module xil_defaultlib.fadder
Compiling module xil_defaultlib.add1
Compiling module xil_defaultlib.wallace_tree24_unsigned_partial
Compiling module xil_defaultlib.fmul_mul
Compiling module xil_defaultlib.reg_mul_add
Compiling module xil_defaultlib.reg_add_norm
Compiling module xil_defaultlib.fmul_norm
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.shift_to_msb_equ_1
Compiling module xil_defaultlib.reg_e123
Compiling module xil_defaultlib.wallace_tree26x24_unsigned_parti...
Compiling module xil_defaultlib.wallace_tree26x24_unsigned
Compiling module xil_defaultlib.wallace_tree26_unsigned
Compiling module xil_defaultlib.newton24
Compiling module xil_defaultlib.fdiv_newton
Compiling module xil_defaultlib.shift_even_bits
Compiling module xil_defaultlib.fsqrt_reg_e123
Compiling module xil_defaultlib.wallace_tree28x24_unsigned
Compiling module xil_defaultlib.root_newton24
Compiling module xil_defaultlib.fsqrt_newton
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.DISP
Compiling module xil_defaultlib.IOCtrl
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_design_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/VivadoProject/soc/soc.sim/sim_1/behav/xsim.dir/top_design_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 15:50:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_behav -key {Behavioral:sim_1:Functional:top_design} -tclbatch {top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2008.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_design' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/inst_rom.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/io_temp.coe'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/data_mem.mif'
INFO: [USF-XSim-25] Exported 'F:/VivadoProject/soc/soc.sim/sim_1/behav/fp_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_design_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree28x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree28x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree26x24_unsigned.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree26x24_unsigned
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/wallace_tree24_unsigned_partial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree24_unsigned_partial
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_to_msb_equ_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_to_msb_equ_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/shift_even_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_even_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module root_newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/root_newton24.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_mul_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mul_add
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_cal_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_cal_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_align_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_align_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/reg_add_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_add_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeimem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeimem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module newton24
WARNING: [VRFC 10-756] identifier x52 is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:56]
WARNING: [VRFC 10-756] identifier e2p is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/newton24.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_reg_e123.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_reg_e123
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_norm
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadd_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadd_align
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/DISP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DISP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2w
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:259]
WARNING: [VRFC 10-756] identifier exc_ovr is used before its declaration [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeidcu.v:274]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fsqrt_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsqrt_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmul
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fdiv_newton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fdiv_newton
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iu
INFO: [VRFC 10-2458] undeclared symbol mtc0, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:131]
INFO: [VRFC 10-2458] undeclared symbol misbr, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/iu.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOCtrl
INFO: [VRFC 10-2458] undeclared symbol CTCCtrl, assumed default net type wire [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/imports/new/IOCtrl.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.srcs/sources_1/imports/Desktop/top_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VivadoProject/soc/soc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj top_design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/sim/inst_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_rom
INFO: [VRFC 10-163] Analyzing VHDL file "F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/sim/data_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 21514bce44ac4cb1a24fd2b053bba385 --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_3_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_design_behav xil_defaultlib.top_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-142] f0 was previously declared with a different range [F:/VivadoProject/soc/soc.srcs/sources_1/imports/sources_1/new/fmul_norm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture inst_rom_arch of entity xil_defaultlib.inst_rom [inst_rom_default]
Compiling module xil_defaultlib.pipeimem
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeir
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.pipedereg
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift_mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeemreg
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_output_stage [\blk_mem_gen_v8_3_1_output_stage...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_softecc_output_reg_stage [\blk_mem_gen_v8_3_1_softecc_outp...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1_mem_module [\blk_mem_gen_v8_3_1_mem_module("...]
Compiling architecture behavioral of entity blk_mem_gen_v8_3_1.blk_mem_gen_v8_3_1 [\blk_mem_gen_v8_3_1("blk_mem_gen...]
Compiling architecture data_mem_arch of entity xil_defaultlib.data_mem [data_mem_default]
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.iu
Compiling module xil_defaultlib.regfile2w
Compiling module xil_defaultlib.fadd_align
Compiling module xil_defaultlib.reg_align_cal
Compiling module xil_defaultlib.fadd_cal
Compiling module xil_defaultlib.reg_cal_norm
Compiling module xil_defaultlib.fadd_norm
Compiling module xil_defaultlib.fadder
Compiling module xil_defaultlib.add1
Compiling module xil_defaultlib.wallace_tree24_unsigned_partial
Compiling module xil_defaultlib.fmul_mul
Compiling module xil_defaultlib.reg_mul_add
Compiling module xil_defaultlib.reg_add_norm
Compiling module xil_defaultlib.fmul_norm
Compiling module xil_defaultlib.fmul
Compiling module xil_defaultlib.shift_to_msb_equ_1
Compiling module xil_defaultlib.reg_e123
Compiling module xil_defaultlib.wallace_tree26x24_unsigned_parti...
Compiling module xil_defaultlib.wallace_tree26x24_unsigned
Compiling module xil_defaultlib.wallace_tree26_unsigned
Compiling module xil_defaultlib.newton24
Compiling module xil_defaultlib.fdiv_newton
Compiling module xil_defaultlib.shift_even_bits
Compiling module xil_defaultlib.fsqrt_reg_e123
Compiling module xil_defaultlib.wallace_tree28x24_unsigned
Compiling module xil_defaultlib.root_newton24
Compiling module xil_defaultlib.fsqrt_newton
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.ioread
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.DISP
Compiling module xil_defaultlib.IOCtrl
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot top_design_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/VivadoProject/soc/soc.sim/sim_1/behav/xsim.dir/top_design_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 26 15:59:47 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VivadoProject/soc/soc.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_design_behav -key {Behavioral:sim_1:Functional:top_design} -tclbatch {top_design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2008.754 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2008.754 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2008.754 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 26 19:04:08 2017...
