{C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_ALU_Master.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CPU_ALU_Master

Top level modules:
	CPU_ALU_Master

} {} {}} D:/AXI/tb/interconnect_tb/core/test_case2.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/test_case2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case2

Top level modules:
	test_case2

} {} {}} D:/AXI/tb/interconnect_tb/arbitration/Write_Arbiter_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/arbitration/Write_Arbiter_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Arbiter_tb

Top level modules:
	Write_Arbiter_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module BR_Channel_Controller_Top

Top level modules:
	BR_Channel_Controller_Top

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_MUX_2_1

Top level modules:
	AW_MUX_2_1

} {} {}} D:/AXI/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Read_Arbiter

Top level modules:
	Read_Arbiter

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1_2

Top level modules:
	Demux_1_2

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Mux_2x1_en

Top level modules:
	Mux_2x1_en

} {} {}} D:/AXI/tb/interconnect_tb/handshake/AW_HandShake_Checker_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/handshake/AW_HandShake_Checker_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_HandShake_Checker_tb

Top level modules:
	AW_HandShake_Checker_tb

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Slave_Memory/Simple_Memory_Slave.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Simple_Memory_Slave

Top level modules:
	Simple_Memory_Slave

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1x2_en

Top level modules:
	Demux_1x2_en

} {} {}} D:/AXI/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Addr_Channel_Dec

Top level modules:
	Write_Addr_Channel_Dec

} {} {}} D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AR_Channel_Controller_Top

Top level modules:
	AR_Channel_Controller_Top

} {} {}} D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Read_Addr_Channel_Dec

Top level modules:
	Read_Addr_Channel_Dec

} {} {}} D:/AXI/tb/interconnect_tb/utils/Faling_Edge_Detc_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/utils/Faling_Edge_Detc_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Faling_Edge_Detc_tb

Top level modules:
	Faling_Edge_Detc_tb

} {} {}} D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1_2_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1_2_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1_2_tb

Top level modules:
	Demux_1_2_tb

} {} {}} D:/AXI/tb/interconnect_tb/channel_controllers/read/Controller_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/channel_controllers/read/Controller_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case1_read

Top level modules:
	test_case1_read

} {} {}} D:/AXI/tb/interconnect_tb/buffers/Queue_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/buffers/Queue_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Queue_tb

Top level modules:
	Queue_tb

} {} {}} D:/AXI/tb/interconnect_tb/core/test_case3.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/test_case3.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case3

Top level modules:
	test_case3

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/src/wrapper/alu_master_system.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module alu_master_system

Top level modules:
	alu_master_system

} {} {}} D:/AXI/tb/interconnect_tb/channel_controllers/write/AW_Channel_Controller_Top_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/channel_controllers/write/AW_Channel_Controller_Top_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_Channel_Controller_Top_tb

Top level modules:
	AW_Channel_Controller_Top_tb

} {} {}} D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1x2_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1x2_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1x2_tb

Top level modules:
	Demux_1x2_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Faling_Edge_Detc

Top level modules:
	Faling_Edge_Detc

} {} {}} D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Controller

Top level modules:
	Controller

} {} {}} D:/AXI/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Raising_Edge_Det

Top level modules:
	Raising_Edge_Det

} {} {}} D:/AXI/tb/interconnect_tb/handshake/WD_HandShake_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/handshake/WD_HandShake_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_HandShake_tb

Top level modules:
	WD_HandShake_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AXI_Interconnect

Top level modules:
	AXI_Interconnect

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1x4

Top level modules:
	Demux_1x4

} {} {}} D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Resp_Channel_Dec

Top level modules:
	Write_Resp_Channel_Dec

} {} {}} D:/AXI/src/axi_interconnect/rtl/handshake/WD_HandShake.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/handshake/WD_HandShake.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_HandShake

Top level modules:
	WD_HandShake

} {} {}} D:/AXI/tb/interconnect_tb/channel_controllers/write/BR_Channel_Controller_Top_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/channel_controllers/write/BR_Channel_Controller_Top_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module BR_Channel_Controller_Top_tb

Top level modules:
	BR_Channel_Controller_Top_tb

} {} {}} D:/AXI/tb/interconnect_tb/buffers/Resp_Queue_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/buffers/Resp_Queue_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Resp_Queue_tb

Top level modules:
	Resp_Queue_tb

} {} {}} D:/AXI/tb/interconnect_tb/arbitration/Write_Arbiter_RR_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/arbitration/Write_Arbiter_RR_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Arbiter_RR_tb

Top level modules:
	Write_Arbiter_RR_tb

} {} {}} D:/AXI/tb/interconnect_tb/core/AXI_Interconnect_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/AXI_Interconnect_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AXI_Interconnect_tb

Top level modules:
	AXI_Interconnect_tb

} {} {}} D:/AXI/tb/interconnect_tb/datapath/mux/Mux_2x1_en_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/mux/Mux_2x1_en_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Mux_2x1_en_tb

Top level modules:
	Mux_2x1_en_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_Channel_Controller_Top

Top level modules:
	AW_Channel_Controller_Top

} {} {}} D:/AXI/tb/interconnect_tb/decoders/Write_Resp_Channel_Dec_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/decoders/Write_Resp_Channel_Dec_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Resp_Channel_Dec_tb

Top level modules:
	Write_Resp_Channel_Dec_tb

} {} {}} D:/AXI/tb/interconnect_tb/datapath/mux/BReady_MUX_2_1_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/mux/BReady_MUX_2_1_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module BReady_MUX_2_1_tb

Top level modules:
	BReady_MUX_2_1_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AXI_Interconnect_Full

Top level modules:
	AXI_Interconnect_Full

} {} {}} D:/AXI/tb/interconnect_tb/arbitration/Qos_Arbiter_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/arbitration/Qos_Arbiter_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module QoS_Arbiter_tb

Top level modules:
	QoS_Arbiter_tb

} {} {}} D:/AXI/tb/interconnect_tb/core/test_case4.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/test_case4.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case4

Top level modules:
	test_case4

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module BReady_MUX_2_1

Top level modules:
	BReady_MUX_2_1

} {} {}} D:/AXI/tb/interconnect_tb/datapath/mux/WD_MUX_2_1_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/mux/WD_MUX_2_1_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_MUX_2_1_tb

Top level modules:
	WD_MUX_2_1_tb

} {} {}} D:/AXI/tb/interconnect_tb/utils/Raising_Edge_Det_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/utils/Raising_Edge_Det_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Raising_Edge_Det_tb

Top level modules:
	Raising_Edge_Det_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Mux_2x1

Top level modules:
	Mux_2x1

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_MUX_2_1

Top level modules:
	WD_MUX_2_1

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Mux_4x1

Top level modules:
	Mux_4x1

} {} {}} D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WR_HandShake

Top level modules:
	WR_HandShake

} {} {}} D:/AXI/tb/interconnect_tb/channel_controllers/write/WD_Channel_Controller_Top_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/channel_controllers/write/WD_Channel_Controller_Top_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_Channel_Controller_Top_tb

Top level modules:
	WD_Channel_Controller_Top_tb

} {} {}} D:/AXI/tb/interconnect_tb/decoders/Write_Addr_Channel_Dec_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/decoders/Write_Addr_Channel_Dec_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Addr_Channel_Dec_tb

Top level modules:
	Write_Addr_Channel_Dec_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WD_Channel_Controller_Top

Top level modules:
	WD_Channel_Controller_Top

} {} {}} D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Resp_Channel_Arb

Top level modules:
	Write_Resp_Channel_Arb

} {} {}} D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Queue

Top level modules:
	Queue

} {} {}} D:/AXI/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Qos_Arbiter

Top level modules:
	Qos_Arbiter

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU_tb/CPU_ALU_Master_tb.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU_tb/CPU_ALU_Master_tb.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CPU_ALU_Master_tb

Top level modules:
	CPU_ALU_Master_tb

} {} {}} D:/AXI/tb/interconnect_tb/core/test_case1.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/test_case1.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case1

Top level modules:
	test_case1

} {} {}} D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1x2_en_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/demux/Demux_1x2_en_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1x2_en_tb

Top level modules:
	Demux_1x2_en_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_HandShake_Checker

Top level modules:
	AW_HandShake_Checker

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/ALU_Core.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/ALU_Core.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ALU_Core

Top level modules:
	ALU_Core

} {} {}} D:/AXI/tb/interconnect_tb/datapath/mux/Mux_2x1_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/mux/Mux_2x1_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Mux_2x1_tb

Top level modules:
	Mux_2x1_tb

} {} {}} D:/AXI/tb/interconnect_tb/core/test_case5.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/core/test_case5.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module test_case5

Top level modules:
	test_case5

} {} {}} D:/AXI/src/axi_interconnect/rtl/buffers/Resp_Queue.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/buffers/Resp_Queue.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Resp_Queue

Top level modules:
	Resp_Queue

} {} {}} D:/AXI/tb/interconnect_tb/handshake/WR_HandShake_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/handshake/WR_HandShake_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module WR_HandShake_tb

Top level modules:
	WR_HandShake_tb

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/Simple_AXI_Master_Test.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/Simple_AXI_Master_Test.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Simple_AXI_Master_Test

Top level modules:
	Simple_AXI_Master_Test

} {} {}} D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Arbiter_RR

Top level modules:
	Write_Arbiter_RR

} {} {}} D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Demux_1x2

Top level modules:
	Demux_1x2

} {} {}} D:/AXI/tb/interconnect_tb/datapath/mux/AW_MUX_2_1_tb.v {1 {vlog -work work D:/AXI/tb/interconnect_tb/datapath/mux/AW_MUX_2_1_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module AW_MUX_2_1_tb

Top level modules:
	AW_MUX_2_1_tb

} {} {}} D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v {1 {vlog -work work D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Write_Arbiter

Top level modules:
	Write_Arbiter

} {} {}} {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v} {1 {vlog -work work {C:/Users/Nguyen Ha Hai/axi4-system-suite/Master_ALU/ALU/CPU_Controller.v}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CPU_Controller

Top level modules:
	CPU_Controller

} {} {}}
