
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004105                       # Number of seconds simulated
sim_ticks                                  4104556000                       # Number of ticks simulated
final_tick                                 4104556000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82694                       # Simulator instruction rate (inst/s)
host_op_rate                                   128151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60852211                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    67.45                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2199424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2250816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12520721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         535849432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548370153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12520721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12520721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7359627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7359627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7359627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12520721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        535849432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            555729779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000639592750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2250496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2250816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4104442000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.016203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.714425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.855448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29638     93.79%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1694      5.36%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87      0.28%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      0.16%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      0.07%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1292.962963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    358.328509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4530.646681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.418445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     81.48%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     11.11%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2199104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12520720.876996196806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 535771469.557243287563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6923038.691639242694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26820250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1864159500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15404799750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33400.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54244.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32637287.61                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1231654750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1890979750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175820000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35026.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53776.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       548.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     345                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115160.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113440320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60264600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125992440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2166300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118625520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            324125370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2729280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       352876740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7013760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        623239440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1730473770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.598285                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3386697500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1233250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      50180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2594529750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     18255000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     666381000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    773977000                       # Time in different power states
system.mem_ctrls_1.actEnergy                112269360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59657400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125078520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            320443740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4077600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       351845610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        12453600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        622029480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1727246850                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            420.812105                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3390998750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4705000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      50440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2587187500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     32422250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     658121750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    771679500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530207                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530207                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2659                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527081                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                335                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527081                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508054                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19027                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1753                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890243                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13343                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439163                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            69                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17168                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4104557                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              37650                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5656468                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530207                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509398                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4028193                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5426                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           331                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17119                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1050                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4069069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.160337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.185542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2524469     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   162487      3.99%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   116253      2.86%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   115414      2.84%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   115393      2.84%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   113963      2.80%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116267      2.86%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118248      2.91%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   686575     16.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4069069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129175                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.378095                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   478926                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2486622                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    126333                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                974475                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2713                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8768252                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2713                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   578999                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1106808                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2071                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    980778                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1397700                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8757686                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                102103                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1178287                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    608                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17527                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16309126                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20156615                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13390051                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12270                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   131867                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3093055                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534303                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16189                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1057                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               85                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8737953                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  85                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9066023                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               692                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           94100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       137495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4069069                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.228034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.474368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              825061     20.28%     20.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              352662      8.67%     28.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              900531     22.13%     51.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1240328     30.48%     81.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              635797     15.63%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               65712      1.61%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               30278      0.74%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11701      0.29%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6999      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4069069                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3806      7.76%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.03%      7.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.03%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  44729     91.21%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.88%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.02%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2255      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8153914     89.94%     89.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     89.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1138      0.01%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 190      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  414      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  822      0.01%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1020      0.01%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 614      0.01%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                230      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               890024      9.82%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13443      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1527      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            403      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9066023                       # Type of FU issued
system.cpu.iq.rate                           2.208770                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       49039                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005409                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22240128                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8821590                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8691219                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10718                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10584                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4805                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9107447                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5360                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2420                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14044                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6435                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        361205                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2713                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   43599                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3501                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8738038                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               102                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534303                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16189                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    579                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2702                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            666                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3396                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9060532                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                890224                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5491                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       903566                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518414                       # Number of branches executed
system.cpu.iew.exec_stores                      13342                       # Number of stores executed
system.cpu.iew.exec_rate                     2.207432                       # Inst execution rate
system.cpu.iew.wb_sent                        8697439                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8696024                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7918849                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14521749                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.118627                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545310                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           94183                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2683                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4054907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.131723                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.404730                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2536861     62.56%     62.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       483883     11.93%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7974      0.20%     74.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8003      0.20%     74.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3573      0.09%     74.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2628      0.06%     75.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1112      0.03%     75.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          991      0.02%     75.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009882     24.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4054907                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009882                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11783145                       # The number of ROB reads
system.cpu.rob.rob_writes                    17490575                       # The number of ROB writes
system.cpu.timesIdled                             475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.735871                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.735871                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.358933                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.358933                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14008380                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162002                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7559                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4012                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100903                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068232                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1944967                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.024708                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531850                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077287                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.024708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          612                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4781470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4781470                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28839                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28839                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9316                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38155                       # number of overall hits
system.cpu.dcache.overall_hits::total           38155                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497379                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          438                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497817                       # number of overall misses
system.cpu.dcache.overall_misses::total        497817                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16740808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16740808000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46376000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46376000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16787184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16787184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16787184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16787184000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535972                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945196                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044905                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928812                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33658.051506                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33658.051506                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105881.278539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105881.278539                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33721.596490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33721.596490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33721.596490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33721.596490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3583696                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            470634                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.614613                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          531                       # number of writebacks
system.cpu.dcache.writebacks::total               531                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4117                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4122                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493262                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493695                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15412019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15412019000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45095000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45095000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15457114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15457114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15457114000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15457114000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31245.096926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31245.096926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104145.496536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104145.496536                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31309.034930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31309.034930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31309.034930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31309.034930                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492670                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           688.178348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16839                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.510353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   688.178348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.672049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.672049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          673                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35059                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16018                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16018                       # number of overall hits
system.cpu.icache.overall_hits::total           16018                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1101                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1101                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1101                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1101                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1101                       # number of overall misses
system.cpu.icache.overall_misses::total          1101                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109071999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109071999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109071999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109071999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109071999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109071999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17119                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064315                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064315                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99066.302452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99066.302452                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99066.302452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99066.302452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99066.302452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99066.302452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86898999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86898999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86898999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86898999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86898999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86898999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047958                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047958                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047958                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047958                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047958                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105845.309379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105845.309379                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105845.309379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105845.309379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105845.309379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105845.309379                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27366.220473                       # Cycle average of tags in use
system.l2.tags.total_refs                      987266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.052111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.017306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.737575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27164.465592                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.828994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.835151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7933322                       # Number of tag accesses
system.l2.tags.data_accesses                  7933322                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              531                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459320                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459328                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459343                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              459328                       # number of overall hits
system.l2.overall_hits::total                  459343                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33942                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35169                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34366                       # number of overall misses
system.l2.overall_misses::total                 35169                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43576000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43576000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84087000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84087000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4282033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4282033000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4325609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4409696000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84087000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4325609000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4409696000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494512                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.981481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981481                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.981663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981663                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068811                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.981663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069610                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071119                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.981663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069610                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071119                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102773.584906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102773.584906                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104716.064757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104716.064757                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126157.356667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126157.356667                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104716.064757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125868.852936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125385.879610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104716.064757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125868.852936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125385.879610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33942                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35169                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35096000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35096000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68027000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68027000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3603193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3603193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3638289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3706316000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3638289000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3706316000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.981663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068811                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.981663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.981663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071119                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82773.584906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82773.584906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84716.064757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84716.064757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106157.356667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106157.356667                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84716.064757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105868.852936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105385.879610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84716.064757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105868.852936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105385.879610                       # average overall mshr miss latency
system.l2.replacements                           2426                       # number of replacements
system.membus.snoop_filter.tot_requests         36899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1258                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2281024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35169                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38787000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          197095750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4104556000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494093                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           821                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493262                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31630400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31688576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2429                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001437                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496228     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    714      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496942                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988521000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2463000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481083000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
