
**** 12/02/22 00:39:37 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "root-root_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\root\root_tran1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "root_tran1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.INC "C:/Users/Abdurrahman/Desktop/cd4007/cd4007.lib" 

**** INCLUDING cd4007.lib ****
.model nnMOS NMOS (LEVEL=2 VTo=1.4 Kp=.6m LAMBDA=0.005)
.model ppMOS PMOS (LEVEL=2 VTo=-1.0 KP=.6m LAMBDA=0.01)

**** RESUMING root_tran1.cir ****
.INC "c:/cadence/spb_17.4/tools/capture/library/external/ina321/ina321.lib" 
* From [PSPICE NETLIST] section of D:\cad\cadence\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:

**** INCLUDING ina321.lib ****

* INA321
*****************************************************************************
* (C) Copyright 2011 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: INA321
* Date: 22JUL2011
* Model Type: ALL IN ONE
* Simulator: PSPICE
* Simulator Version: 16.0.0.p001
* EVM Order Number: N/A
* EVM Users Guide: N/A
* Datasheet: SBOS168D - DECEMBER 2000 - REVISED JANUARY 2006
*
* Model Version: 1.0
*
*****************************************************************************
*
* Updates:
*
* Version 1.0 : 
* Release to Web
*
*****************************************************************************
* Connections:   non-inverting input
*                |  inverting input
*                    |  |   gainset
*                |  |   |  
*                |  |   |  reference
*                |  |   |  |  positive power supply
*                |  |   |  |  |  negative power supply
*                |  |   |  |  |  |  output
*                |  |   |  |  |  |  |
.SUBCKT INA321 IN+ IN- RG REF V+ V- OUT

R2         A1OUT A2NEG  40K 
R1         A2NEG A2OUT  160K  
R4         A1NEG A1OUT  40K  
R3         REF A1NEG  160K  
XA1        IN- A1NEG V+ V- A1OUT OPAMP12
XA2        IN+ A2NEG V+ V- A2OUT OPAMP12
XA3        A2OUT RG V+ V- OUT OPAMP3
.ENDS INA321

************************************
.subckt OPAMP12   1 2 3 4 5
************************************
  c1   11 12 785.88E-15
  c2    6  7 1.500E-12
  css  10 99 1.000E-30
  dc    5 53 dy
  de   54  5 dy
  dlp  90 91 dx
  dln  92 90 dx
  dp    4  3 dx
  egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
  fb    7 99 poly(5) vb vc ve vlp vln 0 6.3662E9 -1E3 1E3 6E9 -6E9
  ga    6  0 11 12 6.2832E-6
  gcm   0  6 10 99 6.2832E-12
  iss   3 10 dc 300.00E-9
  hlim 90  0 vlim 1K
  m1   11  2 10 3 mp l=2E-6 w=20E-6 m=1
  m2   12  1 10 3 mp l=2E-6 w=20E-6 m=1
  r2    6  9 100.00E3
  rd1   4 11 159.15E3
  rd2   4 12 159.15E3
  ro1   8  5 50
  ro2   7 99 25
  rp    3  4 357.14E3
  rss  10 99 666.67E6
  vb    9  0 dc 0
  vc    3 53 dc .8047
  ve   54  4 dc .8047
  vlim  7  8 dc 0
  vlp  91  0 dc 12
  vln   0 92 dc 12
.model mp pmos(vto=-0.75 kp=205.5u rd=1 rs=1 rg=1 rb=1 cgso=4e-9
+cgdo=4e-9 cgbo=16.667e-9 cbs=2.34e-13 cbd=2.34e-13)
.model dx D(Is=800.00E-18)
.model dy D(Is=800.00E-18 Rs=1m Cjo=10p)
.ends OPAMP12
************************************
.subckt OPAMP3   1 2 3 4 5
************************************
  c1   11 12 385.88E-15
  c2    6  7 2.00E-12
  css  10 99 1.000E-30
  dc    5 53 dy
  de   54  5 dy
  dlp  90 91 dx
  dln  92 90 dx
  dp    4  3 dx
  egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
  fb    7 99 poly(5) vb vc ve vlp vln 0 6.3662E9 -1E3 1E3 6E9 -6E9
  ga    6  0 11 12 6.2832E-6
  gcm   0  6 10 99 6.2832E-12
  iss   3 10 dc 450.00E-9
  hlim 90  0 vlim 1K
  m1   11  2 10 3 mp l=1E-6 w=10E-6 m=1
  m2   12  1 10 3 mp l=1E-6 w=10E-6 m=1
  r2    6  9 100.00E3
  rd1   4 11 159.15E3
  rd2   4 12 159.15E3
  ro1   8  5 50
  ro2   7 99 25
  rp    3  4 357.14E3
  rss  10 99 666.67E6
  vb    9  0 dc 0
  vc    3 53 dc .8047
  ve   54  4 dc .8047
  vlim  7  8 dc 0
  vlp  91  0 dc 12
  vln   0 92 dc 12
.model mp pmos(vto=-0.75 kp=205.5u rd=1 rs=1 rg=1 rb=1 cgso=4e-9
+cgdo=4e-9 cgbo=16.667e-9 cbs=2.34e-13 cbd=2.34e-13)
.model dx D(Is=800.00E-18)
.model dy D(Is=800.00E-18 Rs=1m Cjo=10p)
.ends OPAMP3
*

**** RESUMING root_tran1.cir ****
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 50ms 0 50us 
.OPTIONS ADVCONV
.OPTIONS DIGINITSTATE= 0
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\root.net" 



**** INCLUDING root.net ****
* source EED3009
U_DSTM1         STIM(1,1)   M_UN0001 IO_STM IO_LEVEL=0 
+ 0 0
+ +0.5ms 1
+REPEAT FOREVER
+ +0.5ms 0
+  +0.5ms 1
+ ENDREPEAT

**** RESUMING root_tran1.cir ****
.END

ERROR(ORPSIM-15113): Model 0 used by U_DSTM1 is undefined
