$date
  Fri Jun 20 07:55:54 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4x1_test $end
$var reg 2 ! sel[1:0] $end
$var reg 4 " d0[3:0] $end
$var reg 4 # d1[3:0] $end
$var reg 4 $ d2[3:0] $end
$var reg 4 % d3[3:0] $end
$var reg 4 & y[3:0] $end
$scope module uut $end
$var reg 2 ' sel[1:0] $end
$var reg 4 ( d0[3:0] $end
$var reg 4 ) d1[3:0] $end
$var reg 4 * d2[3:0] $end
$var reg 4 + d3[3:0] $end
$var reg 4 , y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0001 "
b0010 #
b0011 $
b0100 %
b0001 &
b00 '
b0001 (
b0010 )
b0011 *
b0100 +
b0001 ,
#10000000
b01 !
b0010 &
b01 '
b0010 ,
#20000000
b10 !
b0011 &
b10 '
b0011 ,
#30000000
b11 !
b0100 &
b11 '
b0100 ,
#40000000
