##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 90.35 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 42.99 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        83333.3          72265       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       CyBUS_CLK      41666.7          32369       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          18403       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  23570         Clock_1:R         
Pin_2(0)_PAD  23663         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.35 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2685   4975  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   8325  72265  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2243  10568  72265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 42.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19034
-------------------------------------   ----- 
End-of-path arrival time (ps)           19034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3242  10604  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19034  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19034  18403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19034
-------------------------------------   ----- 
End-of-path arrival time (ps)           19034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3242  10604  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19034  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19034  18403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Timer_US:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer_US:TimerUDB:trig_last\/clock_0
Path slack     : 32369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                             macrocell11   1250   1250  32369  RISE       1
\Timer_US:TimerUDB:trig_last\/main_0  macrocell19   4538   5788  32369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_last\/clock_0                       macrocell19         0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2685   4975  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   8325  72265  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2243  10568  72265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18403p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19034
-------------------------------------   ----- 
End-of-path arrival time (ps)           19034
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3242  10604  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  19034  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  19034  18403  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15734
-------------------------------------   ----- 
End-of-path arrival time (ps)           15734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3242  10604  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  15734  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  15734  21703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11476
-------------------------------------   ----- 
End-of-path arrival time (ps)           11476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   4114  11476  24131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : \Timer_US:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 24285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell4   4020   4020  24285  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    3605   7625  24285  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460  10085  24285  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_0               macrocell17     3786  13871  24285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : \Timer_US:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 24285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell4   4020   4020  24285  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    3605   7625  24285  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460  10085  24285  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_0               macrocell18     3786  13871  24285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3242  10604  25003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/main_0                     macrocell4      2802   4012  18403  RISE       1
\Timer_US:TimerUDB:trig_reg\/q                          macrocell4      3350   7362  18403  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   3233  10594  25012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13448
-------------------------------------   ----- 
End-of-path arrival time (ps)           13448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q           macrocell17     1250   1250  18858  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      4369   5619  25089  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   8969  25089  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell2   4479  13448  25089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13314
-------------------------------------   ----- 
End-of-path arrival time (ps)           13314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q           macrocell17     1250   1250  18858  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      4369   5619  25089  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   8969  25089  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell4   4345  13314  25223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15529
-------------------------------------   ----- 
End-of-path arrival time (ps)           15529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:status_tc\/main_2         macrocell3      5145   9855  25638  RISE       1
\Timer_US:TimerUDB:status_tc\/q              macrocell3      3350  13205  25638  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2323  15529  25638  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12477
-------------------------------------   ----- 
End-of-path arrival time (ps)           12477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q           macrocell17     1250   1250  18858  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_2    macrocell2      4369   5619  25089  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   8969  25089  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell3   3509  12477  26059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3450   8160  27447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8021
-------------------------------------   ---- 
End-of-path arrival time (ps)           8021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3311   8021  27585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 27746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_5      macrocell17     5700  10410  27746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 27746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_4      macrocell18     5700  10410  27746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20985  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2538   7248  28359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31977p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q           macrocell17   1250   1250  18858  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_4  macrocell14   4930   6180  31977  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Timer_US:TimerUDB:trig_last\/main_0
Capture Clock  : \Timer_US:TimerUDB:trig_last\/clock_0
Path slack     : 32369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                             macrocell11   1250   1250  32369  RISE       1
\Timer_US:TimerUDB:trig_last\/main_0  macrocell19   4538   5788  32369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_last\/clock_0                       macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Timer_US:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer_US:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 32369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                                      macrocell11   1250   1250  32369  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/main_0  macrocell21   4538   5788  32369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Timer_US:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer_US:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                                      macrocell11   1250   1250  32369  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/main_0  macrocell20   4518   5768  32389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q        macrocell17   1250   1250  18858  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_4  macrocell16   4369   5619  32538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q           macrocell17   1250   1250  18858  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_4  macrocell15   3958   5208  32949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33354  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_1             macrocell15    3592   4802  33354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33375p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33354  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_1             macrocell14    3571   4781  33375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  33354  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_1                macrocell16    3571   4781  33376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  33590  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_6  macrocell15   3316   4566  33590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_0\/q    macrocell15   1250   1250  33590  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_6  macrocell16   3311   4561  33595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  33590  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_6  macrocell14   3284   4534  33622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33660  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_2             macrocell15    3286   4496  33660  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33660  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_2                macrocell16    3286   4496  33661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  33660  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_2             macrocell14    3271   4481  33676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  34012  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_5  macrocell15   2894   4144  34012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  34012  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_5  macrocell16   2893   4143  34013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q           macrocell12   1250   1250  26566  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/main_3  macrocell15   2893   4143  34014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34015p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q        macrocell12   1250   1250  26566  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_3  macrocell16   2891   4141  34015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q           macrocell12   1250   1250  26566  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_3  macrocell14   2889   4139  34017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_US:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_US:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  34012  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/main_5  macrocell14   2889   4139  34018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_US:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  34104  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_1                 macrocell17    2842   4052  34104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_US:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer_US:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  34104  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/main_1           macrocell20    2842   4052  34104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_US:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_US:TimerUDB:run_mode\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  34104  RISE       1
\Timer_US:TimerUDB:run_mode\/main_0                     macrocell13    2830   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:run_mode\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_US:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer_US:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  34104  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/main_1           macrocell21    2830   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18403  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_2                 macrocell17    2802   4012  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_1                 macrocell18    2802   4012  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer_US:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/main_2           macrocell20    2802   4012  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_US:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer_US:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  18403  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/main_2           macrocell21    2790   4000  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_last\/q
Path End       : \Timer_US:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_US:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_last\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_last\/q                macrocell19   1250   1250  34290  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/main_3  macrocell21   2617   3867  34290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_last\/q
Path End       : \Timer_US:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_US:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_last\/clock_0                       macrocell19         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_last\/q                macrocell19   1250   1250  34290  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/main_3  macrocell20   2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:run_mode\/q
Path End       : \Timer_US:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:run_mode\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:run_mode\/q           macrocell13   1250   1250  31650  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_4  macrocell17   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:run_mode\/q
Path End       : \Timer_US:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:run_mode\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:run_mode\/q           macrocell13   1250   1250  31650  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_3  macrocell18   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_US:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_rise_detected\/q  macrocell20   1250   1250  18584  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_7   macrocell17   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_US:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_rise_detected\/q  macrocell20   1250   1250  18584  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_6   macrocell18   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_US:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_US:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_rise_detected\/q       macrocell20   1250   1250  18584  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/main_4  macrocell20   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_rise_detected\/clock_0              macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q       macrocell17   1250   1250  18858  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_3  macrocell17   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:timer_enable\/q
Path End       : \Timer_US:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:timer_enable\/q       macrocell17   1250   1250  18858  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_2  macrocell18   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_disable\/q
Path End       : \Timer_US:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_US:TimerUDB:timer_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_disable\/q       macrocell18   1250   1250  34607  RISE       1
\Timer_US:TimerUDB:timer_enable\/main_6  macrocell17   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_disable\/q
Path End       : \Timer_US:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer_US:TimerUDB:trig_disable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_disable\/q       macrocell18   1250   1250  34607  RISE       1
\Timer_US:TimerUDB:trig_disable\/main_5  macrocell18   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_US:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_US:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:trig_fall_detected\/q       macrocell21   1250   1250  34610  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/main_4  macrocell21   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:trig_fall_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capt_int_temp\/q
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capt_int_temp\/q         macrocell16    1250   1250  36988  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2929   4179  36988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2685   4975  72265  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   8325  72265  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2243  10568  72265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72265  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2699   4989  72285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73026p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  73026  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2998   4248  73026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_272/main_1
Capture Clock  : Net_272/clock_0
Path slack     : 73955p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  73955  RISE       1
Net_272/main_1                           macrocell11     3438   5868  73955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \US_40kHz:PWMUDB:prevCompare1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare1\/clock_0
Path slack     : 74760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74760  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/main_0    macrocell6      2554   5064  74760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell6          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \US_40kHz:PWMUDB:status_0\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 74760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74760  RISE       1
\US_40kHz:PWMUDB:status_0\/main_1        macrocell8      2554   5064  74760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell8          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_260/main_1
Capture Clock  : Net_260/clock_0
Path slack     : 74772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  74760  RISE       1
Net_260/main_1                           macrocell10     2541   5051  74772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_260/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_272/main_0
Capture Clock  : Net_272/clock_0
Path slack     : 74814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  73026  RISE       1
Net_272/main_0                      macrocell11   3760   5010  74814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \US_40kHz:PWMUDB:prevCompare2\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare2\/clock_0
Path slack     : 74843p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  73955  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/main_0    macrocell7      2550   4980  74843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell7          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \US_40kHz:PWMUDB:status_1\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 74856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   2430   2430  73955  RISE       1
\US_40kHz:PWMUDB:status_1\/main_1        macrocell9      2537   4967  74856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_260/main_0
Capture Clock  : Net_260/clock_0
Path slack     : 75582p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  73026  RISE       1
Net_260/main_0                      macrocell10   2992   4242  75582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_260/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare1\/q
Path End       : \US_40kHz:PWMUDB:status_0\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 76339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  76339  RISE       1
\US_40kHz:PWMUDB:status_0\/main_0  macrocell8    2234   3484  76339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell8          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare2\/q
Path End       : \US_40kHz:PWMUDB:status_1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 76348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare2\/q   macrocell7    1250   1250  76348  RISE       1
\US_40kHz:PWMUDB:status_1\/main_0  macrocell9    2225   3475  76348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \US_40kHz:PWMUDB:runmode_enable\/main_0
Capture Clock  : \US_40kHz:PWMUDB:runmode_enable\/clock_0
Path slack     : 76359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk1:ctrlreg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76359  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/main_0      macrocell5     2254   3464  76359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell5          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_0\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79331p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell8          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_0\/q               macrocell8     1250   1250  79331  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2252   3502  79331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_1\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_1\/q               macrocell9     1250   1250  79344  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2240   3490  79344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

