// Seed: 3065819936
module module_0 ();
  always id_1 = id_1 & 1;
  assign id_1 = 1;
  initial id_1 <= id_1;
  logic id_2;
  reg   id_3 = id_1;
  assign id_2 = id_2;
endmodule
