<html>
<head><meta charset="utf-8"><title>wasmtime / PR #6366 riscv64: Use Vector RegClass for Vectors · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html">wasmtime / PR #6366 riscv64: Use Vector RegClass for Vectors</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="357231130"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357231130" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357231130">(May 10 2023 at 10:05)</a>:</h4>
<p>afonso360 opened <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a> from <code>afonso360:riscv-regclass-vec</code> to <code>bytecodealliance:main</code>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This PR changes the RISC-V backend to use the new Vector Regclass when dealing with vectors. It also implements the calling convention described in <a href="https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc#vector-register-convention">this document</a>. Essentially all vector arguments are passed via stack.</p>
<p>Additionally this also adds a test for the vconst pool, which was supposed to be merged in with #6324 but was failing due to some missing ABI stuff.</p>
<p>I've also had to limit the maximum usable SIMD type down to 1024bits, it looks like regalloc2 does not support spills larger than 2040 bytes and it's not really worth fixing it. 1024bit vectors ought to be enough for anybody.</p>
</blockquote>



<a name="357231133"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357231133" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357231133">(May 10 2023 at 10:05)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/cfallin">cfallin</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>.</p>



<a name="357231134"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357231134" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357231134">(May 10 2023 at 10:05)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/orgs/bytecodealliance/teams/wasmtime-compiler-reviewers">wasmtime-compiler-reviewers</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>.</p>



<a name="357232154"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357232154" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357232154">(May 10 2023 at 10:08)</a>:</h4>
<p>afonso360 created <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1189680111">PR review comment</a>:</p>
<blockquote>
<p>I'm not 100% sure about this. <code>v0</code> is a completely normal vector register, however it is also the only vector register that can be used as a mask with instructions. i.e. when instructions are masked they implicitly read <code>v0</code>.</p>
<p>Should I mark v0 as non preferable to avoid unnecessary moves, or will regalloc figure it out once we start adding <code>fixed_def</code>'s?</p>
<p>To be clear, masks can be computed in <em>any</em> vector register, they can only be used in <code>v0</code>.</p>
</blockquote>



<a name="357232256"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357232256" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357232256">(May 10 2023 at 10:08)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1189680111">PR review comment</a>.</p>



<a name="357232859"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357232859" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357232859">(May 10 2023 at 10:11)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1189680111">PR review comment</a>.</p>



<a name="357233394"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357233394" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357233394">(May 10 2023 at 10:13)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1189680111">PR review comment</a>.</p>



<a name="357233467"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357233467" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357233467">(May 10 2023 at 10:13)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1189680111">PR review comment</a>.</p>



<a name="357299423"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/357299423" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#357299423">(May 10 2023 at 13:54)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This PR changes the RISC-V backend to use the new Vector Regclass when dealing with vectors. It also implements the calling convention described in <a href="https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc#vector-register-convention">this document</a>. Essentially all vector arguments are passed via stack and all registers are caller saved.</p>
<p>Additionally this also adds a test for the vconst pool, which was supposed to be merged in with #6324 but was failing due to some missing ABI stuff.</p>
<p>I've also had to limit the maximum usable SIMD type down to 1024bits, it looks like regalloc2 does not support spills larger than 2040 bytes and it's not really worth fixing it. 1024bit vectors ought to be enough for anybody.</p>
</blockquote>



<a name="358564008"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358564008" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358564008">(May 15 2023 at 20:22)</a>:</h4>
<p>cfallin submitted <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#pullrequestreview-1427308248">PR review</a>:</p>
<blockquote>
<p>Looks mostly good to me, thanks!</p>
<p>Just one possible improvement below but if you'd rather merge as-is and tackle it in a followup or leave as a TODO, I think that's fine too.</p>
</blockquote>



<a name="358564009"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358564009" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358564009">(May 15 2023 at 20:22)</a>:</h4>
<p>cfallin submitted <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#pullrequestreview-1427308248">PR review</a>:</p>
<blockquote>
<p>Looks mostly good to me, thanks!</p>
<p>Just one possible improvement below but if you'd rather merge as-is and tackle it in a followup or leave as a TODO, I think that's fine too.</p>
</blockquote>



<a name="358564010"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358564010" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358564010">(May 15 2023 at 20:22)</a>:</h4>
<p>cfallin created <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1194322064">PR review comment</a>:</p>
<blockquote>
<p>This implementation looks correct, but FWIW the <em>hope</em> at least with the <code>PRegSet</code> definition was to allow for constants (they're small bitsets, u128 or now u256) to be returned by backends. I realize the existing backend also doesn't do this, so in the worst case we can keep the status quo. But this might even be a small but visible performance issue for function bodies with frequent calls. Would it be possible to define a <code>const fn</code> that computes a <code>PRegSet</code> here (either from existing constants or with a straight-line "add reg ..." sequence)?</p>
</blockquote>



<a name="358564011"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358564011" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358564011">(May 15 2023 at 20:22)</a>:</h4>
<p>cfallin created <a href="https://github.com/bytecodealliance/wasmtime/pull/6366#discussion_r1194324418">PR review comment</a>:</p>
<blockquote>
<p>I think it's fine to have all vec-regs be equally preferred; if an instruction constrains an arg to require <code>v0</code> then RA2 will do the right thing and put other values in other registers as long as they're available (or split/spill otherwise). The preferred/non-preferred mechanism is mainly there to push allocations toward caller-saves (volatiles) and avoid prologue/epilogue instructions where possible.</p>
</blockquote>



<a name="358819785"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358819785" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358819785">(May 16 2023 at 18:38)</a>:</h4>
<p>afonso360 updated <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>.</p>



<a name="358820286"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358820286" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358820286">(May 16 2023 at 18:40)</a>:</h4>
<p>afonso360 has enabled auto merge for <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>.</p>



<a name="358833579"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236366%20riscv64%3A%20Use%20Vector%20RegClass%20for%20Vectors/near/358833579" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236366.20riscv64.3A.20Use.20Vector.20RegClass.20for.20Vectors.html#358833579">(May 16 2023 at 19:49)</a>:</h4>
<p>afonso360 merged <a href="https://github.com/bytecodealliance/wasmtime/pull/6366">PR #6366</a>.</p>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>