EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:switches
LIBS:relays
LIBS:motors
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ads7057
LIBS:at25sf041
LIBS:ice5lp1k-sg48itr50
LIBS:stm32f070c6t6
LIBS:lfspxo025559reel
LIBS:sg5032can8
LIBS:digital-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2950 2350 1900 1650
U 5AD18D48
F0 "STM32" 60
F1 "stm32.sch" 60
F2 "BOOT" I L 2950 2500 60 
F3 "STM32_SPI_CSN" I R 4850 3200 60 
F4 "STM32_SPI_SCK" I R 4850 2900 60 
F5 "STM32_SPI_MISO" I R 4850 3000 60 
F6 "STM32_SPI_MOSI" I R 4850 3100 60 
F7 "STM32_USB_DP" I R 4850 3700 60 
F8 "STM32_USB_DM" I R 4850 3800 60 
F9 "STM32_SWDIO" I L 2950 2600 60 
F10 "STM32_SWCLK" I L 2950 2700 60 
F11 "STM32_NRST" I L 2950 2800 60 
F12 "STM32_FPGA_RSTN" I R 4850 2600 60 
F13 "STM32_USART_TX" I L 2950 3700 60 
F14 "STM32_USART_RX" I L 2950 3800 60 
F15 "STM32_FPGA_CDONE" I R 4850 2700 60 
$EndSheet
$Sheet
S 5500 2350 1750 1650
U 5AD19036
F0 "FPGA" 60
F1 "ice40.sch" 60
F2 "CDONE" I L 5500 2700 60 
F3 "nRST" I L 5500 2600 60 
F4 "SPI0_CSN" I L 5500 3200 60 
F5 "SPI0_MOSI" I L 5500 3100 60 
F6 "SPI0_CLK" I L 5500 2900 60 
F7 "SPI0_MISO" I L 5500 3000 60 
F8 "SPI1_MOSI" I R 7250 3100 60 
F9 "SPI1_MISO" I R 7250 3000 60 
F10 "SPI1_SCK" I R 7250 2900 60 
F11 "SPI1_CSN" I R 7250 3200 60 
F12 "PLL_CLK" I R 7250 3500 60 
F13 "PLL_DATA" I R 7250 3600 60 
F14 "PLL_LE" I R 7250 3700 60 
F15 "PLL_MUXOUT" I R 7250 3800 60 
F16 "FLASH_CSN" I L 5500 3850 60 
F17 "FLASH_SCK" I L 5500 3550 60 
F18 "FLASH_MOSI" I L 5500 3750 60 
F19 "FLASH_MISO" I L 5500 3650 60 
$EndSheet
$Sheet
S 8500 2350 1050 900 
U 5AD346DB
F0 "ADC" 60
F1 "adc.sch" 60
$EndSheet
$EndSCHEMATC
