
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117237                       # Number of seconds simulated
sim_ticks                                117236574105                       # Number of ticks simulated
final_tick                               1168582554097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94860                       # Simulator instruction rate (inst/s)
host_op_rate                                   122900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3481207                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912328                       # Number of bytes of host memory used
host_seconds                                 33676.99                       # Real time elapsed on the host
sim_insts                                  3194605719                       # Number of instructions simulated
sim_ops                                    4138903103                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1642240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       502784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2662016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       973312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            973312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3928                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20797                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7604                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7604                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4361779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14007915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4288628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22706361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48040                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8302119                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8302119                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8302119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4361779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14007915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4288628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31008480                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23671979                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19392810                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006659                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422183                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92374                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105047857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127058828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23671979                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11779089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27527222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6006694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3674888                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12289476                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140232708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112705486     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220770      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773341      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194609      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717186      1.22%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1514631      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927149      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324369      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12855167      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140232708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104385593                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4847038                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26946320                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71217                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3982532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153156219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3982532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104911210                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599202                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3348953                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474831                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915973                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152119538                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93418                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214769602                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707705639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707705639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42779227                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666459                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14129359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147138190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138134760                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21894197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48543603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140232708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985040                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83866893     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636211     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648165      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653984      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438579      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3121913      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371058      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317202      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178703      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140232708                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123340     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164011     37.35%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151732     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116590810     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1869970      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12457331      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199562      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138134760                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439083                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417029213                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169066849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135185701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138573843                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2953552                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117541                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3982532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401496                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53508                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147172418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       763167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14129359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2221025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135982601                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12145048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152153                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966196                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135185762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135185701                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79928793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221425321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23908533                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023590                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136250176                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86398845     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024565     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394675      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944314      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208219      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026529      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948814      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474830      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829385      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136250176                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280593476                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298329577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710529                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710529                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611508626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188748591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142988366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20708391                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18149654                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1612865                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10250509                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9993155                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1439865                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50180                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109138306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115109492                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20708391                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11433020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23414898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5286102                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1925684                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12440303                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1018734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138142704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114727806     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1175372      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2154273      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1809007      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3316630      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3582125      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          780750      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          612175      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9984566      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138142704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147139                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.817886                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108281030                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2961171                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23218088                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23408                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3659005                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2220719                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4814                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129923746                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3659005                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108717349                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1448327                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       733386                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22794019                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       790616                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129003130                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82659                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       479367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    171303485                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    585318651                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    585318651                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    138081607                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33221858                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18383                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9199                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2495471                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21505890                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4163822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76251                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       929380                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127482698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119718526                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        96718                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21223026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45614163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138142704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477960                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88323751     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20283194     14.68%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10180127      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6692757      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6963262      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3608136      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1614036      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       400665      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76776      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138142704                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         299747     59.78%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127071     25.34%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        74631     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94494775     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1001187      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9184      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20079428     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4133952      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119718526                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.850635                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             501449                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004189                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378177923                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148724397                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117011904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120219975                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       223140                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3912749                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130595                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3659005                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         984622                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48164                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127501081                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21505890                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4163822                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9199                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          290                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       779239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       961067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1740306                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118429964                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19768988                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1288562                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23902822                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18240017                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4133834                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.841479                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117116662                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117011904                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67594478                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        160486176                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.831404                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92789928                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    105389484                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22112467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1617256                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134483699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95349077     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15183780     11.29%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10979900      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2449108      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2794801      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       987460      0.73%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4150639      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       833230      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1755704      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134483699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92789928                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     105389484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21626365                       # Number of memory references committed
system.switch_cpus1.commit.loads             17593138                       # Number of loads committed
system.switch_cpus1.commit.membars               9184                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16505331                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         91993851                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1423073                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1755704                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260229946                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          258662995                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2597482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92789928                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105389484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92789928                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.516761                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.516761                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.659299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.659299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       547932195                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153705620                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136269532                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23621884                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19169031                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2017479                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9385956                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9058251                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2536903                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92758                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103014287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129276216                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23621884                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11595154                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28437224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6601660                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2603295                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12040332                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1586455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138613278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.545646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110176054     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1990413      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3670851      2.65%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3321805      2.40%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2127982      1.54%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1716603      1.24%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1004385      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1037175      0.75%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13568010      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138613278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167840                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918545                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101967415                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3975677                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28069307                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48099                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4552778                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4070796                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5695                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156402193                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        28629                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4552778                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102796128                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1076667                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1726816                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27270241                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1190646                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154646667                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226286                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       514073                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218743827                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    720169599                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    720169599                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172831843                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45911947                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34036                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17018                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4278057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14675584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7265729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82059                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1627776                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151688403                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140784100                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       158256                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26845982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59260295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    138613278                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79656013     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24257200     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12745135      9.19%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7400933      5.34%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8148723      5.88%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3034528      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2691790      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       516089      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       162867      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138613278                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         563474     68.63%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118685     14.46%     83.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138818     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118548274     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1991139      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17018      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12996776      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7230893      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140784100                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000312                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             820977                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    421160707                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178568633                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137698719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141605077                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       271947                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3408576                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       128076                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4552778                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         695661                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107420                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151722439                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       124360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14675584                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7265729                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17018                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         93134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1119203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1133771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2252974                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138476178                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12482661                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2307918                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19713220                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19697299                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7230559                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983914                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137825600                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137698719                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80353815                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225749155                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978389                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355943                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100656734                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123938226                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27784606                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2037316                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134060500                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924495                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694562                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     83078432     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23620917     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11731327      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3985190      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4916446      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1718228      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1217067      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1003385      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2789508      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134060500                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100656734                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123938226                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18404658                       # Number of memory references committed
system.switch_cpus2.commit.loads             11267005                       # Number of loads committed
system.switch_cpus2.commit.membars              17018                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17889196                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111658874                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2556291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2789508                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           282993824                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          307998655                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2126908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100656734                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123938226                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100656734                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.398219                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.398219                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715195                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715195                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623524579                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192754470                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145739640                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34036                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315446                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.918703                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791130                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.603880                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903442                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.782845                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181407                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769901                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28989                       # number of overall hits
system.l20.overall_hits::total                  28989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4086402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1126000537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1130086939                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4086402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1126000537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1130086939                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4086402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1126000537                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1130086939                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32984                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32999                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32984                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32999                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32984                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32999                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121119                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121119                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121119                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281852.449812                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281817.191771                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281852.449812                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281817.191771                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281852.449812                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281817.191771                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    878636397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    881794461                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    878636397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    881794461                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    878636397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    881794461                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219934.016771                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 219898.868080                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 219934.016771                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 219898.868080                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 219934.016771                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 219898.868080                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12845                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          184090                       # Total number of references to valid blocks.
system.l21.sampled_refs                         23085                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.974442                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          242.517395                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.223051                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5232.425836                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4756.833717                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023683                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000803                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.510979                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.464535                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32960                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32960                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8891                       # number of Writeback hits
system.l21.Writeback_hits::total                 8891                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32960                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32960                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32960                       # number of overall hits
system.l21.overall_hits::total                  32960                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12830                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12845                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12830                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12845                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12830                       # number of overall misses
system.l21.overall_misses::total                12845                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4140809                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3575292571                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3579433380                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4140809                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3575292571                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3579433380                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4140809                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3575292571                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3579433380                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45790                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45805                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8891                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8891                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45790                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45805                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45790                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45805                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280192                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280428                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280192                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280428                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280192                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280428                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 276053.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278666.607249                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278663.556248                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 276053.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278666.607249                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278663.556248                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 276053.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278666.607249                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278663.556248                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2036                       # number of writebacks
system.l21.writebacks::total                     2036                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12830                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12845                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12830                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12845                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12830                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12845                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3212196                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2780709231                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2783921427                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3212196                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2780709231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2783921427                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3212196                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2780709231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2783921427                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280192                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280428                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280192                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280428                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280192                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280428                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214146.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 216734.936165                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 216731.913351                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 214146.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 216734.936165                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 216731.913351                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 214146.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 216734.936165                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 216731.913351                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3942                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          392766                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16230                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.200000                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          492.948880                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.427143                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1900.893765                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9880.730211                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.040116                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001093                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.154695                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.804096                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35084                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10565                       # number of Writeback hits
system.l22.Writeback_hits::total                10565                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35084                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35084                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35084                       # number of overall hits
system.l22.overall_hits::total                  35084                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3928                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3942                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3928                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3942                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3928                       # number of overall misses
system.l22.overall_misses::total                 3942                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3735502                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1110568331                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1114303833                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3735502                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1110568331                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1114303833                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3735502                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1110568331                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1114303833                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39012                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39026                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10565                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10565                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39012                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39026                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39012                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39026                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100687                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101010                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100687                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101010                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100687                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101010                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 266821.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 282731.245163                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 282674.742009                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 266821.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 282731.245163                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 282674.742009                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 266821.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 282731.245163                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 282674.742009                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2976                       # number of writebacks
system.l22.writebacks::total                     2976                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3928                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3942                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3928                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3942                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3928                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3942                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2868237                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    867357712                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    870225949                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2868237                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    867357712                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    870225949                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2868237                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    867357712                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    870225949                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100687                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101010                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100687                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101010                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100687                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101010                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 204874.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220814.081466                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220757.470573                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 204874.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220814.081466                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220757.470573                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 204874.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220814.081466                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220757.470573                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012297113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195872.262473                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12289461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12289461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12289461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12289461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12289461                       # number of overall hits
system.cpu0.icache.overall_hits::total       12289461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4368402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4368402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32984                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339349                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33240                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4883.855265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416402                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583598                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16131595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16131595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16131595                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16131595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84368                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8382351099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8382351099                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8382351099                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8382351099                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8382351099                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8382351099                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99354.626150                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99354.626150                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99354.626150                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99354.626150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99354.626150                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99354.626150                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32984                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32984                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3050520002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3050520002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3050520002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3050520002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3050520002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3050520002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92484.841196                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92484.841196                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92484.841196                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92484.841196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92484.841196                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92484.841196                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.954674                       # Cycle average of tags in use
system.cpu1.icache.total_refs               917028870                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1691935.184502                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.954674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023966                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868517                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12440288                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12440288                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12440288                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12440288                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12440288                       # number of overall hits
system.cpu1.icache.overall_hits::total       12440288                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4437286                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4437286                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4437286                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4437286                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4437286                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4437286                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12440303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12440303                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12440303                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12440303                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12440303                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12440303                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 295819.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 295819.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 295819.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 295819.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 295819.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 295819.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4279986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4279986                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4279986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4279986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4279986                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4279986                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 285332.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 285332.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 285332.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 285332.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 285332.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 285332.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45790                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225589560                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46046                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4899.221648                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.634302                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.365698                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.842321                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.157679                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17890415                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17890415                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4014842                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4014842                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9197                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9184                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9184                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21905257                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21905257                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21905257                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21905257                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170861                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170861                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170861                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170861                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170861                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170861                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26359604302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26359604302                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26359604302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26359604302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26359604302                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26359604302                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18061276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18061276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4014842                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4014842                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22076118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22076118                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22076118                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22076118                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009460                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007740                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 154275.137697                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 154275.137697                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 154275.137697                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 154275.137697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 154275.137697                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 154275.137697                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8891                       # number of writebacks
system.cpu1.dcache.writebacks::total             8891                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       125071                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       125071                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       125071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       125071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125071                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45790                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45790                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5828852332                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5828852332                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5828852332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5828852332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5828852332                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5828852332                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002074                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002074                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002074                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002074                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127295.311902                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127295.311902                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127295.311902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127295.311902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127295.311902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127295.311902                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997124                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008650551                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2178510.909287                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997124                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12040316                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12040316                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12040316                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12040316                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12040316                       # number of overall hits
system.cpu2.icache.overall_hits::total       12040316                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4359005                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4359005                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4359005                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4359005                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4359005                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4359005                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12040332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12040332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12040332                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12040332                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12040332                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12040332                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 272437.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 272437.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 272437.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 272437.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 272437.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 272437.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3851702                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3851702                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3851702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3851702                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3851702                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3851702                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 275121.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 275121.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 275121.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 275121.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 275121.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 275121.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167661354                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4269.668789                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.749014                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.250986                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905270                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094730                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9391764                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9391764                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7104169                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7104169                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17018                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17018                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16495933                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16495933                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16495933                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16495933                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       118164                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       118164                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       118164                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        118164                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       118164                       # number of overall misses
system.cpu2.dcache.overall_misses::total       118164                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13529960879                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13529960879                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13529960879                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13529960879                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13529960879                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13529960879                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9509928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9509928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7104169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7104169                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16614097                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16614097                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16614097                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16614097                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012425                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012425                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007112                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007112                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114501.547671                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114501.547671                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114501.547671                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114501.547671                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114501.547671                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114501.547671                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10565                       # number of writebacks
system.cpu2.dcache.writebacks::total            10565                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79152                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79152                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79152                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79152                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79152                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79152                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3425295542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3425295542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3425295542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3425295542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3425295542                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3425295542                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002348                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002348                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87801.075105                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87801.075105                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87801.075105                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87801.075105                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87801.075105                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87801.075105                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
