## 10.3 Basic-Block Scheduling

### 10.3.1

> For each of the code fragments of Fig. 10.10, draw the data-dependence graph.

> a)
```
1) LD  R1, a
2) LD  R2, b
3) SUB R3, R1, R2
4) ADD R2, R1, R2
5) ST  a, R3
6) ST  b, R2
```

```
LD R1, a -> SUB R3, R1, R2: 2
LD R1, a -> ADD R2, R1, R2: 2
LD R1, a -> ST a, R3: 1

LD R2, b -> SUB R3, R1, R2: 2
LD R2, b -> ADD R2, R1, R2: 2
LD R2, b -> ST b, R2: 1

SUB R3, R1, R2 -> ADD R2, R1, R2: 1
SUB R3, R1, R2 -> ST a, R3: 1

ADD R2, R1, R2 -> ST b, R2: 1
```

> b)
```
1) LD  R1, a
2) LD  R2, b
3) SUB R1, R1, R2
4) ADD R2, R1, R2
5) ST  a, R1
6) ST  b, R2
```

```
LD R1, a -> SUB R1, R1, R2: 2
LD R1, a -> ADD R2, R1, R2: 2
LD R1, a -> ST a, R1: 1

LD R2, b -> SUB R1, R1, R2: 2
LD R2, b -> ADD R2, R1, R2: 2
LD R2, b -> ST b, R2: 1

SUB R1, R1, R2 -> ADD R2, R1, R2: 1
SUB R1, R1, R2 -> ST a, R1: 1

ADD R2, R1, R2 -> ST b, R2: 1
```

> c)
```
1) LD  R1, a
2) LD  R2, b
3) SUB R3, R1, R2
4) ADD R4, R1, R2
5) ST  a, R3
6) ST  b, R4
```

```
LD R1, a -> SUB R3, R1, R2: 2
LD R1, a -> ADD R4, R1, R2: 2
LD R1, a -> ST a, R3: 1

LD R2, b -> SUB R3, R1, R2: 2
LD R2, b -> ADD R4, R1, R2: 2
LD R2, b -> ST b, R4: 1

SUB R3, R1, R2 -> ST a, R3: 1

ADD R4, R1, R2 -> ST b, R4: 1
```

### 10.3.2

> Assume a machine with one ALU resource and one MEM resource. Find a shortest schedule for each of the fragments in Fig. 10.10.

> a)

| ALU | MEM |
|:-|:-|
| | `LD R1, a` |
| | `LD R2, b` |
| `SUB R3, R1, R2` | |
| `ADD R2, R1, R2` | `ST a, R3` |
| | `ST b, R2` |

> b)

| ALU | MEM |
|:-|:-|
| | `LD R1, a` |
| | `LD R2, b` |
| `SUB R1, R1, R2` | |
| `ADD R2, R1, R2` | `ST a, R1` |
| | `ST b, R2` |

> c)

| ALU | MEM |
|:-|:-|
| | `LD R1, a` |
| | `LD R2, b` |
| `SUB R3, R1, R2` | |
| `ADD R4, R1, R2` | `ST a, R3` |
| | `ST b, R4` |

### 10.3.3

> Repeat Exercise 10.3.2 assuming:

> i. The machine has one ALU resource and two MEM resources.

> a)

| ALU | MEM | MEM |
|:-|:-|:-|
| | `LD R1, a` | `LD R2, b` |
| `SUB R3, R1, R2` | | |
| `ADD R2, R1, R2` | `ST a, R3` | |
| | `ST b, R2` | |

> b)

| ALU | MEM | MEM |
|:-|:-|:-|
| | `LD R1, a` | `LD R2, b` |
| `SUB R1, R1, R2` | | |
| `ADD R2, R1, R2` | `ST a, R1` | |
| | `ST b, R2` | |

> c)

| ALU | MEM | MEM |
|:-|:-|:-|
| | `LD R1, a` | `LD R2, b` |
| `SUB R3, R1, R2` | | |
| `ADD R4, R1, R2` | `ST a, R3` | |
| | `ST b, R4` | |

> ii. The machine has two ALU resource and one MEM resources.

> a)

| ALU | ALU | MEM |
|:-|:-|:-|
| | | `LD R1, a` |
| | | `LD R2, b` |
| `SUB R3, R1, R2` | | |
| `ADD R2, R1, R2` | | `ST a, R3` |
| | | `ST b, R2` |

> b)

| ALU | ALU | MEM |
|:-|:-|:-|
| | | `LD R1, a` |
| | | `LD R2, b` |
| `SUB R1, R1, R2` | | |
| `ADD R2, R1, R2` | | `ST a, R1` |
| | | `ST b, R2` |

> c)

| ALU | ALU | MEM |
|:-|:-|:-|
| | | `LD R1, a` |
| | | `LD R2, b` |
| `SUB R3, R1, R2` | `ADD R4, R1, R2` | |
| | | `ST a, R3` |
| | | `ST b, R4` |

> iii. The machine has two ALU resources and two MEM resources.

> a)

| ALU | ALU | MEM | MEM |
|:-|:-|:-|:-|
| | | `LD R1, a` | `LD R2, b` |
| `SUB R3, R1, R2` | | | |
| `ADD R2, R1, R2` | | `ST a, R3` | |
| | | `ST b, R2` | |

> b)

| ALU | ALU | MEM | MEM |
|:-|:-|:-|:-|
| | | `LD R1, a` | `LD R2, b` |
| `SUB R1, R1, R2` | | | |
| `ADD R2, R1, R2` | | `ST a, R1` | |
| | | `ST b, R2` | |

> c)

| ALU | ALU | MEM | MEM |
|:-|:-|:-|:-|
| | | `LD R1, a` | `LD R2, b` |
| `SUB R3, R1, R2` | `ADD R4, R1, R2` | | |
| | | `ST a, R3` | `ST b, R4` |
