// Seed: 152316842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd56,
    parameter id_7 = 32'd0,
    parameter id_9 = 32'd29
) (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  inout reg id_2;
  output logic [7:0] id_1;
  task _id_4;
    id_2 <= id_2;
  endtask
  supply1 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_5
  );
  logic [id_4 : -1] id_6;
  logic _id_7;
  ;
  assign id_5 = -1;
  wire id_8;
  wire _id_9;
  assign id_3[id_9?id_7/1 : 1] = id_6++;
  assign id_1[1] = 1;
endmodule
