[
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/xiltimer/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xiltimer.dir/core/default_timer/microblaze_riscv_sleep.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/xiltimer/src/core/default_timer/microblaze_riscv_sleep.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/xiltimer/src/core/default_timer/microblaze_riscv_sleep.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/xiltimer/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xiltimer.dir/xiltimer.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/xiltimer/src/xiltimer.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/xiltimer/src/xiltimer.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/print.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/print.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/print.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_assert.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_assert.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_assert.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_mem.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_mem.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_mem.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_printf.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_printf.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_printf.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_testcache.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testcache.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testcache.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_testio.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testio.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testio.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_testmem.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testmem.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_testmem.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xil_util.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_util.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xil_util.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/xplatform_info.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xplatform_info.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/xplatform_info.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/outbyte.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/outbyte.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/outbyte.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/inbyte.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/inbyte.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/inbyte.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/common/intr/xinterrupt_wrap.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/intr/xinterrupt_wrap.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/common/intr/xinterrupt_wrap.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/xmicroblaze_riscv_g.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/xmicroblaze_riscv_g.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/xmicroblaze_riscv_g.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/errno.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/errno.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/errno.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/_exit.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_exit.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_exit.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/_sbrk.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_sbrk.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_sbrk.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/fcntl.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/fcntl.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/fcntl.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/read.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/read.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/read.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/write.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/write.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/write.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/fstat.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/fstat.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/fstat.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/_open.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_open.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/_open.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/close.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/close.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/close.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_interrupt_handler.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_interrupt_handler.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_interrupt_handler.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/x86_64-oesdk-linux/usr/lib/riscv32-xilinx-elf/gcc/riscv32-xilinx-elf/12.2.0/include-fixed -isystem /tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/riscv32-xilinx-elf/usr/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/xil_exception.c.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/xil_exception.c",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/xil_exception.c"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_scrub.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_scrub.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_scrub.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/boot.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/boot.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/boot.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_disable_interrupts.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_disable_interrupts.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_disable_interrupts.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_enable_interrupts.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_enable_interrupts.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_enable_interrupts.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_flush_dcache_range.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_dcache_range.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_dcache_range.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_flush_dcache.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_dcache.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_dcache.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_flush_icache_range.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_icache_range.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_icache_range.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_flush_icache.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_icache.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_flush_icache.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_dcache_range.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_dcache_range.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_dcache_range.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_dcache.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_dcache.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_dcache.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_icache_range.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_icache_range.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_icache_range.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_icache.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_icache.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/riscv_invalidate_icache.S"
},
{
  "directory": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src",
  "command": "/tools/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin/riscv64-unknown-elf-gcc  -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/include -isystem /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include  -O2 -march=rv32i_zicsr_zifencei -mabi=ilp32 -DSDT  -MMD -MP -specs=/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/Xilinx.spec -I/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/include   -c -o CMakeFiles/xilstandalone.dir/riscv/trap_handler.S.obj -c /home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/trap_handler.S",
  "file": "/home/padi/Git/FPGA_Pong/src/sw/vitis_workspace/sopc_microblaze_platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/standalone/src/riscv/trap_handler.S"
}
]