[N
4
4
1 N
1
53 D:/RTL_FPGA/SD3_files/aula2-FIFO/sim_FIFO_barrel/work
3
10 behavioral
2
22 fifo_nxn_buffer_barrel
]
[G
1
2
3
1
4
1
0
16
0
0 0
0
0
]
