{
  "bottlenecks":
  [
    {
      "name":"Feedback"
      , "id":1263
      , "src":"105"
      , "dst":"126"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV4.B2"
      , "details":
      [
        {
          "type":"table"
          , "Loop: ":"_ZTS8kernelV4.B2"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"230"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"230"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"230"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"230"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"230"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Feedback"
          , "id":105
          , "start":"4.00"
          , "parent":"_ZTS8kernelV4.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":106
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":108
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":128
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":129
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":126
          , "end":"4.00"
          , "parent":"_ZTS8kernelV4.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":105
          , "to":106
        }
        , {
          "from":108
          , "to":108
        }
        , {
          "from":108
          , "to":128
        }
        , {
          "from":106
          , "to":126
        }
        , {
          "from":108
          , "to":126
        }
        , {
          "from":105
          , "to":126
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'p'"
      , "id":1264
      , "src":"154"
      , "dst":"194"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV4.B4"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'p'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"244"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"480.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"244"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'p'"
          , "id":154
          , "start":"4.00"
          , "parent":"_ZTS8kernelV4.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":244
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":193
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":244
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":194
          , "end":"4.00"
          , "parent":"_ZTS8kernelV4.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":244
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":154
          , "to":193
        }
        , {
          "from":193
          , "to":194
        }
        , {
          "from":154
          , "to":194
          , "reverse":1
        }
      ]
    }
    , {
      "name":"hash_map"
      , "id":1265
      , "src":"218"
      , "dst":"746"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV4.B5"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"hash_map"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"159"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"270.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"Compare(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"452"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"452"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"302"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"302"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"302"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"495"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"523"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"264"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compare(%L)"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"bit.shuffle(%L)"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"hash_map"
          , "id":218
          , "start":"5.00"
          , "parent":"_ZTS8kernelV4.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":264
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":220
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":452
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Compare"
          , "id":350
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":452
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":414
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":415
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":416
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":302
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":525
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":565
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":567
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":577
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":583
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":585
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":495
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":594
          , "type":"inst"
        }
        , {
          "name":"Compare"
          , "id":595
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":596
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":523
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"bit.shuffle"
          , "id":724
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":745
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":264
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":746
          , "end":"9.00"
          , "parent":"_ZTS8kernelV4.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":264
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":218
          , "to":220
        }
        , {
          "from":220
          , "to":350
        }
        , {
          "from":350
          , "to":414
        }
        , {
          "from":414
          , "to":415
        }
        , {
          "from":415
          , "to":416
        }
        , {
          "from":565
          , "to":567
        }
        , {
          "from":583
          , "to":585
        }
        , {
          "from":594
          , "to":595
        }
        , {
          "from":595
          , "to":596
        }
        , {
          "from":220
          , "to":596
        }
        , {
          "from":596
          , "to":724
        }
        , {
          "from":724
          , "to":745
        }
        , {
          "from":745
          , "to":746
        }
        , {
          "from":218
          , "to":746
          , "reverse":1
        }
      ]
    }
    , {
      "name":"count_map"
      , "id":1266
      , "src":"942"
      , "dst":"1142"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"kernelV4.B5"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"count_map"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"160"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"270.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"452"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"526"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"595"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"595"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"595"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                  , "line":"595"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"266"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"count_map"
          , "id":942
          , "start":"12.00"
          , "parent":"_ZTS8kernelV4.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":944
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":526
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":16
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":1141
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":18
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":19
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":17
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":595
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":220
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/./../primitives/primitives_virtual_work_4x16.hpp"
                , "line":452
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1142
          , "end":"15.00"
          , "parent":"_ZTS8kernelV4.B5"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":942
          , "to":944
        }
        , {
          "from":944
          , "to":16
        }
        , {
          "from":944
          , "to":1141
        }
        , {
          "from":944
          , "to":18
        }
        , {
          "from":944
          , "to":19
        }
        , {
          "from":944
          , "to":17
        }
        , {
          "from":944
          , "to":220
        }
        , {
          "from":1141
          , "to":1142
        }
        , {
          "from":16
          , "to":1142
        }
        , {
          "from":18
          , "to":1142
        }
        , {
          "from":19
          , "to":1142
        }
        , {
          "from":17
          , "to":1142
        }
        , {
          "from":220
          , "to":1142
        }
        , {
          "from":942
          , "to":1142
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":1267
      , "src":"1192"
      , "dst":"1203"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernelV4.B7"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"287"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"432.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                  , "line":"287"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":1192
          , "start":"4.00"
          , "parent":"_ZTS8kernelV4.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":287
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1202
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":287
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1203
          , "end":"4.00"
          , "parent":"_ZTS8kernelV4.B7"
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_virtual_work_4x16_v4/kernel.cpp"
                , "line":287
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1192
          , "to":1202
        }
        , {
          "from":1202
          , "to":1203
        }
        , {
          "from":1192
          , "to":1203
          , "reverse":1
        }
      ]
    }
  ]
}
