# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TheLegendOfSherby.srcs/sources_1/new/MEF_fp.vhd" \
"../../../../TheLegendOfSherby.srcs/sim_1/new/MEF_fp_tb.vhd" \

# Do not sort compile order
nosort
