Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\seg_remain.v" into library work
Parsing module <seg_remain>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\seg_bar.v" into library work
Parsing module <seg_bar>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\onepulse.v" into library work
Parsing module <onepulse>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\Pre_btn.v" into library work
Parsing module <Pre_btn>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\LED_full.v" into library work
Parsing module <LED_full>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware Lab\lab7\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 15: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 46: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 57: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 68: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v" Line 90: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" Line 33: Assignment to clk_10 ignored, since the identifier is never used

Elaborating module <Pre_btn>.

Elaborating module <debounce>.

Elaborating module <onepulse>.

Elaborating module <LED_full>.

Elaborating module <Control>.

Elaborating module <Display>.

Elaborating module <seg_bar>.
WARNING:HDLCompiler:1127 - "C:\Users\User\Documents\Hardware Lab\lab7\seg_bar.v" Line 37: Assignment to pre_seg ignored, since the identifier is never used
WARNING:HDLCompiler:604 - "C:\Users\User\Documents\Hardware Lab\lab7\Display.v" Line 35: Module instantiation should have an instance name

Elaborating module <seg_remain>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\top.v".
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" line 33: Output port <clock_1MHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" line 33: Output port <clock_100KHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" line 33: Output port <clock_10KHz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" line 33: Output port <clock_10Hz> of the instance <clk_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware Lab\lab7\top.v" line 33: Output port <clock_1Hz> of the instance <clk_div> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\clk_div.v".
    Found 1-bit register for signal <clock_1MHz_int>.
    Found 1-bit register for signal <clock_1MHz>.
    Found 1-bit register for signal <clock_100KHz>.
    Found 1-bit register for signal <clock_10KHz>.
    Found 1-bit register for signal <clock_1KHz>.
    Found 1-bit register for signal <clock_100Hz>.
    Found 1-bit register for signal <clock_10Hz>.
    Found 1-bit register for signal <clock_1Hz>.
    Found 3-bit register for signal <count_100KHz>.
    Found 1-bit register for signal <clock_100KHz_int>.
    Found 3-bit register for signal <count_10KHz>.
    Found 1-bit register for signal <clock_10KHz_int>.
    Found 3-bit register for signal <count_1KHz>.
    Found 1-bit register for signal <clock_1KHz_int>.
    Found 3-bit register for signal <count_100Hz>.
    Found 1-bit register for signal <clock_100Hz_int>.
    Found 3-bit register for signal <count_10Hz>.
    Found 1-bit register for signal <clock_10Hz_int>.
    Found 3-bit register for signal <count_1Hz>.
    Found 1-bit register for signal <clock_1Hz_int>.
    Found 5-bit register for signal <count_1MHz>.
    Found 5-bit adder for signal <count_1MHz[4]_GND_2_o_add_2_OUT> created at line 15.
    Found 3-bit adder for signal <count_100KHz[2]_GND_2_o_add_7_OUT> created at line 35.
    Found 3-bit adder for signal <count_10KHz[2]_GND_2_o_add_12_OUT> created at line 46.
    Found 3-bit adder for signal <count_1KHz[2]_GND_2_o_add_17_OUT> created at line 57.
    Found 3-bit adder for signal <count_100Hz[2]_GND_2_o_add_22_OUT> created at line 68.
    Found 3-bit adder for signal <count_10Hz[2]_GND_2_o_add_27_OUT> created at line 79.
    Found 3-bit adder for signal <count_1Hz[2]_GND_2_o_add_32_OUT> created at line 90.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Pre_btn>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\Pre_btn.v".
    Summary:
	no macro.
Unit <Pre_btn> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\debounce.v".
    Found 1-bit register for signal <pb_debounced>.
    Found 4-bit register for signal <SHIFT_PB>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <onepulse>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\onepulse.v".
    Found 1-bit register for signal <PB_debounced_delay>.
    Found 1-bit register for signal <PB_single_pulse>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <onepulse> synthesized.

Synthesizing Unit <LED_full>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\LED_full.v".
    Found 1-bit register for signal <LED>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LED_full> synthesized.

Synthesizing Unit <Control>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\Control.v".
    Found 1-bit register for signal <in>.
    Found 1-bit register for signal <out>.
    Found 4-bit register for signal <remain>.
    Found 4-bit subtractor for signal <_n0025> created at line 30.
    Found 4-bit adder for signal <remain[3]_GND_7_o_add_2_OUT> created at line 30.
    Found 4-bit comparator greater for signal <GND_7_o_remain[3]_LessThan_6_o> created at line 36
    Found 4-bit comparator greater for signal <remain[3]_PWR_7_o_LessThan_8_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Control> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\Display.v".
    Found 1-bit register for signal <exit>.
    Found 4-bit register for signal <pre_remain>.
    Found 15-bit register for signal <seg>.
    Found 4-bit register for signal <dig>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <entry>.
    Found 4-bit comparator greater for signal <remain[3]_pre_remain[3]_LessThan_3_o> created at line 42
    Found 4-bit comparator greater for signal <pre_remain[3]_remain[3]_LessThan_4_o> created at line 46
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <count> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Display> synthesized.

Synthesizing Unit <seg_bar>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\seg_bar.v".
        STATE_0 = 15'b111111101110111
        STATE_1 = 15'b111111111100111
        STATE_2 = 15'b111111111010111
    Found 15-bit register for signal <seg>.
    Found 2-bit register for signal <state>.
    Found 10-bit register for signal <count>.
    Found 1-bit register for signal <moving>.
    Found 2-bit adder for signal <state[1]_GND_9_o_add_5_OUT> created at line 61.
    Found 10-bit adder for signal <count[9]_GND_9_o_add_6_OUT> created at line 64.
    Found 4x15-bit Read Only RAM for signal <state[1]_PWR_10_o_wide_mux_3_OUT>
    Found 10-bit comparator greater for signal <GND_9_o_count[9]_LessThan_3_o> created at line 48
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <seg_bar> synthesized.

Synthesizing Unit <seg_remain>.
    Related source file is "C:\Users\User\Documents\Hardware Lab\lab7\seg_remain.v".
        BCD0 = 15'b000000111100111
        BCD1 = 15'b100111111111111
        BCD2 = 15'b001001001111111
        BCD3 = 15'b000011001111111
        BCD4 = 15'b100110001111111
        BCD5 = 15'b010010001111111
        BCD6 = 15'b010000001111111
        BCD7 = 15'b000111111111111
        BCD8 = 15'b000000001111111
        BCD9 = 15'b000010001111111
        DARK = 15'b111111111111111
    Found 15-bit register for signal <seg_2>.
    Found 15-bit register for signal <seg_1>.
    Found 16x15-bit Read Only RAM for signal <remain[3]_PWR_11_o_wide_mux_1_OUT>
    Found 4-bit comparator greater for signal <n0001> created at line 57
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <seg_remain> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x15-bit single-port Read Only RAM                   : 1
 4x15-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 2-bit adder                                           : 2
 3-bit adder                                           : 6
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Registers                                            : 49
 1-bit register                                        : 27
 10-bit register                                       : 2
 15-bit register                                       : 5
 2-bit register                                        : 2
 3-bit register                                        : 6
 4-bit register                                        : 6
 5-bit register                                        : 1
# Comparators                                          : 7
 10-bit comparator greater                             : 2
 4-bit comparator greater                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <seg_2_2> in Unit <_i000001> is equivalent to the following FF/Latch, which will be removed : <seg_2_1> 
INFO:Xst:2261 - The FF/Latch <seg_2_14> in Unit <_i000001> is equivalent to the following 12 FFs/Latches, which will be removed : <seg_2_13> <seg_2_12> <seg_2_11> <seg_2_10> <seg_2_9> <seg_2_8> <seg_2_7> <seg_2_6> <seg_2_5> <seg_2_4> <seg_2_3> <seg_2_0> 
WARNING:Xst:1710 - FF/Latch <seg_2_14> (without init value) has a constant value of 1 in block <_i000001>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Control>.
The following registers are absorbed into accumulator <remain>: 1 register on signal <remain>.
Unit <Control> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <count_1MHz>: 1 register on signal <count_1MHz>.
The following registers are absorbed into counter <count_100KHz>: 1 register on signal <count_100KHz>.
The following registers are absorbed into counter <count_10KHz>: 1 register on signal <count_10KHz>.
The following registers are absorbed into counter <count_1KHz>: 1 register on signal <count_1KHz>.
The following registers are absorbed into counter <count_100Hz>: 1 register on signal <count_100Hz>.
The following registers are absorbed into counter <count_10Hz>: 1 register on signal <count_10Hz>.
The following registers are absorbed into counter <count_1Hz>: 1 register on signal <count_1Hz>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <seg_bar>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_state[1]_PWR_10_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 15-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg_bar> synthesized (advanced).

Synthesizing (advanced) Unit <seg_remain>.
INFO:Xst:3231 - The small RAM <Mram_remain[3]_PWR_11_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <remain>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg_remain> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x15-bit single-port distributed Read Only RAM       : 1
 4x15-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Counters                                             : 11
 10-bit up counter                                     : 2
 2-bit up counter                                      : 2
 3-bit up counter                                      : 6
 5-bit up counter                                      : 1
# Accumulators                                         : 1
 4-bit up accumulator                                  : 1
# Registers                                            : 122
 Flip-Flops                                            : 122
# Comparators                                          : 7
 10-bit comparator greater                             : 2
 4-bit comparator greater                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_2_14> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_13> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_12> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_11> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_10> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_9> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_8> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_7> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_6> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_5> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_4> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_3> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_2_0> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_2_2> in Unit <seg_remain> is equivalent to the following FF/Latch, which will be removed : <seg_2_1> 
WARNING:Xst:1710 - FF/Latch <seg_1_14> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_1_13> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_1_12> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_1_9> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_1_8> (without init value) has a constant value of 1 in block <seg_remain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <seg_14> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_13> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_12> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_11> has a constant value of 0 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_8> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_6> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_5> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_4> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_3> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_2> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_1> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <seg_0> has a constant value of 1 in block <seg_bar>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <seg_1_11> in Unit <seg_remain> is equivalent to the following FF/Latch, which will be removed : <seg_1_10> 
INFO:Xst:2261 - The FF/Latch <seg_1_7> in Unit <seg_remain> is equivalent to the following FF/Latch, which will be removed : <seg_1_6> 

Optimizing unit <top> ...

Optimizing unit <clk_div> ...

Optimizing unit <Display> ...

Optimizing unit <seg_remain> ...

Optimizing unit <seg_bar> ...

Optimizing unit <Control> ...
WARNING:Xst:2677 - Node <clk_div/count_10Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/count_10Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/count_10Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/count_1Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/count_1Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/count_1Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_1Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_1Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_10Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_10Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_10KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_100KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_div/clock_1MHz> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <dis/seg_8> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <dis/seg_12> <dis/seg_13> <dis/seg_14> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 18
#      LUT2                        : 9
#      LUT3                        : 15
#      LUT4                        : 51
#      LUT5                        : 21
#      LUT6                        : 22
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 111
#      FD                          : 88
#      FDE                         : 6
#      FDR                         : 17
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             111  out of  18224     0%  
 Number of Slice LUTs:                  145  out of   9112     1%  
    Number used as Logic:               145  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    158
   Number with an unused Flip Flop:      47  out of    158    29%  
   Number with an unused LUT:            13  out of    158     8%  
   Number of fully used LUT-FF pairs:    98  out of    158    62%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_div/clock_100Hz                | BUFG                        | 21    |
clk_div/clock_1KHz_int             | NONE(clk_div/count_100Hz_2) | 4     |
clk_div/clock_10KHz_int            | NONE(clk_div/count_1KHz_2)  | 4     |
clk_div/clock_100KHz_int           | NONE(clk_div/count_10KHz_2) | 4     |
clk_div/clock_1MHz_int             | NONE(clk_div/count_100KHz_2)| 4     |
clk_40M                            | BUFGP                       | 8     |
clk_div/clock_1KHz                 | BUFG                        | 66    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.732ns (Maximum Frequency: 267.971MHz)
   Minimum input arrival time before clock: 2.688ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_100Hz'
  Clock period: 2.124ns (frequency: 470.854MHz)
  Total number of paths / destination ports: 50 / 19
-------------------------------------------------------------------------
Delay:               2.124ns (Levels of Logic = 1)
  Source:            ctr/remain_0 (FF)
  Destination:       ctr/remain_3 (FF)
  Source Clock:      clk_div/clock_100Hz rising
  Destination Clock: clk_div/clock_100Hz rising

  Data Path: ctr/remain_0 to ctr/remain_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.372  ctr/remain_0 (ctr/remain_0)
     LUT6:I1->O            1   0.203   0.000  ctr/Maccum_remain_xor<3>11 (ctr/Result<3>)
     FD:D                      0.102          ctr/remain_3
    ----------------------------------------
    Total                      2.124ns (0.752ns logic, 1.372ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            clk_div/count_100Hz_2 (FF)
  Destination:       clk_div/count_100Hz_2 (FF)
  Source Clock:      clk_div/clock_1KHz_int rising
  Destination Clock: clk_div/clock_1KHz_int rising

  Data Path: clk_div/count_100Hz_2 to clk_div/count_100Hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  clk_div/count_100Hz_2 (clk_div/count_100Hz_2)
     LUT3:I0->O            3   0.205   0.650  clk_div/n0039<2>1 (clk_div/n0039)
     FDR:R                     0.430          clk_div/count_100Hz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_10KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            clk_div/count_1KHz_2 (FF)
  Destination:       clk_div/count_1KHz_2 (FF)
  Source Clock:      clk_div/clock_10KHz_int rising
  Destination Clock: clk_div/clock_10KHz_int rising

  Data Path: clk_div/count_1KHz_2 to clk_div/count_1KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  clk_div/count_1KHz_2 (clk_div/count_1KHz_2)
     LUT3:I0->O            3   0.205   0.650  clk_div/n0031<2>1 (clk_div/n0031)
     FDR:R                     0.430          clk_div/count_1KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_100KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            clk_div/count_10KHz_2 (FF)
  Destination:       clk_div/count_10KHz_2 (FF)
  Source Clock:      clk_div/clock_100KHz_int rising
  Destination Clock: clk_div/clock_100KHz_int rising

  Data Path: clk_div/count_10KHz_2 to clk_div/count_10KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  clk_div/count_10KHz_2 (clk_div/count_10KHz_2)
     LUT3:I0->O            3   0.205   0.650  clk_div/n0023<2>1 (clk_div/n0023)
     FDR:R                     0.430          clk_div/count_10KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1MHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            clk_div/count_100KHz_2 (FF)
  Destination:       clk_div/count_100KHz_2 (FF)
  Source Clock:      clk_div/clock_1MHz_int rising
  Destination Clock: clk_div/clock_1MHz_int rising

  Data Path: clk_div/count_100KHz_2 to clk_div/count_100KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  clk_div/count_100KHz_2 (clk_div/count_100KHz_2)
     LUT3:I0->O            3   0.205   0.650  clk_div/n0015<2>1 (clk_div/n0015)
     FDR:R                     0.430          clk_div/count_100KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_40M'
  Clock period: 2.853ns (frequency: 350.508MHz)
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Delay:               2.853ns (Levels of Logic = 1)
  Source:            clk_div/count_1MHz_2 (FF)
  Destination:       clk_div/count_1MHz_4 (FF)
  Source Clock:      clk_40M rising
  Destination Clock: clk_40M rising

  Data Path: clk_div/count_1MHz_2 to clk_div/count_1MHz_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   1.059  clk_div/count_1MHz_2 (clk_div/count_1MHz_2)
     LUT5:I0->O            5   0.203   0.714  clk_div/n00001 (clk_div/n0000)
     FDR:R                     0.430          clk_div/count_1MHz_0
    ----------------------------------------
    Total                      2.853ns (1.080ns logic, 1.773ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clock_1KHz'
  Clock period: 3.732ns (frequency: 267.971MHz)
  Total number of paths / destination ports: 668 / 59
-------------------------------------------------------------------------
Delay:               3.732ns (Levels of Logic = 3)
  Source:            dis/out/count_4 (FF)
  Destination:       dis/out/count_9 (FF)
  Source Clock:      clk_div/clock_1KHz rising
  Destination Clock: clk_div/clock_1KHz rising

  Data Path: dis/out/count_4 to dis/out/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  dis/out/count_4 (dis/out/count_4)
     LUT5:I0->O            6   0.203   0.745  dis/out/GND_9_o_count[9]_LessThan_3_o1_SW0 (N12)
     LUT6:I5->O            9   0.205   0.830  dis/out/_n00361 (dis/out/_n0036)
     LUT4:I3->O            1   0.205   0.000  dis/out/count_9_rstpot (dis/out/count_9_rstpot)
     FD:D                      0.102          dis/out/count_9
    ----------------------------------------
    Total                      3.732ns (1.162ns logic, 2.570ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clock_100Hz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            btn_enter (PAD)
  Destination:       btn/de_pb2/SHIFT_PB_3 (FF)
  Destination Clock: clk_div/clock_100Hz rising

  Data Path: btn_enter to btn/de_pb2/SHIFT_PB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  btn_enter_IBUF (btn_enter_IBUF)
     INV:I->O              1   0.206   0.579  btn/de_pb2/pb_INV_10_o1_INV_0 (btn/de_pb2/pb_INV_10_o)
     FD:D                      0.102          btn/de_pb2/SHIFT_PB_3
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clock_1KHz'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            dis/dig_3 (FF)
  Destination:       dig<0> (PAD)
  Source Clock:      clk_div/clock_1KHz rising

  Data Path: dis/dig_3 to dig<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  dis/dig_3 (dis/dig_3)
     OBUF:I->O                 2.571          dig_0_OBUF (dig<0>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clock_100Hz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            full/LED (FF)
  Destination:       LED (PAD)
  Source Clock:      clk_div/clock_100Hz rising

  Data Path: full/LED to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  full/LED (full/LED)
     OBUF:I->O                 2.571          LED_OBUF (LED)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_40M
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_40M                |    2.853|         |         |         |
clk_div/clock_10KHz_int|    1.293|         |         |         |
clk_div/clock_1KHz_int |    1.165|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_100Hz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_div/clock_100Hz|    2.124|         |         |         |
clk_div/clock_1KHz |    2.188|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_100KHz_int
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk_div/clock_100KHz_int|    2.612|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_10KHz_int
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk_div/clock_10KHz_int|    2.612|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1KHz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_div/clock_100Hz|    2.812|         |         |         |
clk_div/clock_1KHz |    3.732|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1KHz_int
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk_div/clock_1KHz_int|    2.612|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clock_1MHz_int
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk_div/clock_1MHz_int|    2.612|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.80 secs
 
--> 

Total memory usage is 236280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :   14 (   0 filtered)

