// Seed: 3828408665
module module_0;
  always wait (-1 - id_1 - id_1) id_2 = 1;
  always $display(id_1);
  always id_1 <= -1 != id_1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  bit id_6, id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_ff id_2 <= id_7;
endmodule
