// Seed: 381620353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  input id_15;
  inout id_14;
  input id_13;
  inout id_12;
  inout id_11;
  input id_10;
  inout id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(id_14 == 1'b0, posedge id_5) begin
    if (id_5) begin
      id_3 <= 1 - id_3 * id_8 / id_14;
      id_5 <= id_10;
    end
  end
endmodule
module module_1 (
    input  id_0,
    input  id_1
    , id_17,
    input  id_2,
    output id_3,
    input  id_4
);
  logic id_18;
  assign id_3 = id_1;
  always @(posedge 1 or 1 | 1) begin
    id_5 = 1;
  end
endmodule
