#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 18 11:04:50 2017
# Process ID: 5372
# Current directory: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5448 C:\Users\Student\Downloads\OneDrive-2017-05-03\mipsGYT\test_env.xpr
# Log file: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/vivado.log
# Journal file: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 719.613 ; gain = 117.613
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: test_env
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:57 ; elapsed = 00:55:16 . Memory (MB): peak = 760.457 ; gain = 550.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:48]
INFO: [Synth 8-3491] module 'monopulse' declared at 'C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/monopulse.vhd:36' bound to instance 'monop' of component 'monopulse' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:181]
INFO: [Synth 8-638] synthesizing module 'monopulse' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/monopulse.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'monopulse' (1#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/monopulse.vhd:42]
INFO: [Synth 8-3491] module 'ssd' declared at 'C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/ssd.vhd:36' bound to instance 'ssdunit' of component 'ssd' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:184]
INFO: [Synth 8-638] synthesizing module 'ssd' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/ssd.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ssd' (2#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/ssd.vhd:43]
INFO: [Synth 8-3491] module 'tx_fsm' declared at 'C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/imports/OneDrive-2017-05-03/tx_fsm.vhd:36' bound to instance 'fsmTX' of component 'tx_fsm' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:189]
INFO: [Synth 8-638] synthesizing module 'tx_fsm' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/imports/OneDrive-2017-05-03/tx_fsm.vhd:46]
WARNING: [Synth 8-614] signal 'tx_data' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/imports/OneDrive-2017-05-03/tx_fsm.vhd:77]
WARNING: [Synth 8-614] signal 'bit_cnt' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/imports/OneDrive-2017-05-03/tx_fsm.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'tx_fsm' (3#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/imports/OneDrive-2017-05-03/tx_fsm.vhd:46]
INFO: [Synth 8-3491] module 'rx_fsm' declared at 'C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/rx_fsm.vhd:36' bound to instance 'fsmRX' of component 'rx_fsm' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:197]
INFO: [Synth 8-638] synthesizing module 'rx_fsm' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/rx_fsm.vhd:45]
WARNING: [Synth 8-3848] Net rx_data in module/entity rx_fsm does not have driver. [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/rx_fsm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'rx_fsm' (4#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/rx_fsm.vhd:45]
WARNING: [Synth 8-614] signal 'rom_data' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:256]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/reg_file.vhd:36' bound to instance 'reg_file1' of component 'reg_file' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:285]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/reg_file.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/reg_file.vhd:47]
WARNING: [Synth 8-614] signal 'rom_data' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'reg_read1' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'reg_read2' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'ext_imm' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'aluRes' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'ram_data' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-614] signal 'rx_data' is read in the process but is not in the sensitivity list [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:372]
WARNING: [Synth 8-3936] Found unconnected internal register 'D1rom_data_reg' and it is trimmed from '16' to '13' bits. [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:286]
INFO: [Synth 8-256] done synthesizing module 'test_env' (6#1) [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:48]
WARNING: [Synth 8-3917] design test_env has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[9] driven by constant 0
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[7]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[6]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[5]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[4]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[3]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[2]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[1]
WARNING: [Synth 8-3331] design rx_fsm has unconnected port rx_data[0]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:55:17 . Memory (MB): peak = 789.496 ; gain = 579.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:55:17 . Memory (MB): peak = 789.496 ; gain = 579.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/constrs_1/new/Basys3_test_env.xdc]
Finished Parsing XDC File [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/constrs_1/new/Basys3_test_env.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:10 ; elapsed = 00:55:28 . Memory (MB): peak = 1119.867 ; gain = 910.215
22 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1119.867 ; gain = 386.535
show_objects -name D1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.*.* } ]
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.srcs/sources_1/new/test_env.vhd:1]
[Thu May 18 12:01:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 18 12:57:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.runs/synth_1/runme.log
[Thu May 18 12:57:08 2017] Launched impl_1...
Run output will be captured here: C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183739690A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183739690A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739690A
set_property PROGRAM.FILE {C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/Student/Downloads/OneDrive-2017-05-03/mipsGYT/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 13:03:39 2017...
