(pcb "C:\gulde\projects\photobooth\hardware\raspi-aufsatz-v2\raspi-aufsatz-v2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  90170 -57150  146050 -57150  146050 -99060  90170 -99060
            90170 -57150  90170 -57150)
    )
    (plane +3V3 (polygon F.Cu 0  90170 -57150  90170 -99060  146050 -99060  146050 -57150))
    (plane GND (polygon B.Cu 0  90170 -57150  90170 -99060  146050 -99060  146050 -57150))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connectors:USB_A
      (place J6 105664 -85852 front 0 (PN USB_A))
    )
    (component "Capacitors_Tantalum_SMD:CP_Tantalum_Case-S_EIA-3216-12_Hand"
      (place C1 124460 -85090 front 90 (PN 5uF))
      (place C2 128270 -85090 front 90 (PN 5uF))
      (place C3 120650 -85090 front 90 (PN 5uF))
    )
    (component Capacitors_THT:CP_Radial_D10.0mm_P5.00mm
      (place C4 106680 -76200 front 90 (PN 1000uF))
      (place C5 118110 -76200 front 90 (PN 1000uF))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J1 93980 -63500 front 90 (PN Raspberry_Pi_2_3))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MPT-2.54mm_4pol"
      (place J2 95758 -87376 front 90 (PN Button))
      (place J4 139700 -70104 front 270 (PN Screw_Terminal_01x04))
    )
    (component "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MPT-2.54mm_2pol"
      (place J3 95758 -73914 front 90 (PN Supply))
      (place J5 139954 -82296 front 270 (PN Data))
    )
    (component "kicad-libraries-master:DPAK"
      (place Q1 130810 -68580 front 180 (PN IRLZ34N))
    )
    (component Resistors_SMD:R_0805_HandSoldering
      (place R1 133350 -82550 front 0 (PN 4k7))
      (place R2 140970 -88900 front 0 (PN 330))
      (place R3 140970 -93980 front 0 (PN 330))
      (place R4 133350 -92710 front 0 (PN 4k7))
      (place R5 133350 -85090 front 0 (PN 4k7))
      (place R6 140970 -91440 front 0 (PN 330))
      (place R7 133350 -87630 front 0 (PN 4k7))
      (place R8 140970 -96520 front 0 (PN 330))
      (place R9 133350 -96520 front 0 (PN 330))
      (place R10 133350 -90170 front 0 (PN 4k7))
    )
    (component "Housings_SOIC:SOIC-14_3.9x8.7mm_Pitch1.27mm"
      (place U1 124460 -93980 front 90 (PN TXB0104D))
    )
    (component Connectors:1pin
      (place REF** 94488 -94488 front 0 (PN 1pin))
    )
  )
  (library
    (image Connectors:USB_A
      (outline (path signal 50  -5300 -13200  -5300 1400))
      (outline (path signal 50  11950 1400  11950 -13200))
      (outline (path signal 50  -5300 -13200  11950 -13200))
      (outline (path signal 50  -5300 1400  11950 1400))
      (outline (path signal 120  11050 1140  11050 -1190))
      (outline (path signal 120  -3940 1140  -3940 -980))
      (outline (path signal 120  11050 1140  -3940 1140))
      (outline (path signal 120  11050 -12950  -3940 -12950))
      (outline (path signal 120  11050 -4150  11050 -12950))
      (outline (path signal 120  -3940 -4350  -3940 -12950))
      (pin Round[A]Pad_1500_um (rotate 270) 4 7110 0)
      (pin Round[A]Pad_1500_um (rotate 270) 3 4570 0)
      (pin Round[A]Pad_1500_um (rotate 270) 2 2540 0)
      (pin Round[A]Pad_1500_um (rotate 270) 1 0 0)
      (pin Round[A]Pad_3000_um (rotate 270) 5 10160 -2670)
      (pin Round[A]Pad_3000_um (rotate 270) 5@1 -3560 -2670)
    )
    (image "Capacitors_Tantalum_SMD:CP_Tantalum_Case-S_EIA-3216-12_Hand"
      (outline (path signal 50  -4000 1200  -4000 -1200))
      (outline (path signal 50  -4000 -1200  4000 -1200))
      (outline (path signal 50  4000 -1200  4000 1200))
      (outline (path signal 50  4000 1200  -4000 1200))
      (outline (path signal 100  -1600 800  -1600 -800))
      (outline (path signal 100  -1600 -800  1600 -800))
      (outline (path signal 100  1600 -800  1600 800))
      (outline (path signal 100  1600 800  -1600 800))
      (outline (path signal 100  -1280 800  -1280 -800))
      (outline (path signal 100  -1120 800  -1120 -800))
      (outline (path signal 120  -3900 1050  1600 1050))
      (outline (path signal 120  -3900 -1050  1600 -1050))
      (outline (path signal 120  -3900 1050  -3900 -1050))
      (pin Rect[T]Pad_3200x1500_um 1 -2000 0)
      (pin Rect[T]Pad_3200x1500_um 2 2000 0)
    )
    (image Capacitors_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 100  7500 0  7255.28 -1545.09  6545.09 -2938.93  5438.93 -4045.09
            4045.09 -4755.28  2500 -5000  954.915 -4755.28  -438.926 -4045.09
            -1545.09 -2938.93  -2255.28 -1545.09  -2500 0  -2255.28 1545.09
            -1545.09 2938.93  -438.926 4045.09  954.915 4755.28  2500 5000
            4045.09 4755.28  5438.93 4045.09  6545.09 2938.93  7255.28 1545.09))
      (outline (path signal 100  -2700 0  -1200 0))
      (outline (path signal 100  -1950 750  -1950 -750))
      (outline (path signal 120  2500 5050  2500 -5050))
      (outline (path signal 120  2540 5050  2540 -5050))
      (outline (path signal 120  2580 5050  2580 -5050))
      (outline (path signal 120  2620 5049  2620 -5049))
      (outline (path signal 120  2660 5048  2660 -5048))
      (outline (path signal 120  2700 5047  2700 -5047))
      (outline (path signal 120  2740 5045  2740 -5045))
      (outline (path signal 120  2780 5043  2780 -5043))
      (outline (path signal 120  2820 5040  2820 -5040))
      (outline (path signal 120  2860 5038  2860 -5038))
      (outline (path signal 120  2900 5035  2900 -5035))
      (outline (path signal 120  2940 5031  2940 -5031))
      (outline (path signal 120  2980 5028  2980 -5028))
      (outline (path signal 120  3020 5024  3020 -5024))
      (outline (path signal 120  3060 5020  3060 -5020))
      (outline (path signal 120  3100 5015  3100 -5015))
      (outline (path signal 120  3140 5010  3140 -5010))
      (outline (path signal 120  3180 5005  3180 -5005))
      (outline (path signal 120  3221 4999  3221 -4999))
      (outline (path signal 120  3261 4993  3261 -4993))
      (outline (path signal 120  3301 4987  3301 -4987))
      (outline (path signal 120  3341 4981  3341 -4981))
      (outline (path signal 120  3381 4974  3381 -4974))
      (outline (path signal 120  3421 4967  3421 -4967))
      (outline (path signal 120  3461 4959  3461 -4959))
      (outline (path signal 120  3501 4951  3501 -4951))
      (outline (path signal 120  3541 4943  3541 -4943))
      (outline (path signal 120  3581 4935  3581 -4935))
      (outline (path signal 120  3621 4926  3621 -4926))
      (outline (path signal 120  3661 4917  3661 -4917))
      (outline (path signal 120  3701 4907  3701 -4907))
      (outline (path signal 120  3741 4897  3741 -4897))
      (outline (path signal 120  3781 4887  3781 -4887))
      (outline (path signal 120  3821 4876  3821 1181))
      (outline (path signal 120  3821 -1181  3821 -4876))
      (outline (path signal 120  3861 4865  3861 1181))
      (outline (path signal 120  3861 -1181  3861 -4865))
      (outline (path signal 120  3901 4854  3901 1181))
      (outline (path signal 120  3901 -1181  3901 -4854))
      (outline (path signal 120  3941 4843  3941 1181))
      (outline (path signal 120  3941 -1181  3941 -4843))
      (outline (path signal 120  3981 4831  3981 1181))
      (outline (path signal 120  3981 -1181  3981 -4831))
      (outline (path signal 120  4021 4818  4021 1181))
      (outline (path signal 120  4021 -1181  4021 -4818))
      (outline (path signal 120  4061 4806  4061 1181))
      (outline (path signal 120  4061 -1181  4061 -4806))
      (outline (path signal 120  4101 4792  4101 1181))
      (outline (path signal 120  4101 -1181  4101 -4792))
      (outline (path signal 120  4141 4779  4141 1181))
      (outline (path signal 120  4141 -1181  4141 -4779))
      (outline (path signal 120  4181 4765  4181 1181))
      (outline (path signal 120  4181 -1181  4181 -4765))
      (outline (path signal 120  4221 4751  4221 1181))
      (outline (path signal 120  4221 -1181  4221 -4751))
      (outline (path signal 120  4261 4737  4261 1181))
      (outline (path signal 120  4261 -1181  4261 -4737))
      (outline (path signal 120  4301 4722  4301 1181))
      (outline (path signal 120  4301 -1181  4301 -4722))
      (outline (path signal 120  4341 4706  4341 1181))
      (outline (path signal 120  4341 -1181  4341 -4706))
      (outline (path signal 120  4381 4691  4381 1181))
      (outline (path signal 120  4381 -1181  4381 -4691))
      (outline (path signal 120  4421 4674  4421 1181))
      (outline (path signal 120  4421 -1181  4421 -4674))
      (outline (path signal 120  4461 4658  4461 1181))
      (outline (path signal 120  4461 -1181  4461 -4658))
      (outline (path signal 120  4501 4641  4501 1181))
      (outline (path signal 120  4501 -1181  4501 -4641))
      (outline (path signal 120  4541 4624  4541 1181))
      (outline (path signal 120  4541 -1181  4541 -4624))
      (outline (path signal 120  4581 4606  4581 1181))
      (outline (path signal 120  4581 -1181  4581 -4606))
      (outline (path signal 120  4621 4588  4621 1181))
      (outline (path signal 120  4621 -1181  4621 -4588))
      (outline (path signal 120  4661 4569  4661 1181))
      (outline (path signal 120  4661 -1181  4661 -4569))
      (outline (path signal 120  4701 4550  4701 1181))
      (outline (path signal 120  4701 -1181  4701 -4550))
      (outline (path signal 120  4741 4531  4741 1181))
      (outline (path signal 120  4741 -1181  4741 -4531))
      (outline (path signal 120  4781 4511  4781 1181))
      (outline (path signal 120  4781 -1181  4781 -4511))
      (outline (path signal 120  4821 4491  4821 1181))
      (outline (path signal 120  4821 -1181  4821 -4491))
      (outline (path signal 120  4861 4470  4861 1181))
      (outline (path signal 120  4861 -1181  4861 -4470))
      (outline (path signal 120  4901 4449  4901 1181))
      (outline (path signal 120  4901 -1181  4901 -4449))
      (outline (path signal 120  4941 4428  4941 1181))
      (outline (path signal 120  4941 -1181  4941 -4428))
      (outline (path signal 120  4981 4405  4981 1181))
      (outline (path signal 120  4981 -1181  4981 -4405))
      (outline (path signal 120  5021 4383  5021 1181))
      (outline (path signal 120  5021 -1181  5021 -4383))
      (outline (path signal 120  5061 4360  5061 1181))
      (outline (path signal 120  5061 -1181  5061 -4360))
      (outline (path signal 120  5101 4336  5101 1181))
      (outline (path signal 120  5101 -1181  5101 -4336))
      (outline (path signal 120  5141 4312  5141 1181))
      (outline (path signal 120  5141 -1181  5141 -4312))
      (outline (path signal 120  5181 4288  5181 1181))
      (outline (path signal 120  5181 -1181  5181 -4288))
      (outline (path signal 120  5221 4263  5221 1181))
      (outline (path signal 120  5221 -1181  5221 -4263))
      (outline (path signal 120  5261 4237  5261 1181))
      (outline (path signal 120  5261 -1181  5261 -4237))
      (outline (path signal 120  5301 4211  5301 1181))
      (outline (path signal 120  5301 -1181  5301 -4211))
      (outline (path signal 120  5341 4185  5341 1181))
      (outline (path signal 120  5341 -1181  5341 -4185))
      (outline (path signal 120  5381 4157  5381 1181))
      (outline (path signal 120  5381 -1181  5381 -4157))
      (outline (path signal 120  5421 4130  5421 1181))
      (outline (path signal 120  5421 -1181  5421 -4130))
      (outline (path signal 120  5461 4101  5461 1181))
      (outline (path signal 120  5461 -1181  5461 -4101))
      (outline (path signal 120  5501 4072  5501 1181))
      (outline (path signal 120  5501 -1181  5501 -4072))
      (outline (path signal 120  5541 4043  5541 1181))
      (outline (path signal 120  5541 -1181  5541 -4043))
      (outline (path signal 120  5581 4013  5581 1181))
      (outline (path signal 120  5581 -1181  5581 -4013))
      (outline (path signal 120  5621 3982  5621 1181))
      (outline (path signal 120  5621 -1181  5621 -3982))
      (outline (path signal 120  5661 3951  5661 1181))
      (outline (path signal 120  5661 -1181  5661 -3951))
      (outline (path signal 120  5701 3919  5701 1181))
      (outline (path signal 120  5701 -1181  5701 -3919))
      (outline (path signal 120  5741 3886  5741 1181))
      (outline (path signal 120  5741 -1181  5741 -3886))
      (outline (path signal 120  5781 3853  5781 1181))
      (outline (path signal 120  5781 -1181  5781 -3853))
      (outline (path signal 120  5821 3819  5821 1181))
      (outline (path signal 120  5821 -1181  5821 -3819))
      (outline (path signal 120  5861 3784  5861 1181))
      (outline (path signal 120  5861 -1181  5861 -3784))
      (outline (path signal 120  5901 3748  5901 1181))
      (outline (path signal 120  5901 -1181  5901 -3748))
      (outline (path signal 120  5941 3712  5941 1181))
      (outline (path signal 120  5941 -1181  5941 -3712))
      (outline (path signal 120  5981 3675  5981 1181))
      (outline (path signal 120  5981 -1181  5981 -3675))
      (outline (path signal 120  6021 3637  6021 1181))
      (outline (path signal 120  6021 -1181  6021 -3637))
      (outline (path signal 120  6061 3598  6061 1181))
      (outline (path signal 120  6061 -1181  6061 -3598))
      (outline (path signal 120  6101 3559  6101 1181))
      (outline (path signal 120  6101 -1181  6101 -3559))
      (outline (path signal 120  6141 3518  6141 1181))
      (outline (path signal 120  6141 -1181  6141 -3518))
      (outline (path signal 120  6181 3477  6181 -3477))
      (outline (path signal 120  6221 3435  6221 -3435))
      (outline (path signal 120  6261 3391  6261 -3391))
      (outline (path signal 120  6301 3347  6301 -3347))
      (outline (path signal 120  6341 3302  6341 -3302))
      (outline (path signal 120  6381 3255  6381 -3255))
      (outline (path signal 120  6421 3207  6421 -3207))
      (outline (path signal 120  6461 3158  6461 -3158))
      (outline (path signal 120  6501 3108  6501 -3108))
      (outline (path signal 120  6541 3057  6541 -3057))
      (outline (path signal 120  6581 3004  6581 -3004))
      (outline (path signal 120  6621 2949  6621 -2949))
      (outline (path signal 120  6661 2894  6661 -2894))
      (outline (path signal 120  6701 2836  6701 -2836))
      (outline (path signal 120  6741 2777  6741 -2777))
      (outline (path signal 120  6781 2715  6781 -2715))
      (outline (path signal 120  6821 2652  6821 -2652))
      (outline (path signal 120  6861 2587  6861 -2587))
      (outline (path signal 120  6901 2519  6901 -2519))
      (outline (path signal 120  6941 2449  6941 -2449))
      (outline (path signal 120  6981 2377  6981 -2377))
      (outline (path signal 120  7021 2301  7021 -2301))
      (outline (path signal 120  7061 2222  7061 -2222))
      (outline (path signal 120  7101 2140  7101 -2140))
      (outline (path signal 120  7141 2053  7141 -2053))
      (outline (path signal 120  7181 1962  7181 -1962))
      (outline (path signal 120  7221 1866  7221 -1866))
      (outline (path signal 120  7261 1763  7261 -1763))
      (outline (path signal 120  7301 1654  7301 -1654))
      (outline (path signal 120  7341 1536  7341 -1536))
      (outline (path signal 120  7381 1407  7381 -1407))
      (outline (path signal 120  7421 1265  7421 -1265))
      (outline (path signal 120  7461 1104  7461 -1104))
      (outline (path signal 120  7501 913  7501 -913))
      (outline (path signal 120  7541 672  7541 -672))
      (outline (path signal 120  7581 279  7581 -279))
      (outline (path signal 120  -2700 0  -1200 0))
      (outline (path signal 120  -1950 750  -1950 -750))
      (outline (path signal 50  -2850 5350  -2850 -5350))
      (outline (path signal 50  -2850 -5350  7850 -5350))
      (outline (path signal 50  7850 -5350  7850 5350))
      (outline (path signal 50  7850 5350  -2850 5350))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MPT-2.54mm_4pol"
      (outline (path signal 50  -1780 3300  9400 3300))
      (outline (path signal 50  -1780 -3300  -1780 3300))
      (outline (path signal 50  9400 -3300  -1780 -3300))
      (outline (path signal 50  9400 3300  9400 -3300))
      (outline (path signal 150  9110.98 3098.8  -1490.98 3098.8))
      (outline (path signal 150  -1490.98 2700.02  9110.98 2700.02))
      (outline (path signal 150  -1490.98 -2600.96  9110.98 -2600.96))
      (outline (path signal 150  9110.98 -3098.8  -1490.98 -3098.8))
      (outline (path signal 150  6306.82 -2600.96  6306.82 -3098.8))
      (outline (path signal 150  3810 -2600.96  3810 -3098.8))
      (outline (path signal 150  -1287.78 -3098.8  -1287.78 -2600.96))
      (outline (path signal 150  8910.32 -2600.96  8910.32 -3098.8))
      (outline (path signal 150  1313.18 -3098.8  1313.18 -2600.96))
      (outline (path signal 150  9108.44 -3098.8  9108.44 3098.8))
      (outline (path signal 150  -1485.9 3098.8  -1485.9 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um (rotate 180) 4 7620 0)
      (pin Rect[A]Pad_1998.98x1998.98_um (rotate 180) 1 0 0)
      (pin Oval[A]Pad_1998.98x1998.98_um (rotate 180) 2 2540 0)
      (pin Oval[A]Pad_1998.98x1998.98_um (rotate 180) 3 5080 0)
    )
    (image "TerminalBlocks_Phoenix:TerminalBlock_Phoenix_MPT-2.54mm_2pol"
      (outline (path signal 50  -1700 3300  4300 3300))
      (outline (path signal 50  -1700 -3300  -1700 3300))
      (outline (path signal 50  4300 -3300  -1700 -3300))
      (outline (path signal 50  4300 3300  4300 -3300))
      (outline (path signal 150  4069.08 -2600.96  -1529.08 -2600.96))
      (outline (path signal 150  -1330.96 -3098.8  -1330.96 -2600.96))
      (outline (path signal 150  3870.96 -2600.96  3870.96 -3098.8))
      (outline (path signal 150  1270 -3098.8  1270 -2600.96))
      (outline (path signal 150  -1529.08 2700.02  4069.08 2700.02))
      (outline (path signal 150  -1529.08 -3098.8  4069.08 -3098.8))
      (outline (path signal 150  4069.08 -3098.8  4069.08 3098.8))
      (outline (path signal 150  4069.08 3098.8  -1529.08 3098.8))
      (outline (path signal 150  -1529.08 3098.8  -1529.08 -3098.8))
      (pin Oval[A]Pad_1998.98x1998.98_um 2 2540 0)
      (pin Rect[A]Pad_1998.98x1998.98_um 1 0 0)
      (keepout "" (circle F.Cu 1100 0 -2540))
      (keepout "" (circle B.Cu 1100 0 -2540))
      (keepout "" (circle F.Cu 1100 2540 -2540))
      (keepout "" (circle B.Cu 1100 2540 -2540))
    )
    (image "kicad-libraries-master:DPAK"
      (outline (path signal 381  1348.74 -1699.26  1348.74 3200.4))
      (outline (path signal 381  1348.74 -1699.26  3251.2 -1699.26))
      (outline (path signal 381  3251.2 -1699.26  3251.2 3200.4))
      (outline (path signal 381  -3251.2 -1651  -3251.2 3200.4))
      (outline (path signal 381  -3251.2 -1651  -1348.74 -1651))
      (outline (path signal 381  -1348.74 -1651  -1348.74 3200.4))
      (outline (path signal 381  -3449.32 10099  3449.32 10099))
      (outline (path signal 381  3449.32 10099  3449.32 3200.4))
      (outline (path signal 381  3449.32 3200.4  -3449.32 3200.4))
      (outline (path signal 381  -3449.32 3200.4  -3449.32 10099))
      (pin Rect[T]Pad_1651x3048_um 1 -2301.24 0)
      (pin Rect[T]Pad_6700.52x6700.52_um 3 0 6649.72)
      (pin Rect[T]Pad_1651x3048_um 2 2301.24 0)
    )
    (image Resistors_SMD:R_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  600 -880  -600 -880))
      (outline (path signal 120  -600 880  600 880))
      (outline (path signal 50  -2350 900  2350 900))
      (outline (path signal 50  -2350 900  -2350 -900))
      (outline (path signal 50  2350 -900  2350 900))
      (outline (path signal 50  2350 -900  -2350 -900))
      (pin Rect[T]Pad_1500x1300_um 1 -1350 0)
      (pin Rect[T]Pad_1500x1300_um 2 1350 0)
    )
    (image "Housings_SOIC:SOIC-14_3.9x8.7mm_Pitch1.27mm"
      (outline (path signal 150  -950 4350  1950 4350))
      (outline (path signal 150  1950 4350  1950 -4350))
      (outline (path signal 150  1950 -4350  -1950 -4350))
      (outline (path signal 150  -1950 -4350  -1950 3350))
      (outline (path signal 150  -1950 3350  -950 4350))
      (outline (path signal 50  -3700 4650  -3700 -4650))
      (outline (path signal 50  3700 4650  3700 -4650))
      (outline (path signal 50  -3700 4650  3700 4650))
      (outline (path signal 50  -3700 -4650  3700 -4650))
      (outline (path signal 150  -2075 4450  -2075 4425))
      (outline (path signal 150  2075 4450  2075 4335))
      (outline (path signal 150  2075 -4450  2075 -4335))
      (outline (path signal 150  -2075 -4450  -2075 -4335))
      (outline (path signal 150  -2075 4450  2075 4450))
      (outline (path signal 150  -2075 -4450  2075 -4450))
      (outline (path signal 150  -2075 4425  -3450 4425))
      (pin Rect[T]Pad_1500x600_um 1 -2700 3810)
      (pin Rect[T]Pad_1500x600_um 2 -2700 2540)
      (pin Rect[T]Pad_1500x600_um 3 -2700 1270)
      (pin Rect[T]Pad_1500x600_um 4 -2700 0)
      (pin Rect[T]Pad_1500x600_um 5 -2700 -1270)
      (pin Rect[T]Pad_1500x600_um 6 -2700 -2540)
      (pin Rect[T]Pad_1500x600_um 7 -2700 -3810)
      (pin Rect[T]Pad_1500x600_um 8 2700 -3810)
      (pin Rect[T]Pad_1500x600_um 9 2700 -2540)
      (pin Rect[T]Pad_1500x600_um 10 2700 -1270)
      (pin Rect[T]Pad_1500x600_um 11 2700 0)
      (pin Rect[T]Pad_1500x600_um 12 2700 1270)
      (pin Rect[T]Pad_1500x600_um 13 2700 2540)
      (pin Rect[T]Pad_1500x600_um 14 2700 3810)
    )
    (image Connectors:1pin
      (outline (path signal 100  2154.07 0  2048.64 -665.643  1742.68 -1266.13  1266.13 -1742.68
            665.643 -2048.64  0 -2154.07  -665.643 -2048.64  -1266.13 -1742.68
            -1742.68 -1266.13  -2048.64 -665.643  -2154.07 0  -2048.64 665.643
            -1742.68 1266.13  -1266.13 1742.68  -665.643 2048.64  0 2154.07
            665.643 2048.64  1266.13 1742.68  1742.68 1266.13  2048.64 665.643))
      (outline (path signal 50  2600 0  2472.75 -803.444  2103.44 -1528.24  1528.24 -2103.44
            803.444 -2472.75  0 -2600  -803.444 -2472.75  -1528.24 -2103.44
            -2103.44 -1528.24  -2472.75 -803.444  -2600 0  -2472.75 803.444
            -2103.44 1528.24  -1528.24 2103.44  -803.444 2472.75  0 2600
            803.444 2472.75  1528.24 2103.44  2103.44 1528.24  2472.75 803.444))
      (outline (path signal 120  2286 0  2174.11 -706.413  1849.41 -1343.68  1343.68 -1849.41
            706.413 -2174.11  0 -2286  -706.413 -2174.11  -1343.68 -1849.41
            -1849.41 -1343.68  -2174.11 -706.413  -2286 0  -2174.11 706.413
            -1849.41 1343.68  -1343.68 1849.41  -706.413 2174.11  0 2286
            706.413 2174.11  1343.68 1849.41  1849.41 1343.68  2174.11 706.413))
      (pin Round[A]Pad_4064_um 1 0 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_4064_um
      (shape (circle F.Cu 4064))
      (shape (circle B.Cu 4064))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1998.98x1998.98_um
      (shape (path F.Cu 1998.98  0 0  0 0))
      (shape (path B.Cu 1998.98  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_3200x1500_um
      (shape (rect F.Cu -1600 -750 1600 750))
      (attach off)
    )
    (padstack Rect[T]Pad_6700.52x6700.52_um
      (shape (rect F.Cu -3350.26 -3350.26 3350.26 3350.26))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x600_um
      (shape (rect F.Cu -750 -300 750 300))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1300_um
      (shape (rect F.Cu -750 -650 750 650))
      (attach off)
    )
    (padstack Rect[T]Pad_1651x3048_um
      (shape (rect F.Cu -825.5 -1524 825.5 1524))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1998.98x1998.98_um
      (shape (rect F.Cu -999.49 -999.49 999.49 999.49))
      (shape (rect B.Cu -999.49 -999.49 999.49 999.49))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 J2-1 R2-2)
    )
    (net GND
      (pins J6-4 C1-2 C2-2 C3-2 C4-2 C5-2 J1-6 J1-9 J1-14 J1-20 J1-25 J1-30 J1-34
        J1-39 J2-2 J3-1 J4-4 J4-2 J5-2 Q1-3 R4-2 U1-7)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 J4-3 R6-2)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 J4-1 R8-2)
    )
    (net +5VD
      (pins J6-1 C4-1 C5-1 J2-3 J3-2)
    )
    (net +3V3
      (pins J1-1 R1-2 R5-2 R7-2 R10-2 U1-1)
    )
    (net +5V
      (pins J1-2 J1-4 U1-14)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11)
    )
    (net RGBW_LOW
      (pins J1-12 U1-2)
    )
    (net "Net-(J1-Pad13)"
      (pins J1-13)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net "Net-(J1-Pad19)"
      (pins J1-19)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24)
    )
    (net "Net-(J1-Pad26)"
      (pins J1-26)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27)
    )
    (net "Net-(J1-Pad28)"
      (pins J1-28)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29)
    )
    (net "Net-(J1-Pad31)"
      (pins J1-31)
    )
    (net "Net-(J1-Pad32)"
      (pins J1-32)
    )
    (net "Net-(J1-Pad33)"
      (pins J1-33)
    )
    (net BUTTON
      (pins J1-35 R1-1 R2-1)
    )
    (net "Net-(J1-Pad36)"
      (pins J1-36)
    )
    (net TASTER2
      (pins J1-37 R7-1 R8-1)
    )
    (net LED
      (pins J1-38 R3-1)
    )
    (net TASTER1
      (pins J1-40 R5-1 R6-1)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 Q1-2)
    )
    (net "Net-(J5-Pad1)"
      (pins J5-1 R9-1)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2)
    )
    (net "Net-(J6-Pad5)"
      (pins J6-5 J6-5@1)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R3-2 R4-1)
    )
    (net "Net-(R9-Pad2)"
      (pins R9-2 U1-13)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U1-8)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (class kicad_default "" +3V3 BUTTON GND LED "Net-(C1-Pad1)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad13)" "Net-(J1-Pad15)"
      "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)" "Net-(J1-Pad19)"
      "Net-(J1-Pad21)" "Net-(J1-Pad22)" "Net-(J1-Pad23)" "Net-(J1-Pad24)"
      "Net-(J1-Pad26)" "Net-(J1-Pad27)" "Net-(J1-Pad28)" "Net-(J1-Pad29)"
      "Net-(J1-Pad3)" "Net-(J1-Pad31)" "Net-(J1-Pad32)" "Net-(J1-Pad33)" "Net-(J1-Pad36)"
      "Net-(J1-Pad5)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J2-Pad4)" "Net-(J5-Pad1)"
      "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad5)" "Net-(Q1-Pad1)" "Net-(R10-Pad1)"
      "Net-(R9-Pad2)" "Net-(U1-Pad10)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad3)"
      "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad9)" RGBW_LOW
      TASTER1 TASTER2
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class SUP +5V +5VD
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 500  95758 -82296  100584 -82296  106680 -76200)(net +5VD)(type protect))
    (wire (path F.Cu 500  105664 -85852  105664 -77216  106680 -76200  118110 -76200)(net +5VD)(type protect))
    (wire (path F.Cu 500  95758 -71374  95758 -70866  97282 -69342  99822 -69342  106680 -76200)(net +5VD)(type protect))
  )
)
