# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DAC_Demo.srcs/sources_1/ip/Triangle_Rom/Triangle_Rom_sim_netlist.v" \
"../../../../DAC_Demo.srcs/sources_1/ip/Square_Rom/Square_Rom_sim_netlist.v" \
"../../../../DAC_Demo.srcs/sources_1/ip/Sin_Rom/Sin_Rom_sim_netlist.v" \
"../../../../DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_sim_netlist.v" \
"../../../../DAC_Demo.srcs/sources_1/new/Clk_Division.v" \
"../../../../DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v" \
"../../../../DAC_Demo.srcs/sources_1/new/Driver_DAC.v" \
"../../../../DAC_Demo.srcs/sources_1/new/DAC_Demo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
