
---------- Begin Simulation Statistics ----------
final_tick                               2541826229500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   210490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.93                       # Real time elapsed on the host
host_tick_rate                              592886546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195113                       # Number of instructions simulated
sim_ops                                       4195113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011816                       # Number of seconds simulated
sim_ticks                                 11816384500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.656943                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844451                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802423                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53181                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277611                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224430                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26692                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195113                       # Number of instructions committed
system.cpu.committedOps                       4195113                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630230                       # CPI: cycles per instruction
system.cpu.discardedOps                        188554                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606634                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451162                       # DTB hits
system.cpu.dtb.data_misses                       7708                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405252                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848587                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201382                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602575                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18035                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372042                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026044                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658251                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731925                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177613                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952863                       # ITB accesses
system.cpu.itb.fetch_acv                          850                       # ITB acv
system.cpu.itb.fetch_hits                      945975                       # ITB hits
system.cpu.itb.fetch_misses                      6888                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909333500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9281500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17258500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884878500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11820752000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987301500     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3833450500     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23619453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85406      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540946     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839129     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592485     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195113                       # Class of committed instruction
system.cpu.quiesceCycles                        13316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6887528                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22726459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22726459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22726459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22726459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116545.943590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116545.943590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116545.943590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116545.943590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12966483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12966483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12966483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12966483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66494.784615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66494.784615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66494.784615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66494.784615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22376962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22376962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116546.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116546.677083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12766986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12766986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66494.718750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66494.718750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266262                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539412939000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266262                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204141                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204141                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128109                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34845                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86556                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34178                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40857                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157435                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156994     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157435                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820566527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375807250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462036750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471654253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378419643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850073895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471654253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471654253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188727779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188727779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188727779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471654253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378419643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038801674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130085750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111772                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121180                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2171                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5714                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010152250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757796000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13717.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32467.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80191                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.693123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.257812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.438301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34482     42.35%     42.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24213     29.74%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9932     12.20%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4693      5.76%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2338      2.87%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1393      1.71%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          979      1.20%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          575      0.71%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81417                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.009969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.860015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1292     17.64%     17.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5552     75.82%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.52%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.22%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6533     89.21%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.17%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              463      6.32%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.31%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7614976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11816379500                       # Total gap between requests
system.mem_ctrls.avgGap                      42485.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4940032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7614976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418066287.534905433655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375630295.375036239624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644442130.331828594208                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517390250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240405750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290319332250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28908.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32066.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395769.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313981500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166854765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559697460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308893500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5163701250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189111840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7634649195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.107038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439588500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10982376000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267428700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142122750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486605280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312202980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5111178030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233341920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7485288540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.466907                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554933250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10867031250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11809184500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625577                       # number of overall hits
system.cpu.icache.overall_hits::total         1625577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87147                       # number of overall misses
system.cpu.icache.overall_misses::total         87147                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5368343000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5368343000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5368343000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5368343000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712724                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050882                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050882                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050882                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050882                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61601.007493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61601.007493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61601.007493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61601.007493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86556                       # number of writebacks
system.cpu.icache.writebacks::total             86556                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87147                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5281197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5281197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5281197000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5281197000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050882                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050882                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050882                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050882                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60601.018968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60601.018968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60601.018968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60601.018968                       # average overall mshr miss latency
system.cpu.icache.replacements                  86556                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87147                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5368343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5368343000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050882                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050882                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61601.007493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61601.007493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5281197000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5281197000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050882                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050882                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60601.018968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60601.018968                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803230                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649055                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.034732                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803230                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512594                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311981                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311981                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105688                       # number of overall misses
system.cpu.dcache.overall_misses::total        105688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769920500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769920500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769920500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769920500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417669                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417669                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417669                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417669                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074551                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64055.715881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64055.715881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64055.715881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64055.715881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34669                       # number of writebacks
system.cpu.dcache.writebacks::total             34669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4386377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4386377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4386377500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4386377500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63582.667749                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63582.667749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63582.667749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63582.667749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68844                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3285840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3285840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66812.525417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66812.525417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2661002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2661002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66598.320653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66598.320653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484080500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61656.411482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61656.411482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725375000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59432.158727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59432.158727                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65404000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65404000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72671.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72671.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71671.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71671.111111                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541826229500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.444172                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.950032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.444172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949810                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3184364296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   217193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.50                       # Real time elapsed on the host
host_tick_rate                              360827102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   385408457                       # Number of instructions simulated
sim_ops                                     385408457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.640286                       # Number of seconds simulated
sim_ticks                                640285897500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.121759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                56814622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             84644120                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             154573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6885657                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          73235369                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3735518                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14228302                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10492784                       # Number of indirect misses.
system.cpu.branchPred.lookups               104963891                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9323484                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       451255                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   380472046                       # Number of instructions committed
system.cpu.committedOps                     380472046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.365353                       # CPI: cycles per instruction
system.cpu.discardedOps                      12724187                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                104693207                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    108483753                       # DTB hits
system.cpu.dtb.data_misses                    1106020                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 71400765                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     71745460                       # DTB read hits
system.cpu.dtb.read_misses                    1070895                       # DTB read misses
system.cpu.dtb.write_accesses                33292442                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    36738293                       # DTB write hits
system.cpu.dtb.write_misses                     35125                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              357658                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          280776946                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          81977004                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38381118                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       598843607                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297146                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               197609186                       # ITB accesses
system.cpu.itb.fetch_acv                          347                       # ITB acv
system.cpu.itb.fetch_hits                   197607254                       # ITB hits
system.cpu.itb.fetch_misses                      1932                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23587      6.97%      7.03% # number of callpals executed
system.cpu.kern.callpal::rdps                    1491      0.44%      7.47% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.47% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.47% # number of callpals executed
system.cpu.kern.callpal::rti                     3618      1.07%      8.54% # number of callpals executed
system.cpu.kern.callpal::callsys                  183      0.05%      8.60% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.60% # number of callpals executed
system.cpu.kern.callpal::rdunique              309098     91.40%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 338181                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1342139                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10158     36.39%     36.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     655      2.35%     38.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17047     61.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                27911                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10157     48.32%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      655      3.12%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10157     48.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21020                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             626671888500     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84928000      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               788722000      0.12%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12468512500      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         640014051000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.595823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.753108                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3534                      
system.cpu.kern.mode_good::user                  3534                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3806                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3534                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.928534                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962943                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        49931111000      7.80%      7.80% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         590082889000     92.20%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1280422793                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29345927      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               229548002     60.33%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 221863      0.06%     68.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                231203      0.06%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 42047      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14021      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               73901413     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36594997      9.62%     97.22% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43150      0.01%     97.23% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            43170      0.01%     97.24% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10486253      2.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                380472046                       # Class of committed instruction
system.cpu.quiesceCycles                       149002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       681579186                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          155                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6320793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12641458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3622442362                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3622442362                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3622442362                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3622442362                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118125.688450                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118125.688450                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118125.688450                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118125.688450                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           414                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2087378597                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2087378597                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2087378597                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2087378597                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68068.173123                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68068.173123                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68068.173123                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68068.173123                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8557965                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8557965                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115648.175676                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115648.175676                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4857965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4857965                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65648.175676                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65648.175676                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3613884397                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3613884397                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118131.681387                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118131.681387                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2082520632                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2082520632                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68074.026935                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68074.026935                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5815061                       # Transaction distribution
system.membus.trans_dist::WriteReq               1589                       # Transaction distribution
system.membus.trans_dist::WriteResp              1589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1011422                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3593451                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1715787                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            476213                       # Transaction distribution
system.membus.trans_dist::ReadExResp           476213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3593452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2220406                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10780355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10780355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8089644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8095236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18936923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    459961792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    459961792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8619                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    235351872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    235360491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               697280171                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6323472                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004887                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6323321    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6323472                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5158500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32265604265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             404965                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14600556000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        18670769500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      229980928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      172578752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          402559680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    229980928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     229980928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     64731008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64731008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3593452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2696543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6289995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1011422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1011422                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         359184747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269533895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628718642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    359184747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        359184747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101097038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101097038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101097038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        359184747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269533895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            729815681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4240315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2054888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2685426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155229750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       250604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       250604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13915250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3994838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6289995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4604829                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6289995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4604829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1549681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                364514                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            164156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            241715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            326372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            347789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            473555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            184528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            181532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           582287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           270980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           286660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           403212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           437274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            110377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            347928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            273394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            105998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            312141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            148311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            591992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           450727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           284188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           265144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           125341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           427664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           519166                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65541594500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23701570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            154422482000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13826.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32576.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       120                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3002748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2982001                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6289995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4604829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4552982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  181243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  85758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  91387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 236938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 256385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 254453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 253014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 255273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 268993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 254120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 253648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 251856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 250981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 250868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 250689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 250531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 250775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 251086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    385                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2995873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.850568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.704553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.668248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1143265     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1158500     38.67%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292832      9.77%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152906      5.10%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103323      3.45%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35572      1.19%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25061      0.84%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16224      0.54%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68190      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2995873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       250604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.915464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.079865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14707      5.87%      5.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          83538     33.33%     39.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         89103     35.56%     74.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         36370     14.51%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20427      8.15%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          3895      1.55%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           852      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           505      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           327      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           227      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           182      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           135      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          108      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           73      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           52      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           43      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           44      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        250604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       250604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.920352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.871445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.321661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           158921     63.42%     63.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3210      1.28%     64.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            54335     21.68%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20025      7.99%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12766      5.09%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              912      0.36%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              124      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        250604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              303380096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                99179584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               271379712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               402559680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            294709056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       473.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    460.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  640285117500                       # Total gap between requests
system.mem_ctrls.avgGap                      58769.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    131512832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    171867264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    271379712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 205397046.090648919344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 268422691.599263280630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 423841463.726756572723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3593452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2696543                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4604829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  65319793500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  89102688500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15484801719000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18177.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33043.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3362731.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11266355940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5988187425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18285996960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11669852880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50543691120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     276343420260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13161960000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       387259464585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.822730                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31798508500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21380580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 587113121250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10124655660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5381355540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15560466180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10465056000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50543691120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     273272057340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15748346400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       381095628240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.196036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38532754000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21380580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 580378812000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32181                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32181                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5588                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8619                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967099                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1839500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3999000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159794362                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1542000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1585000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    642458866500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    197118225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        197118225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    197118225                       # number of overall hits
system.cpu.icache.overall_hits::total       197118225                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3593451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3593451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3593451                       # number of overall misses
system.cpu.icache.overall_misses::total       3593451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 170106164000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 170106164000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 170106164000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 170106164000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    200711676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    200711676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    200711676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    200711676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017904                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017904                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017904                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017904                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47337.827620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47337.827620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47337.827620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47337.827620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3593451                       # number of writebacks
system.cpu.icache.writebacks::total           3593451                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3593451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3593451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3593451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3593451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 166512712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 166512712000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 166512712000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 166512712000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017904                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017904                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017904                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017904                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46337.827342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46337.827342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46337.827342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46337.827342                       # average overall mshr miss latency
system.cpu.icache.replacements                3593451                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    197118225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       197118225                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3593451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3593451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 170106164000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 170106164000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    200711676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    200711676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017904                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017904                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47337.827620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47337.827620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3593451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3593451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 166512712000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 166512712000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46337.827342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46337.827342                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           200740195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3593963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.854831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         405016804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        405016804                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    101767632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        101767632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    101767632                       # number of overall hits
system.cpu.dcache.overall_hits::total       101767632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3076213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3076213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3076213                       # number of overall misses
system.cpu.dcache.overall_misses::total       3076213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 201420854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201420854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 201420854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201420854000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    104843845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104843845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    104843845                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104843845                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029341                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029341                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65476.887979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65476.887979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65476.887979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65476.887979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       980830                       # number of writebacks
system.cpu.dcache.writebacks::total            980830                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       387566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       387566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2688647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2688647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2688647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2688647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2794                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2794                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 174657487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 174657487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 174657487500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 174657487500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241349000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241349000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64961.107762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64961.107762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64961.107762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64961.107762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 86381.173944                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 86381.173944                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2696543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67579997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67579997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2218185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2218185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 148603481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148603481000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     69798182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     69798182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031780                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66993.276485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66993.276485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2212537                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2212537                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 145980162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 145980162500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65978.631092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65978.631092                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200289.626556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200289.626556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34187635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34187635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       858028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       858028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52817373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52817373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35045663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35045663                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61556.700947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61556.700947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       381918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       381918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       476110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       476110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1589                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1589                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28677325000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28677325000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60232.561803                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60232.561803                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1563674                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1563674                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7913                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    583375000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    583375000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1571587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1571587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73723.619361                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73723.619361                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7913                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7913                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    575462000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    575462000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005035                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72723.619361                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72723.619361                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1571291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1571291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1571291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1571291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642538066500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107628162                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2697567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.898235                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218669989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218669989                       # Number of data accesses

---------- End Simulation Statistics   ----------
