---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-xtensaiseldagtodag-cpp-/xtensadagtodagisel
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `XtensaDAGToDAGISel` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{XtensaISelDAGToDAG.cpp}::XtensaDAGToDAGISel</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a></>}>
<a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a> - This is the common base class used for SelectionDAG-based pattern-matching instruction selectors. <a href="/docs/api/classes/llvm/selectiondagisel/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a6cbdc1c27559d22ab6b8179955fd2fb4">XtensaDAGToDAGISel</a> (XtensaTargetMachine &amp;TM, CodeGenOptLevel OptLevel)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7cc8a8a4f59835db3950f81cfe44f789">runOnMachineFunction</a> (MachineFunction &amp;MF) override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a5f3049ab8b256752d156dd990f464247">Select</a> (SDNode &#42;Node) override</>}>
Main hook for targets to transform nodes into machine nodes. <a href="#a5f3049ab8b256752d156dd990f464247">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a39e7e4d5a1f8a35a9d771459da3a3d8f">SelectInlineAsmMemoryOperand</a> (const SDValue &amp;Op, InlineAsm::ConstraintCode ConstraintID, std::vector&lt; SDValue &gt; &amp;OutOps) override</>}>
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint. <a href="#a39e7e4d5a1f8a35a9d771459da3a3d8f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a611332c1cb50a3749442786ad5576359">selectMemRegAddr</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset, int Scale)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa2203d5ea0f209661b2b7994f0b78ef9">selectMemRegAddrISH1</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a15338bc2e6f0b29bfd902efd4467047f">selectMemRegAddrISH2</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9501e9e92ef2326a61e48adf27284ae1">selectMemRegAddrISH4</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/xtensasubtarget">XtensaSubtarget</a> &#42;</>}
  name={<><a href="#a9949b804c02a717a620bbae75097f542">Subtarget</a> = nullptr</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 29 of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.

<SectionDefinition>

## Public Constructors

### XtensaDAGToDAGISel() {#a6cbdc1c27559d22ab6b8179955fd2fb4}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::XtensaDAGToDAGISel (<a href="/docs/api/classes/llvm/xtensatargetmachine">XtensaTargetMachine</a> &amp; TM, <a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</>}
  labels = {["inline", "explicit"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00033">33</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### runOnMachineFunction() {#a7cc8a8a4f59835db3950f81cfe44f789}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00036">36</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### Select() {#a5f3049ab8b256752d156dd990f464247}

<MemberDefinition
  prototype={<>void XtensaDAGToDAGISel::Select (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["virtual"]}>
Main hook for targets to transform nodes into machine nodes.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00041">41</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectInlineAsmMemoryOperand() {#a39e7e4d5a1f8a35a9d771459da3a3d8f}

<MemberDefinition
  prototype={<>bool XtensaDAGToDAGISel::SelectInlineAsmMemoryOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Op, <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a> ConstraintID, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutOps)</>}
  labels = {["virtual"]}>
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint.

If this does not match or is not implemented, return true. The resultant operands (which will appear in the machine instruction) should be added to the OutOps vector.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00043">43</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectMemRegAddr() {#a611332c1cb50a3749442786ad5576359}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::selectMemRegAddr (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, int Scale)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectMemRegAddrISH1() {#aa2203d5ea0f209661b2b7994f0b78ef9}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::selectMemRegAddrISH1 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00100">100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectMemRegAddrISH2() {#a15338bc2e6f0b29bfd902efd4467047f}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::selectMemRegAddrISH2 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00104">104</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectMemRegAddrISH4() {#a9501e9e92ef2326a61e48adf27284ae1}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::selectMemRegAddrISH4 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00108">108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Subtarget {#a9949b804c02a717a620bbae75097f542}

<MemberDefinition
  prototype={<>const XtensaSubtarget&#42; anonymous&#95;namespace&#123;XtensaISelDAGToDAG.cpp&#125;::XtensaDAGToDAGISel::Subtarget = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp/#l00030">30</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/xtensa/xtensaiseldagtodag-cpp">XtensaISelDAGToDAG.cpp</a></li>
</ul>

</DoxygenPage>
