

Implementation tool: Xilinx Vivado v.2023.1
Project:             hls_component
Solution:            hls
Device target:       xcvc1902-vsva2197-2MP-e-S
Report date:         Sun May 05 22:28:52 CEST 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:             32
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path
