Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> 
Reading design: SEMAFOROS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SEMAFOROS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SEMAFOROS"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : SEMAFOROS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Documents/SEMAFOROS/SEMAFOROS.v" into library work
Parsing module <SEMAFOROS>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SEMAFOROS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SEMAFOROS>.
    Related source file is "/home/ise/Documents/SEMAFOROS/SEMAFOROS.v".
    Found 25-bit register for signal <CONT_FREC_1HZ>.
    Found 1-bit register for signal <FREC_1HZ>.
    Found 24-bit register for signal <CONT_FREC_2HZ>.
    Found 1-bit register for signal <FREC_2HZ>.
    Found 23-bit register for signal <CONT_FREC_4HZ>.
    Found 1-bit register for signal <FREC_4HZ>.
    Found 22-bit register for signal <CONT_FREC_8HZ>.
    Found 1-bit register for signal <FREC_8HZ>.
    Found 16-bit register for signal <CONT_FREC_440>.
    Found 1-bit register for signal <LA>.
    Found 5-bit register for signal <CONTADOR>.
    Found 1-bit register for signal <BUZZER>.
    Found 1-bit register for signal <VEL_DISP>.
    Found 3-bit register for signal <CONTADOR_DISP>.
    Found 3-bit register for signal <CONTADOR_COLS>.
    Found 1-bit register for signal <V_CC>.
    Found 8-bit register for signal <LED_COLS>.
    Found 8-bit register for signal <LED_FILS>.
    Found 1-bit register for signal <NOCHE>.
    Found 25-bit adder for signal <CONT_FREC_1HZ[24]_GND_1_o_add_4_OUT> created at line 32.
    Found 24-bit adder for signal <CONT_FREC_2HZ[23]_GND_1_o_add_9_OUT> created at line 45.
    Found 23-bit adder for signal <CONT_FREC_4HZ[22]_GND_1_o_add_14_OUT> created at line 58.
    Found 22-bit adder for signal <CONT_FREC_8HZ[21]_GND_1_o_add_19_OUT> created at line 71.
    Found 16-bit adder for signal <CONT_FREC_440[15]_GND_1_o_add_24_OUT> created at line 84.
    Found 5-bit adder for signal <CONTADOR[4]_GND_1_o_add_30_OUT> created at line 99.
    Found 3-bit adder for signal <CONTADOR_DISP[2]_GND_1_o_add_49_OUT> created at line 187.
    Found 3-bit adder for signal <CONTADOR_COLS[2]_GND_1_o_add_55_OUT> created at line 193.
    Found 32x14-bit Read Only RAM for signal <_n0187>
    Found 8x72-bit Read Only RAM for signal <_n0196>
    Found 1-bit 4-to-1 multiplexer for signal <VELOCIDAD_NS[1]_LA_Mux_44_o> created at line 171.
    Found 1-bit 4-to-1 multiplexer for signal <VELOCIDAD_NS[1]_FREC_8HZ_Mux_45_o> created at line 171.
    Found 8-bit 8-to-1 multiplexer for signal <CONTADOR_DISP[2]_CONTADOR_COLS[2]_wide_mux_76_OUT> created at line 200.
    Summary:
	inferred   2 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 146 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <SEMAFOROS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x14-bit single-port Read Only RAM                   : 1
 8x72-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 9
 16-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SEMAFOROS>.
The following registers are absorbed into counter <CONT_FREC_1HZ>: 1 register on signal <CONT_FREC_1HZ>.
The following registers are absorbed into counter <CONT_FREC_4HZ>: 1 register on signal <CONT_FREC_4HZ>.
The following registers are absorbed into counter <CONT_FREC_2HZ>: 1 register on signal <CONT_FREC_2HZ>.
The following registers are absorbed into counter <CONT_FREC_8HZ>: 1 register on signal <CONT_FREC_8HZ>.
The following registers are absorbed into counter <CONT_FREC_440>: 1 register on signal <CONT_FREC_440>.
The following registers are absorbed into counter <CONTADOR_DISP>: 1 register on signal <CONTADOR_DISP>.
The following registers are absorbed into counter <CONTADOR>: 1 register on signal <CONTADOR>.
The following registers are absorbed into counter <CONTADOR_COLS>: 1 register on signal <CONTADOR_COLS>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0187> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CONTADOR>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0196> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 72-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CONTADOR_COLS> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SEMAFOROS> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x14-bit single-port distributed Read Only RAM       : 1
 8x72-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 8
 16-bit up counter                                     : 1
 22-bit up counter                                     : 1
 23-bit up counter                                     : 1
 24-bit up counter                                     : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SEMAFOROS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SEMAFOROS, actual ratio is 3.
FlipFlop LED_FILS_7 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <SEMAFOROS> :
	Found 2-bit shift register for signal <V_CC_OBUF>.
Unit <SEMAFOROS> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SEMAFOROS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 506
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 105
#      LUT2                        : 20
#      LUT3                        : 12
#      LUT4                        : 5
#      LUT5                        : 83
#      LUT6                        : 56
#      MUXCY                       : 105
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 146
#      FD                          : 134
#      FDE                         : 1
#      FDR                         : 11
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 1
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             130  out of  11440     1%  
 Number of Slice LUTs:                  290  out of   5720     5%  
    Number used as Logic:               289  out of   5720     5%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    291
   Number with an unused Flip Flop:     161  out of    291    55%  
   Number with an unused LUT:             1  out of    291     0%  
   Number of fully used LUT-FF pairs:   129  out of    291    44%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    160    16%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 136   |
FREC_1HZ                           | NONE(CONTADOR_0)       | 5     |
VEL_DISP                           | NONE(CONTADOR_DISP_0)  | 3     |
LA                                 | NONE(CONTADOR_COLS_0)  | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.554ns (Maximum Frequency: 219.587MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 5.957ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.554ns (frequency: 219.587MHz)
  Total number of paths / destination ports: 3885 / 118
-------------------------------------------------------------------------
Delay:               4.554ns (Levels of Logic = 3)
  Source:            CONT_FREC_440_12 (FF)
  Destination:       CONT_FREC_440_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CONT_FREC_440_12 to CONT_FREC_440_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  CONT_FREC_440_12 (CONT_FREC_440_12)
     LUT6:I0->O            2   0.254   0.834  CONT_FREC_440[15]_PWR_1_o_equal_24_o<15>4_SW0 (N0)
     LUT6:I4->O           16   0.250   1.182  CONT_FREC_440[15]_PWR_1_o_equal_24_o<15>4 (CONT_FREC_440[15]_PWR_1_o_equal_24_o)
     LUT2:I1->O            1   0.254   0.000  CONT_FREC_440_0_rstpot (CONT_FREC_440_0_rstpot)
     FD:D                      0.074          CONT_FREC_440_0
    ----------------------------------------
    Total                      4.554ns (1.357ns logic, 3.197ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FREC_1HZ'
  Clock period: 3.606ns (frequency: 277.316MHz)
  Total number of paths / destination ports: 40 / 10
-------------------------------------------------------------------------
Delay:               3.606ns (Levels of Logic = 1)
  Source:            CONTADOR_3 (FF)
  Destination:       CONTADOR_0 (FF)
  Source Clock:      FREC_1HZ rising
  Destination Clock: FREC_1HZ rising

  Data Path: CONTADOR_3 to CONTADOR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.528  CONTADOR_3 (CONTADOR_3)
     LUT5:I0->O            5   0.254   0.840  CONTADOR_RESET<4>1 (CONTADOR_RESET)
     FDR:R                     0.459          CONTADOR_0
    ----------------------------------------
    Total                      3.606ns (1.238ns logic, 2.368ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VEL_DISP'
  Clock period: 2.603ns (frequency: 384.172MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.603ns (Levels of Logic = 1)
  Source:            CONTADOR_DISP_0 (FF)
  Destination:       CONTADOR_DISP_0 (FF)
  Source Clock:      VEL_DISP rising
  Destination Clock: VEL_DISP rising

  Data Path: CONTADOR_DISP_0 to CONTADOR_DISP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.068  CONTADOR_DISP_0 (CONTADOR_DISP_0)
     INV:I->O              1   0.255   0.681  Mcount_CONTADOR_DISP_xor<0>11_INV_0 (Mcount_CONTADOR_DISP)
     FDR:D                     0.074          CONTADOR_DISP_0
    ----------------------------------------
    Total                      2.603ns (0.854ns logic, 1.749ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LA'
  Clock period: 3.473ns (frequency: 287.935MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.473ns (Levels of Logic = 1)
  Source:            CONTADOR_COLS_2 (FF)
  Destination:       CONTADOR_COLS_0 (FF)
  Source Clock:      LA rising
  Destination Clock: LA rising

  Data Path: CONTADOR_COLS_2 to CONTADOR_COLS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.525   1.489  CONTADOR_COLS_2 (CONTADOR_COLS_2)
     LUT3:I0->O            3   0.235   0.765  CONTADOR_COLS[2]_PWR_1_o_equal_55_o<2>1 (CONTADOR_COLS[2]_PWR_1_o_equal_55_o)
     FDR:R                     0.459          CONTADOR_COLS_0
    ----------------------------------------
    Total                      3.473ns (1.219ns logic, 2.254ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            FOTORES (PAD)
  Destination:       NOCHE (FF)
  Destination Clock: CLK rising

  Data Path: FOTORES to NOCHE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  FOTORES_IBUF (FOTORES_IBUF)
     FD:D                      0.074          NOCHE
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.803ns (Levels of Logic = 2)
  Source:            NOCHE (FF)
  Destination:       SEMAFORO_EO<2> (PAD)
  Source Clock:      CLK rising

  Data Path: NOCHE to SEMAFORO_EO<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.525   1.431  NOCHE (NOCHE)
     LUT6:I0->O            1   0.254   0.681  Mmux_SEMAFORO_EO31 (SEMAFORO_EO_2_OBUF)
     OBUF:I->O                 2.912          SEMAFORO_EO_2_OBUF (SEMAFORO_EO<2>)
    ----------------------------------------
    Total                      5.803ns (3.691ns logic, 2.112ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FREC_1HZ'
  Total number of paths / destination ports: 27 / 6
-------------------------------------------------------------------------
Offset:              5.957ns (Levels of Logic = 2)
  Source:            CONTADOR_0 (FF)
  Destination:       SEMAFORO_NS<2> (PAD)
  Source Clock:      FREC_1HZ rising

  Data Path: CONTADOR_0 to SEMAFORO_NS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.585  CONTADOR_0 (CONTADOR_0)
     LUT6:I1->O            1   0.254   0.681  Mmux_SEMAFORO_NS31 (SEMAFORO_NS_2_OBUF)
     OBUF:I->O                 2.912          SEMAFORO_NS_2_OBUF (SEMAFORO_NS<2>)
    ----------------------------------------
    Total                      5.957ns (3.691ns logic, 2.266ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.554|         |         |         |
FREC_1HZ       |    3.421|         |         |         |
LA             |    3.628|         |         |         |
VEL_DISP       |    3.436|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FREC_1HZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FREC_1HZ       |    3.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LA             |    3.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VEL_DISP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.979|         |         |         |
FREC_1HZ       |    3.560|         |         |         |
VEL_DISP       |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 23.47 secs
 
--> 


Total memory usage is 387432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

