-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4b/841621 Production Release                     
-- Build Date:               Thu Oct 24 17:20:07 PDT 2019                        
                                                                                 
-- Generated by:             billyk@cad.eecs.harvard.edu                         
-- Generated date:           Fri Apr 17 23:29:53 EDT 2020                        

Solution Settings: SysTop.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../../../cmod/lab3/SysTop/SysTop.h
      $MGC_HOME/shared/include/systemc.h
        $MGC_HOME/shared/include/systemc
          $MGC_HOME/shared/include/sysc/kernel/sc_cmnhdr.h
          $MGC_HOME/shared/include/sysc/kernel/sc_externs.h
          $MGC_HOME/shared/include/sysc/kernel/sc_except.h
          $MGC_HOME/shared/include/sysc/kernel/sc_module.h
            $MGC_HOME/shared/include/sysc/kernel/sc_kernel_ids.h
              $MGC_HOME/shared/include/sysc/utils/sc_report.h
                $MGC_HOME/shared/include/sysc/utils/sc_report_handler.h
            $MGC_HOME/shared/include/sysc/kernel/sc_process.h
              $MGC_HOME/shared/include/sysc/utils/sc_iostream.h
              $MGC_HOME/shared/include/sysc/kernel/sc_constants.h
              $MGC_HOME/shared/include/sysc/kernel/sc_object.h
                $MGC_HOME/shared/include/sysc/kernel/sc_attribute.h
              $MGC_HOME/shared/include/sysc/kernel/sc_reset.h
                $MGC_HOME/shared/include/sysc/communication/sc_writer_policy.h
              $MGC_HOME/shared/include/sysc/communication/sc_export.h
                $MGC_HOME/shared/include/sysc/communication/sc_communication_ids.h
                $MGC_HOME/shared/include/sysc/communication/sc_interface.h
            $MGC_HOME/shared/include/sysc/kernel/sc_module_name.h
            $MGC_HOME/shared/include/sysc/kernel/sc_sensitive.h
            $MGC_HOME/shared/include/sysc/kernel/sc_time.h
              $MGC_HOME/shared/include/sysc/datatypes/int/sc_nbdefs.h
                $MGC_HOME/shared/include/sysc/utils/sc_string.h
              $MGC_HOME/shared/include/sysc/datatypes/fx/scfx_ieee.h
                $MGC_HOME/shared/include/sysc/datatypes/fx/sc_fxdefs.h
                  $MGC_HOME/shared/include/sysc/utils/sc_machine.h
                    $MGC_HOME/shared/include/sysc/packages/boost/detail/endian.hpp
                  $MGC_HOME/shared/include/sysc/datatypes/fx/sc_fx_ids.h
                  $MGC_HOME/shared/include/sysc/datatypes/int/sc_nbutils.h
                    $MGC_HOME/shared/include/sysc/datatypes/bit/sc_bit_ids.h
                    $MGC_HOME/shared/include/sysc/datatypes/int/sc_int_ids.h
            $MGC_HOME/shared/include/sysc/kernel/sc_wait.h
              $MGC_HOME/shared/include/sysc/kernel/sc_simcontext.h
                $MGC_HOME/shared/include/sysc/utils/sc_hash.h
                $MGC_HOME/shared/include/sysc/utils/sc_pq.h
            $MGC_HOME/shared/include/sysc/kernel/sc_wait_cthread.h
              $MGC_HOME/shared/include/sysc/datatypes/bit/sc_logic.h
                $MGC_HOME/shared/include/sysc/kernel/sc_macros.h
                $MGC_HOME/shared/include/sysc/utils/sc_mempool.h
                $MGC_HOME/shared/include/sysc/datatypes/bit/sc_bit.h
              $MGC_HOME/shared/include/sysc/communication/sc_signal_ifs.h
            $MGC_HOME/shared/include/sysc/kernel/sc_process_handle.h
              $MGC_HOME/shared/include/sysc/kernel/sc_module.h
            $MGC_HOME/shared/include/sysc/utils/sc_list.h
          $MGC_HOME/shared/include/sysc/kernel/sc_ver.h
          $MGC_HOME/shared/include/sysc/communication/sc_buffer.h
            $MGC_HOME/shared/include/sysc/communication/sc_signal.h
              $MGC_HOME/shared/include/sysc/communication/sc_port.h
                $MGC_HOME/shared/include/sysc/kernel/sc_event.h
              $MGC_HOME/shared/include/sysc/communication/sc_prim_channel.h
              $MGC_HOME/shared/include/sysc/tracing/sc_trace.h
          $MGC_HOME/shared/include/sysc/communication/sc_clock.h
          $MGC_HOME/shared/include/sysc/communication/sc_clock_ports.h
            $MGC_HOME/shared/include/sysc/communication/sc_signal_ports.h
              $MGC_HOME/shared/include/sysc/communication/sc_event_finder.h
          $MGC_HOME/shared/include/sysc/communication/sc_event_queue.h
          $MGC_HOME/shared/include/sysc/communication/sc_fifo.h
            $MGC_HOME/shared/include/sysc/communication/sc_fifo_ifs.h
          $MGC_HOME/shared/include/sysc/communication/sc_fifo_ports.h
          $MGC_HOME/shared/include/sysc/communication/sc_mutex.h
            $MGC_HOME/shared/include/sysc/communication/sc_mutex_if.h
          $MGC_HOME/shared/include/sysc/communication/sc_semaphore.h
            $MGC_HOME/shared/include/sysc/communication/sc_semaphore_if.h
          $MGC_HOME/shared/include/sysc/communication/sc_signal_resolved.h
          $MGC_HOME/shared/include/sysc/communication/sc_signal_resolved_ports.h
          $MGC_HOME/shared/include/sysc/communication/sc_signal_rv.h
            $MGC_HOME/shared/include/sysc/datatypes/bit/sc_lv.h
              $MGC_HOME/shared/include/sysc/datatypes/bit/sc_lv_base.h
                $MGC_HOME/shared/include/sysc/datatypes/bit/sc_bv_base.h
                  $MGC_HOME/shared/include/sysc/datatypes/bit/sc_bit_proxies.h
                    $MGC_HOME/shared/include/sysc/datatypes/bit/sc_proxy.h
                      $MGC_HOME/shared/include/sysc/datatypes/int/sc_signed.h
                        $MGC_HOME/shared/include/sysc/datatypes/misc/sc_value_base.h
                        $MGC_HOME/shared/include/sysc/utils/sc_temporary.h
                        $MGC_HOME/shared/include/sysc/datatypes/int/sc_length_param.h
                          $MGC_HOME/shared/include/sysc/datatypes/fx/sc_context.h
                        $MGC_HOME/shared/include/sysc/datatypes/int/sc_nbexterns.h
                        $MGC_HOME/shared/include/sysc/datatypes/int/sc_unsigned.h
                      $MGC_HOME/shared/include/sysc/datatypes/int/sc_int_base.h
                        $MGC_HOME/shared/include/sysc/datatypes/int/sc_uint_base.h
          $MGC_HOME/shared/include/sysc/communication/sc_signal_rv_ports.h
          $MGC_HOME/shared/include/sysc/datatypes/bit/sc_bv.h
          $MGC_HOME/shared/include/sysc/datatypes/int/sc_bigint.h
          $MGC_HOME/shared/include/sysc/datatypes/int/sc_biguint.h
          $MGC_HOME/shared/include/sysc/datatypes/int/sc_int.h
          $MGC_HOME/shared/include/sysc/datatypes/int/sc_uint.h
          $MGC_HOME/shared/include/sysc/datatypes/misc/sc_concatref.h
          $MGC_HOME/shared/include/sysc/tracing/sc_vcd_trace.h
          $MGC_HOME/shared/include/sysc/tracing/sc_wif_trace.h
          $MGC_HOME/shared/include/sysc/utils/sc_utils_ids.h
          $MGC_HOME/shared/include/sysc/utils/sc_pvector.h
          $MGC_HOME/shared/include/sysc/utils/sc_vector.h
            $MGC_HOME/shared/include/sysc/packages/boost/config.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/user.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/select_compiler_config.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/compiler/gcc.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/select_stdlib_config.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/stdlib/libstdcpp3.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/select_platform_config.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/platform/linux.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/config/posix_features.hpp
              $MGC_HOME/shared/include/sysc/packages/boost/config/suffix.hpp
            $MGC_HOME/shared/include/sysc/packages/boost/utility/enable_if.hpp
          $MGC_HOME/shared/include/sysc/kernel/sc_dynamic_processes.h
            $MGC_HOME/shared/include/sysc/kernel/sc_spawn.h
              $MGC_HOME/shared/include/sysc/kernel/sc_spawn_options.h
            $MGC_HOME/shared/include/sysc/kernel/sc_join.h
            $MGC_HOME/shared/include/sysc/kernel/sc_boost.h
              $MGC_HOME/shared/include/sysc/packages/boost/bind.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/ref.hpp
                  $MGC_HOME/shared/include/sysc/packages/boost/utility/addressof.hpp
                    $MGC_HOME/shared/include/sysc/packages/boost/detail/workaround.hpp
                  $MGC_HOME/shared/include/sysc/packages/boost/mpl/bool.hpp
                    $MGC_HOME/shared/include/sysc/packages/boost/mpl/bool_fwd.hpp
                      $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/adl_barrier.hpp
                        $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/adl.hpp
                          $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/msvc.hpp
                          $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/intel.hpp
                          $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/gcc.hpp
                          $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/workaround.hpp
                    $MGC_HOME/shared/include/sysc/packages/boost/mpl/integral_c_tag.hpp
                      $MGC_HOME/shared/include/sysc/packages/boost/mpl/aux_/config/static_constant.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/mem_fn.hpp
                  $MGC_HOME/shared/include/sysc/packages/boost/get_pointer.hpp
                  $MGC_HOME/shared/include/sysc/packages/boost/bind/mem_fn_template.hpp
                  $MGC_HOME/shared/include/sysc/packages/boost/bind/mem_fn_cc.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/type.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/bind/arg.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/bind/bind_template.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/bind/bind_cc.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/bind/bind_mf_cc.hpp
                $MGC_HOME/shared/include/sysc/packages/boost/bind/placeholders.hpp
      $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_int.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_marshaller.h
          $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_connections_utils.h
            $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_assert.h
              $PROJECT_HOME/../../../matchlib/cmod/include/hls_globals.h
              $MGC_HOME/shared/include/ac_assert.h
          $PROJECT_HOME/../../../matchlib/connections/include/connections/marshaller.h
            $MGC_HOME/shared/include/ccs_types.h
              $MGC_HOME/shared/include/tlm.h
                $MGC_HOME/shared/include/tlm
                  $MGC_HOME/shared/include/systemc
                  $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_version.h
                  $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_analysis.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_write_if.h
                      $MGC_HOME/shared/include/systemc
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_analysis_if.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_analysis_triple.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_analysis_port.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_analysis/tlm_analysis_fifo.h
                      $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/tlm_fifo.h
                        $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_1_interfaces/tlm_fifo_ifs.h
                          $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_1_interfaces/tlm_core_ifs.h
                            $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_1_interfaces/tlm_tag.h
                        $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/circular_buffer.h
                        $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/tlm_fifo_put_get.h
                        $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/tlm_fifo_peek.h
                        $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/tlm_fifo_resize.h
                  $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_req_rsp.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_1_interfaces/tlm_master_slave_ifs.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_req_rsp_channels/tlm_req_rsp_channels.h
                      $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_adapters/tlm_adapters.h
                      $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_req_rsp_channels/tlm_put_get_imp.h
                    $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_ports/tlm_nonblocking_port.h
                      $MGC_HOME/shared/include/tlm_core/tlm_1/tlm_req_rsp/tlm_ports/tlm_event_finder.h
                  $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_2_interfaces/tlm_2_interfaces.h
                    $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_2_interfaces/tlm_dmi.h
                      $MGC_HOME/shared/include/systemc
                    $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_2_interfaces/tlm_fw_bw_ifs.h
                      $MGC_HOME/shared/include/systemc
                      $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_generic_payload.h
                        $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_helpers.h
                        $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_phase.h
                        $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_gp.h
                          $MGC_HOME/shared/include/systemc
                          $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_array.h
                            $MGC_HOME/shared/include/systemc
                        $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_generic_payload/tlm_endian_conv.h
                          $MGC_HOME/shared/include/systemc
                  $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_sockets/tlm_sockets.h
                    $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_sockets/tlm_initiator_socket.h
                    $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_sockets/tlm_target_socket.h
                  $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_quantum/tlm_quantum.h
                    $MGC_HOME/shared/include/tlm_core/tlm_2/tlm_quantum/tlm_global_quantum.h
                      $MGC_HOME/shared/include/systemc
              $MGC_HOME/shared/include/ac_sc.h
                $MGC_HOME/shared/include/ac_complex.h
                  $MGC_HOME/shared/include/ac_float.h
                    $MGC_HOME/shared/include/ac_fixed.h
                      $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/mc_typeconv.h
                $MGC_HOME/shared/include/mc_container_types.h
            $MGC_HOME/shared/include/ccs_p2p.h
              $MGC_HOME/shared/include/ccs_p2p/ccs_p2p_wire.h
              $MGC_HOME/shared/include/ccs_p2p/ccs_p2p_valid.h
              $MGC_HOME/shared/include/ccs_p2p/ccs_p2p_fifo.h
              $MGC_HOME/shared/include/ccs_p2p/ccs_p2p_sync.h
              $MGC_HOME/shared/include/ccs_p2p/ccs_p2p_event.h
            $PROJECT_HOME/../../../matchlib/connections/include/connections/connections_utils.h
              $MGC_HOME/shared/include/systemc
              $MGC_HOME/shared/include/ac_assert.h
            $PROJECT_HOME/../../../matchlib/connections/include/connections/message.h
      $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_connections.h
        $PROJECT_HOME/../../../matchlib/connections/include/connections/connections.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_packet.h
          $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_types.h
          $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_message.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_module.h
          $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_trace.h
        $PROJECT_HOME/../../../matchlib/cmod/include/fifo.h
          $PROJECT_HOME/../../../matchlib/cmod/include/mem_array.h
            $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_array.h
            $PROJECT_HOME/../../../matchlib/cmod/include/TypeToBits.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_connections_buffered_ports.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_connections_network.h
          $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_connections.h
      $PROJECT_HOME/../../../cmod/lab3/SysPE/SysPE.h
      $PROJECT_HOME/../../../cmod/lab3/SysArray/SysArray.h
      $PROJECT_HOME/../../../cmod/lab3/SysTop/InputSetup.h
        $PROJECT_HOME/../../../matchlib/cmod/include/nvhls_vector.h
          $PROJECT_HOME/../../../matchlib/cmod/include/hls_globals.h
        $PROJECT_HOME/../../../matchlib/cmod/include/ArbitratedScratchpad.h
          $PROJECT_HOME/../../../matchlib/cmod/include/Arbiter.h
          $PROJECT_HOME/../../../matchlib/cmod/include/arbitrated_crossbar.h
            $PROJECT_HOME/../../../matchlib/cmod/include/one_hot_to_bin.h
            $PROJECT_HOME/../../../matchlib/cmod/include/hls_globals.h
          $PROJECT_HOME/../../../matchlib/cmod/include/ArbitratedScratchpad/ArbitratedScratchpadTypes.h
            $PROJECT_HOME/../../../matchlib/cmod/include/comptrees.h
          $PROJECT_HOME/../../../matchlib/cmod/include/crossbar.h
    $PROJECT_HOME/../../../cmod/lab3/SysTop/testbench.cpp
  
  Processes/Blocks in Design
    Process                       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------------------- ----------------------- ------- ---------- ------------ -- --------
    /SysTop/InputSetup/MemoryRun                     1288       3          1            1  0          
    /SysTop/InputSetup/ReadReqRun                     149       0        261            1  0        ? 
    /SysTop/InputSetup/ReadRspRun                       9       0          1            1  0          
    /SysTop/SysPE/PERun                                18       3          1            1  0          
    /SysTop/SysArray/WeightOutRun                       8       0          1            1  0          
    /SysTop/SysArray/ActOutRun                          8       0          1            1  0          
    /SysTop/SysArray/AccumInRun                         8       0          1            1  0          
    Design Total:                                    1488       6          1            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                                                                                                                                                                 Area Score Area(Combinational)   AreaSeq Delay Post Alloc Post Assign 
    ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ ---------- ------------------- --------- ----- ---------- -----------
    [Lib: VIRTUAL]                                                                                                                                                                                                                                       
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-1:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-2:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-3:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-4:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-5:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-6:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-7:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    VIRTUAL.mem_inst.request_xbar.xbar:for#3-8:Arbiter<8U,Roundrobin>::pick:if#1:wrs(Arbiter<8U,Roundrobin>::pick:unrolled_choice,Arbiter<8U,Roundrobin>::pick:first_one_idx*1)(0)    120.058               0.000     0.000 0.105          1           0 
    [Lib: cluster]                                                                                                                                                                                                                                       
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_31ec8cab963b6f5e97b0c13f1550d1c18e15(246)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_694dcb83f2aefc5cd19d731ef7b159598485(250)                                                                            720.190               0.000     0.000 0.090          1           1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_6d01a7417bfbe5463c65573f0d893d1a73e5(248)                                                                           1749.086               0.000     0.000 0.114          1           1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_a25023c05ca59912d81479e03633279876b3(251)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(150)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(151)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(152)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(153)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(154)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(155)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(156)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23(157)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(101)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(109)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(117)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(125)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(133)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(141)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(149)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(78)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(79)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(80)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(81)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(82)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(83)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(84)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(85)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f(93)                                                                              21.800               0.000     0.000 0.090          1           1 
    Connections__InBlocking_InputSetup__StartType_Connections_--_5b702d3f41a65f0c5ddd48c1b46b684e599a(249)                                                                             35.400               0.000     0.000 0.114          1           1 
    Connections__InBlocking_InputSetup__WriteReq_Connections__--_749f9cf99c5bf2b4f3e6a99e1ab903e16fa4(247)                                                                             21.800               0.000     0.000 0.090          1           1 
    Connections__InBlocking_SysPE__AccumType_Connections__SYN_--_4a7ec6e3fe4ffbb969ad629169aa89296115(15)                                                                              21.800               0.000     0.000 0.090          1          64 
    Connections__InBlocking_SysPE__InputType_Connections__SYN_--_e193af7db87ccc7c76c47c5f56a822956142(12)                                                                              21.800               0.000     0.000 0.090          1          64 
    Connections__InBlocking_SysPE__InputType_Connections__SYN_--_e193af7db87ccc7c76c47c5f56a822956142(14)                                                                              21.800               0.000     0.000 0.090          1          64 
    Connections__OutBlocking_SysPE__AccumType_Connections__SYN--_de4c7379377cdb6e2c90db418c7269105beb(17)                                                                             348.596               0.000     0.000 0.114          1          64 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(16)                                                                             115.799               0.000     0.000 0.114          1          64 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(252)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(253)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(254)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(255)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(256)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(257)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(258)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed(259)                                                                            115.799               0.000     0.000 0.114          1           1 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_5dae02d221f0ccc24d0c32e5e6e169c96300(13)                                                                             118.599               0.000     0.000 0.090          1          64 
    [Lib: mgc_sample-065nm-dw_beh_dc]                                                                                                                                                                                                                    
    mgc_add(2,0,1,1,3,4)                                                                                                                                                               19.374               0.000     0.000 0.123          1           0 
    mgc_add(3,0,3,0,3,3)                                                                                                                                                               44.370              79.070     0.000 0.129          1           0 
    mgc_add(3,0,3,1,4,4)                                                                                                                                                               27.646               0.000     0.000 0.182          1           0 
    mgc_add(32,0,16,1,32,2)                                                                                                                                                           494.135             478.600     0.000 0.616          1          64 
    mgc_add(4,0,1,1,4,4)                                                                                                                                                               36.298               2.411     0.000 0.247          0           1 
    mgc_add(4,0,1,1,5,4)                                                                                                                                                               36.298               0.000     0.000 0.247          0           1 
    mgc_add(4,0,3,0,4,4)                                                                                                                                                               30.762               7.980     0.000 0.229          1           0 
    mgc_add(4,0,3,1,4,4)                                                                                                                                                               36.108              15.613     0.000 0.244          2           0 
    mgc_add(4,0,4,1,4,4)                                                                                                                                                               36.013              19.491     0.000 0.243          0           1 
    mgc_add(4,1,3,0,4,4)                                                                                                                                                               33.426               1.880     0.000 0.272          0           1 
    mgc_add(5,0,3,1,5,4)                                                                                                                                                               44.570              23.661     0.000 0.305          0           2 
    mgc_add(5,0,4,1,5,2)                                                                                                                                                               86.119             122.745     0.000 0.159          7           0 
    mgc_add(5,0,4,1,5,4)                                                                                                                                                               44.476              27.961     0.000 0.304          0           2 
    mgc_add(6,0,4,1,7,4)                                                                                                                                                               52.938              19.070     0.000 0.365          1           0 
    mgc_add(6,0,6,0,6,3)                                                                                                                                                               85.493             101.724     0.000 0.232          1           0 
    mgc_add(6,0,6,0,6,4)                                                                                                                                                               49.445              27.797     0.000 0.358          0           1 
    mgc_add(7,0,3,0,8,4)                                                                                                                                                               49.849               4.547     0.000 0.362          0           1 
    mgc_add(7,0,6,0,8,4)                                                                                                                                                               55.807              16.202     0.000 0.402          6           1 
    mgc_add(7,0,7,0,7,2)                                                                                                                                                              106.734             131.222     0.000 0.189          2           0 
    mgc_add(7,0,7,0,7,4)                                                                                                                                                               57.793              36.439     0.000 0.417          0           2 
    mgc_add(7,0,7,1,8,3)                                                                                                                                                              110.090             115.782     0.000 0.257          1           0 
    mgc_add(7,0,7,1,8,4)                                                                                                                                                               61.116              41.856     0.000 0.423          3           2 
    mgc_add(8,0,8,0,8,2)                                                                                                                                                              122.038             140.147     0.000 0.207          3           0 
    mgc_add(8,0,8,0,8,4)                                                                                                                                                               66.142              45.363     0.000 0.476          0           3 
    mgc_add(8,0,8,1,9,3)                                                                                                                                                              122.836             131.753     0.000 0.287          1           0 
    mgc_add(8,0,8,1,9,4)                                                                                                                                                               69.483              57.826     0.000 0.483          1           1 
    mgc_and(1,2,4)                                                                                                                                                                      2.400               0.000     0.000 0.024          0        2142 
    mgc_and(1,3,4)                                                                                                                                                                      2.800               0.000     0.000 0.047          0         349 
    mgc_and(1,4,4)                                                                                                                                                                      3.200               0.000     0.000 0.060          0          36 
    mgc_and(1,5,4)                                                                                                                                                                      4.200               0.062     0.000 0.070          0           8 
    mgc_and(1,6,4)                                                                                                                                                                      5.200               1.320     0.000 0.077          0           1 
    mgc_and(1,7,4)                                                                                                                                                                      6.200               2.657     0.000 0.083          0           8 
    mgc_and(1,8,4)                                                                                                                                                                      7.200               4.053     0.000 0.088          0           1 
    mgc_and(2,2,4)                                                                                                                                                                      4.800               0.347     0.000 0.024          5           4 
    mgc_and(2,3,4)                                                                                                                                                                      5.600               2.465     0.000 0.047          0           1 
    mgc_and(3,2,4)                                                                                                                                                                      7.200               3.378     0.000 0.024         21          20 
    mgc_and(4,2,4)                                                                                                                                                                      9.600               6.429     0.000 0.024          3           2 
    mgc_and(5,2,4)                                                                                                                                                                     12.000               9.499     0.000 0.024         14           2 
    mgc_and(7,2,4)                                                                                                                                                                     16.800              15.695     0.000 0.024         16           1 
    mgc_and(8,2,4)                                                                                                                                                                     19.200              18.822     0.000 0.024         16           8 
    mgc_mul(8,1,8,1,16,2)                                                                                                                                                             700.914             703.473     0.000 0.592          1           0 
    mgc_mul(8,1,8,1,16,4)                                                                                                                                                             540.014             641.878     0.000 0.997          0          64 
    mgc_mux(1,1,2,3)                                                                                                                                                                    3.990               1.619     0.000 0.032        286         567 
    mgc_mux(1,3,8,4)                                                                                                                                                                   17.524              36.720     0.000 0.137         16          16 
    mgc_mux(2,1,2,3)                                                                                                                                                                    7.981               3.140     0.000 0.035          9          10 
    mgc_mux(3,1,2,3)                                                                                                                                                                   11.971               6.076     0.000 0.038         18          10 
    mgc_mux(3,3,8,4)                                                                                                                                                                   52.572              67.398     0.000 0.162          8           8 
    mgc_mux(32,1,2,3)                                                                                                                                                                 127.691             137.345     0.000 0.144          1         128 
    mgc_mux(4,1,2,3)                                                                                                                                                                   15.961               9.590     0.000 0.040          1           4 
    mgc_mux(5,1,2,3)                                                                                                                                                                   19.952              13.421     0.000 0.043          9          12 
    mgc_mux(5,3,8,4)                                                                                                                                                                   87.620             100.964     0.000 0.188          8           8 
    mgc_mux(6,1,2,3)                                                                                                                                                                   23.942              17.453     0.000 0.046          0           1 
    mgc_mux(64,1,2,3)                                                                                                                                                                 255.382             291.623     0.000 0.167          0           4 
    mgc_mux(7,1,2,3)                                                                                                                                                                   27.932              21.623     0.000 0.049          9           2 
    mgc_mux(8,1,2,3)                                                                                                                                                                   31.923              25.894     0.000 0.052         18         283 
    mgc_mux(8,3,8,4)                                                                                                                                                                  140.192             152.769     0.000 0.225         16          16 
    mgc_mux1hot(1,3,3)                                                                                                                                                                  6.023               0.000     0.000 0.082          0           2 
    mgc_mux1hot(1,4,3)                                                                                                                                                                  8.143               0.000     0.000 0.089          0           8 
    mgc_mux1hot(1,7,3)                                                                                                                                                                 14.503               0.000     0.000 0.101          0           8 
    mgc_mux1hot(2,3,3)                                                                                                                                                                 12.046               0.000     0.000 0.082          1           0 
    mgc_mux1hot(3,3,3)                                                                                                                                                                 18.069               0.754     0.000 0.082          0           1 
    mgc_mux1hot(3,6,3)                                                                                                                                                                 37.149              18.722     0.000 0.097          8           0 
    mgc_mux1hot(3,7,3)                                                                                                                                                                 43.508              25.694     0.000 0.101          0           8 
    mgc_mux1hot(4,3,3)                                                                                                                                                                 24.092              14.918     0.000 0.082          1           1 
    mgc_mux1hot(5,3,3)                                                                                                                                                                 30.115              25.956     0.000 0.082          3           0 
    mgc_nand(1,2,4)                                                                                                                                                                     1.600               0.000     0.000 0.009          0          73 
    mgc_nand(1,3,4)                                                                                                                                                                     2.200               0.000     0.000 0.033          0          16 
    mgc_nand(1,4,4)                                                                                                                                                                     2.800               0.000     0.000 0.046          0           7 
    mgc_nor(1,2,4)                                                                                                                                                                      1.600               0.000     0.000 0.023          0         816 
    mgc_nor(1,3,4)                                                                                                                                                                      3.200               1.737     0.000 0.048          0          86 
    mgc_nor(1,4,4)                                                                                                                                                                      4.800               4.702     0.000 0.063          0           4 
    mgc_nor(1,5,4)                                                                                                                                                                      6.000               5.862     0.000 0.074          0           4 
    mgc_nor(1,6,4)                                                                                                                                                                      7.200               6.079     0.000 0.082          0           1 
    mgc_nor(1,7,4)                                                                                                                                                                      8.400               5.811     0.000 0.089          0           3 
    mgc_not(1,2)                                                                                                                                                                        1.600               1.570     0.000 0.009          0           1 
    mgc_not(1,4)                                                                                                                                                                        1.200               0.858     0.000 0.011          0        1731 
    mgc_not(6,4)                                                                                                                                                                        7.200               7.232     0.000 0.011          0           3 
    mgc_not(7,4)                                                                                                                                                                        8.400               9.600     0.000 0.011          0           1 
    mgc_or(1,14,4)                                                                                                                                                                     15.600              10.828     0.000 0.111          0           3 
    mgc_or(1,2,4)                                                                                                                                                                       2.400               0.000     0.000 0.022          0         438 
    mgc_or(1,3,4)                                                                                                                                                                       3.400               0.000     0.000 0.046          0         228 
    mgc_or(1,4,4)                                                                                                                                                                       4.400               0.798     0.000 0.060          0          32 
    mgc_or(1,7,4)                                                                                                                                                                       8.000               2.814     0.000 0.084          0          16 
    mgc_or(1,8,4)                                                                                                                                                                       9.200               3.570     0.000 0.089          0          21 
    mgc_or(2,2,4)                                                                                                                                                                       4.800               1.095     0.000 0.022          0           1 
    mgc_or(3,2,4)                                                                                                                                                                       7.200               4.476     0.000 0.022          9           0 
    mgc_or(7,2,4)                                                                                                                                                                      16.800              18.209     0.000 0.022          8           0 
    mgc_reg_pos(1,1,0,0,0,0,0,4)                                                                                                                                                        9.700               1.197     0.000 0.090          0         595 
    mgc_reg_pos(1,1,0,0,0,1,1,4)                                                                                                                                                        9.700               1.197     0.000 0.090          0         598 
    mgc_reg_pos(3,1,0,0,0,1,1,4)                                                                                                                                                       29.100               1.200    13.219 0.090          0          16 
    mgc_reg_pos(32,1,0,0,0,0,0,4)                                                                                                                                                     310.396               1.210   302.132 0.090          0          64 
    mgc_reg_pos(32,1,0,0,0,1,1,4)                                                                                                                                                     310.396               1.210   302.132 0.090          0          64 
    mgc_reg_pos(5,1,0,0,0,0,0,4)                                                                                                                                                       48.499               1.202    36.788 0.090          0           1 
    mgc_reg_pos(6,1,0,0,0,1,1,4)                                                                                                                                                       58.199               1.203    47.806 0.090          0           1 
    mgc_reg_pos(64,1,0,0,0,0,0,4)                                                                                                                                                     620.792               1.215   600.812 0.090          0           2 
    mgc_reg_pos(64,1,0,0,0,1,1,4)                                                                                                                                                     620.792               1.215   600.812 0.090          0           4 
    mgc_reg_pos(7,1,0,0,0,1,1,4)                                                                                                                                                       67.899               1.203    58.529 0.090          0           2 
    mgc_reg_pos(8,1,0,0,0,0,0,4)                                                                                                                                                       77.599               1.204    69.036 0.090          0          65 
    mgc_reg_pos(8,1,0,0,0,1,0,4)                                                                                                                                                       77.599               1.204    69.036 0.090          0           8 
    mgc_reg_pos(8,1,0,0,0,1,1,4)                                                                                                                                                       77.599               1.204    69.036 0.090          0         202 
    mgc_shift_l(1,0,3,8,4)                                                                                                                                                             27.618              13.321     0.000 0.146          8           8 
    mgc_xor(1,2,4)                                                                                                                                                                      4.000               0.000     0.000 0.036          0           2 
    [Lib: ram_sample-065nm-singleport_beh_dc]                                                                                                                                                                                                            
    RAM(297,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(298,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(299,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(300,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(301,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(302,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(303,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM(304,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                                0.000               0.000     0.000 2.000          0           1 
    RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(298,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(299,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(300,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(303,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
    RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)                                                                                                                                      0.000               0.000     0.000 2.000          1           0 
                                                                                                                                                                                                                                                         
    TOTAL AREA (After Assignment):                                                                                                                                                 236449.074          108443.000 61676.000                              
    
  Area Scores
                        Post-Scheduling    Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ---------------- -----------------
    Total Area Score:   181247.7         173449.6          238045.1        
    Total Reg:           35870.1  (20%)   78520.8  (45%)    78443.2  (33%) 
                                                                           
    DataPath:           181247.7 (100%)  171937.6  (99%)   236449.1  (99%) 
      MUX:               18713.2  (10%)   35842.8  (21%)    33473.7  (14%) 
      FUNC:             125517.2  (69%)   47431.8  (28%)   112904.2  (48%) 
      LOGIC:              1147.2   (1%)   11510.2   (7%)    12996.0   (5%) 
      BUFFER:                0.0              0.0               0.0        
      MEM:                   0.0              0.0               0.0        
      ROM:                   0.0              0.0               0.0        
      REG:               35870.1  (20%)   77152.8  (45%)    77075.2  (33%) 
                                                                           
    
    FSM:                     0.0           1512.0   (1%)     1596.1   (1%) 
      FSM-REG:               0.0           1368.0  (90%)     1368.0  (86%) 
      FSM-COMB:              0.0            144.0  (10%)      228.1  (14%) 
                                                                           
    
  Register-to-Variable Mappings
    Register                                                                                                         Size(bits) Gated Register CG Opt Done Variables                                                                                                        
    ---------------------------------------------------------------------------------------------------------------- ---------- -------------- ----------- ----------------------------------------------------------------------------------------------------------------
    req_inter.PopNB():mioi.data_addr_rsc_z.bfwt                                                                              64         Y           Y      req_inter.PopNB():mioi.data_addr_rsc_z.bfwt                                                                      
    req_inter.PopNB():mioi.data_data_rsc_z.bfwt                                                                              64         Y           Y      req_inter.PopNB():mioi.data_data_rsc_z.bfwt                                                                      
    rsp_inter.PopNB():mioi.data_data_rsc_z.bfwt                                                                              64                            rsp_inter.PopNB():mioi.data_data_rsc_z.bfwt                                                                      
    while:req_reg.addr.sva.1                                                                                                 64         Y           Y      while:req_reg.addr.sva.1                                                                                         
    while:req_reg.data.sva.1                                                                                                 64         Y           Y      while:req_reg.data.sva.1                                                                                         
    write_req.PopNB():mioi.data_data_data_rsc_z.bfwt                                                                         64                            write_req.PopNB():mioi.data_data_data_rsc_z.bfwt                                                                 
    accum_in.PopNB():mioi.data_rsc_z.bfwt                                                                                    32                            accum_in.PopNB():mioi.data_rsc_z.bfwt                                                                            
    accum_reg.sva                                                                                                            32         Y           Y      accum_reg.sva                                                                                                    
    act_in.PopNB():mioi.data_rsc_z.bfwt                                                                                       8                            act_in.PopNB():mioi.data_rsc_z.bfwt                                                                              
    act_reg.sva                                                                                                               8         Y           Y      act_reg.sva                                                                                                      
    crossbar<InputSetup::InputType,8U,8U>:for-2:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-2:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-3:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-3:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-4:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-4:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-5:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-5:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-6:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-6:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-7:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-7:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    crossbar<InputSetup::InputType,8U,8U>:for-8:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1                      8         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for-8:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1             
    mem_inst.banks.bank.array_impl.data0:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data0:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data1:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data1:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data2:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data2:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data3:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data3:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data4:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data4:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data5:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data5:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data6:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data6:rsci.data_out_d.oreg                                                        
    mem_inst.banks.bank.array_impl.data7:rsci.data_out_d.oreg                                                                 8         Y           Y      mem_inst.banks.bank.array_impl.data7:rsci.data_out_d.oreg                                                        
    mem_inst.load_store:data_out(0).lpi#1.dfm#1                                                                               8         Y           Y      mem_inst.load_store:data_out(0).lpi#1.dfm#1                                                                      
    req_inter.PopNB():mioi.data_valids_rsc_z.bfwt                                                                             8         Y           Y      req_inter.PopNB():mioi.data_valids_rsc_z.bfwt                                                                    
    rsp_inter.PopNB():mioi.data_valids_rsc_z.bfwt                                                                             8                            rsp_inter.PopNB():mioi.data_valids_rsc_z.bfwt                                                                    
    weight_in.PopNB():mioi.data_rsc_z.bfwt                                                                                    8         Y           Y      weight_in.PopNB():mioi.data_rsc_z.bfwt                                                                           
    weight_reg.sva                                                                                                            8         Y           Y      weight_reg.sva                                                                                                   
                                                                                                                                                           weight_reg.sva.dfm.1                                                                                             
    while:req_reg.valids.sva.1                                                                                                8         Y           Y      while:req_reg.valids.sva.1                                                                                       
    operator-<33,true>:return(6:0).sva                                                                                        7         Y           Y      operator-<33,true>:return(6:0).sva                                                                               
    while:if:for:t(7:0).sva(6:0)                                                                                              7         Y                  while:if:for:t(7:0).sva(6:0)                                                                                     
    while:M.sva                                                                                                               6         Y                  while:M.sva                                                                                                      
    write_req.PopNB():mioi.data_index_rsc_z.bfwt                                                                              5                            write_req.PopNB():mioi.data_index_rsc_z.bfwt                                                                     
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.1                                                            3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.2                                                            3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.1                                                              3         Y                  crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.1                                                     
    crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.2                                                              3         Y           Y      crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.2                                                     
    MemoryRun.wten.reg                                                                                                        1                            MemoryRun.wten.reg                                                                                               
    PERun.wten.reg                                                                                                            1                            PERun.wten.reg                                                                                                   
    ReadRspRun.wten.reg                                                                                                       1                            ReadRspRun.wten.reg                                                                                              
    accum_in.PopNB():mioi.bcwt                                                                                                1                            accum_in.PopNB():mioi.bcwt                                                                                       
    accum_in.PopNB():mioi.return_rsc_z.bfwt                                                                                   1                            accum_in.PopNB():mioi.return_rsc_z.bfwt                                                                          
    accum_out.Push():mioi.bcwt                                                                                                1                            accum_out.Push():mioi.bcwt                                                                                       
    act_in.PopNB():mioi.bcwt                                                                                                  1                            act_in.PopNB():mioi.bcwt                                                                                         
    act_in.PopNB():mioi.return_rsc_z.bfwt                                                                                     1                            act_in.PopNB():mioi.return_rsc_z.bfwt                                                                            
    act_in_vec.Push()#1:mioi.bcwt                                                                                             1                            act_in_vec.Push()#1:mioi.bcwt                                                                                    
    act_in_vec.Push()#2:mioi.bcwt                                                                                             1                            act_in_vec.Push()#2:mioi.bcwt                                                                                    
    act_in_vec.Push()#3:mioi.bcwt                                                                                             1                            act_in_vec.Push()#3:mioi.bcwt                                                                                    
    act_in_vec.Push()#4:mioi.bcwt                                                                                             1                            act_in_vec.Push()#4:mioi.bcwt                                                                                    
    act_in_vec.Push()#5:mioi.bcwt                                                                                             1                            act_in_vec.Push()#5:mioi.bcwt                                                                                    
    act_in_vec.Push()#6:mioi.bcwt                                                                                             1                            act_in_vec.Push()#6:mioi.bcwt                                                                                    
    act_in_vec.Push()#7:mioi.bcwt                                                                                             1                            act_in_vec.Push()#7:mioi.bcwt                                                                                    
    act_in_vec.Push():mioi.bcwt                                                                                               1                            act_in_vec.Push():mioi.bcwt                                                                                      
    act_out.Push():mioi.bcwt                                                                                                  1                            act_out.Push():mioi.bcwt                                                                                         
    crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1                                                                    1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1                                                           
                                                                                                                                                           crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm#1.1                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm#1.2                                                            1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm#1.2                                                   
    crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1                                                                1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1                                                       
    crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1.2                                                              1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1.2                                                     
    crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm.2                                                                1         Y           Y      crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm.2                                                       
    exit:while:if:for.sva                                                                                                     1         Y                  exit:while:if:for.sva                                                                                            
    is_accum_in.sva                                                                                                           1         Y           Y      is_accum_in.sva                                                                                                  
    is_act_in.sva                                                                                                             1         Y           Y      is_act_in.sva                                                                                                    
    mem_inst.load_store:for#4:if:and.stg_1_0#1.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#1.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_0#2.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#2.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_0#3.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#3.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_0#4.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#4.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_0#5.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#5.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_0#6.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_0#6.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#1.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#1.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#2.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#2.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#3.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#3.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#4.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#4.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#5.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#5.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_1#6.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_1#6.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#1.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#1.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#2.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#2.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#3.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#3.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#4.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#4.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#5.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#5.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_2#6.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_2#6.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#1.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#1.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#2.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#2.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#3.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#3.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#4.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#4.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#5.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#5.sva                                                                   
    mem_inst.load_store:for#4:if:and.stg_1_3#6.sva                                                                            1         Y           Y      mem_inst.load_store:for#4:if:and.stg_1_3#6.sva                                                                   
    mem_inst.request_xbar.arbiters.next(0)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(0)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(0)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(1)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(1)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(2)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(2)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(3)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(3)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(4)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(4)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(5)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(5)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(6)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(6)(7).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(1).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(1).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(2).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(2).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(3).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(3).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(4).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(4).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(5).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(5).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(6).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(6).sva                                                                    
    mem_inst.request_xbar.arbiters.next(7)(7).sva                                                                             1         Y           Y      mem_inst.request_xbar.arbiters.next(7)(7).sva                                                                    
    mem_inst.request_xbar.xbar:for#3-1:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-1:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-2:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-2:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-3:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-3:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-4:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-4:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-5:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-5:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-6:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-6:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-7:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-7:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    mem_inst.request_xbar.xbar:for#3-8:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1          1         Y           Y      mem_inst.request_xbar.xbar:for#3-8:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1 
    operator>=<6,false>:slc(operator>=<6,false>:acc)(7).svs                                                                   1         Y           Y      operator>=<6,false>:slc(operator>=<6,false>:acc)(7).svs                                                          
    reg(accum_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                         1         Y                  reg(accum_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                
    reg(accum_out.Push():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                         1         Y                  reg(accum_out.Push():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                
    reg(act_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                           1         Y                  reg(act_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                  
    reg(act_in_vec.Push()#1:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#1:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#2:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#2:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#3:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#3:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#4:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#4:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#5:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#5:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#6:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#6:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push()#7:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                 1         Y                  reg(act_in_vec.Push()#7:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                        
    reg(act_in_vec.Push():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                   1         Y                  reg(act_in_vec.Push():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                          
    reg(mem_inst.banks.bank.array_impl.data0:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data0:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data1:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data1:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data2:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data2:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data3:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data3:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data4:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data4:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data5:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data5:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data6:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data6:rsc.@.cgo).cse                                                          
    reg(mem_inst.banks.bank.array_impl.data7:rsc.@.cgo).cse                                                                   1         Y                  reg(mem_inst.banks.bank.array_impl.data7:rsc.@.cgo).cse                                                          
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(1).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(1).lpi#1.dfm#1).ftd                                       
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(2).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(2).lpi#1.dfm#1).ftd                                       
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(3).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(3).lpi#1.dfm#1).ftd                                       
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(4).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(4).lpi#1.dfm#1).ftd                                       
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(5).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(5).lpi#1.dfm#1).ftd                                       
    reg(mem_inst.request_xbar.run#1:output_data.input_chan(6).lpi#1.dfm#1).ftd                                                1         Y           Y      reg(mem_inst.request_xbar.run#1:output_data.input_chan(6).lpi#1.dfm#1).ftd                                       
    reg(req_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                                    1         Y                  reg(req_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                           
    reg(rsp_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                                   1         Y                  reg(rsp_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct).cse                                          
    reg(rsp_inter.Push():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                                     1         Y                  reg(rsp_inter.Push():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                            
    reg(start.Pop():mioi.ccs_ccore_start_rsc_dat.ReadReqRun.psct).cse                                                         1         Y                  reg(start.Pop():mioi.ccs_ccore_start_rsc_dat.ReadReqRun.psct).cse                                                
    reg(weight_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                        1         Y                  reg(weight_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                               
    reg(write_req.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                                    1         Y                  reg(write_req.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                           
    req_inter.PopNB():mioi.bcwt                                                                                               1                            req_inter.PopNB():mioi.bcwt                                                                                      
    req_inter.PopNB():mioi.data_type_val_rsc_z.bfwt                                                                           1                            req_inter.PopNB():mioi.data_type_val_rsc_z.bfwt                                                                  
    req_inter.PopNB():mioi.return_rsc_z.bfwt                                                                                  1                            req_inter.PopNB():mioi.return_rsc_z.bfwt                                                                         
    rsp_inter.PopNB():mioi.bcwt                                                                                               1                            rsp_inter.PopNB():mioi.bcwt                                                                                      
    rsp_inter.PopNB():mioi.return_rsc_z.bfwt                                                                                  1                            rsp_inter.PopNB():mioi.return_rsc_z.bfwt                                                                         
    rsp_inter.Push():mioi.bcwt                                                                                                1                            rsp_inter.Push():mioi.bcwt                                                                                       
    start.Pop():mioi.bcwt                                                                                                     1                            start.Pop():mioi.bcwt                                                                                            
    weight_in.PopNB():mioi.bcwt                                                                                               1                            weight_in.PopNB():mioi.bcwt                                                                                      
    weight_in.PopNB():mioi.return_rsc_z.bfwt                                                                                  1                            weight_in.PopNB():mioi.return_rsc_z.bfwt                                                                         
    while.stage_0.3                                                                                                           1         Y                  while.stage_0.3                                                                                                  
    while.stage_0.3                                                                                                           1         Y                  while.stage_0.3                                                                                                  
    while.stage_0.4                                                                                                           1         Y                  while.stage_0.4                                                                                                  
    while.stage_0.5                                                                                                           1         Y                  while.stage_0.5                                                                                                  
    while:asn.mdf.sva.1                                                                                                       1         Y           Y      while:asn.mdf.sva.1                                                                                              
    while:asn.mdf.sva.st#1.2                                                                                                  1         Y           Y      while:asn.mdf.sva.st#1.2                                                                                         
    while:asn.mdf.sva.st#1.3                                                                                                  1         Y           Y      while:asn.mdf.sva.st#1.3                                                                                         
    while:lor.lpi#1.dfm.2                                                                                                     1         Y           Y      while:lor.lpi#1.dfm.2                                                                                            
    while:lor.lpi#1.dfm.st.1                                                                                                  1         Y           Y      while:lor.lpi#1.dfm.st.1                                                                                         
    while:req_reg.type.val.sva.1                                                                                              1         Y           Y      while:req_reg.type.val.sva.1                                                                                     
    write_req.PopNB():mioi.bcwt                                                                                               1                            write_req.PopNB():mioi.bcwt                                                                                      
    write_req.PopNB():mioi.return_rsc_z.bfwt                                                                                  1                            write_req.PopNB():mioi.return_rsc_z.bfwt                                                                         
                                                                                                                                                                                                                                                                            
    Total:                                                                                                                  890            681         614 (Total Gating Ratio: 0.77, CG Opt Gating Ratio: 0.69)                                                            
    
  Timing Report
    Critical Path
      Max Delay:  2.0
      Slack:      0.0
      
      Path                                                                                                                                                        Startpoint                                               Endpoint                                                                                                   Delay  Slack  
      ----------------------------------------------------------------------------------------------------------------------------------------------------------- -------------------------------------------------------- ---------------------------------------------------------------------------------------------------------- ------ ------
      1                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data7:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.comp                                                                                                  ram_sync_single_be_304_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data7:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data7:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data7:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data7:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data7:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      2                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data1:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data1:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data1:rsc.comp                                                                                                  ram_sync_single_be_298_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data1:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(298,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(298,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data1:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(298,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data1:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data1:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data1:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data1:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      3                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data5:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.comp                                                                                                  ram_sync_single_be_302_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data5:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data5:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data5:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data5:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data5:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      4                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data4:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.comp                                                                                                  ram_sync_single_be_301_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data4:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data4:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data4:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data4:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data4:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      5                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.comp InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d 2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.comp                                                                                                  ram_sync_single_be_297_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data0:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      6                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.comp InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d 2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.comp                                                                                                  ram_sync_single_be_304_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data7:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data7:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(304,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      7                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.comp InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d 2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.comp                                                                                                  ram_sync_single_be_301_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data4:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data4:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(301,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      8                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.comp InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d 2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.comp                                                                                                  ram_sync_single_be_302_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data5:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data5:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(302,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      9                                                                                                                                                           InputSetup/mem_inst.banks.bank.array_impl.data2:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data2:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data2:rsc.comp                                                                                                  ram_sync_single_be_299_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data2:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(299,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(299,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data2:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(299,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data2:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data2:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data2:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data2:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      10                                                                                                                                                          InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.comp InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data0:rsci.data_out_d.oreg)                2.0000 0.0000 
                                                                                                                                                                                                                                                                                                                                                    
        Instance                                                                                                                                                  Component                                                                                                                                                           Delta  Delay  
        --------                                                                                                                                                  ---------                                                                                                                                                           -----  -----  
        InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.comp                                                                                                  ram_sync_single_be_297_32_8_5_0_0_0_0_0_1_1_32_8_1                                                                                                                  2.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data0:rsc.data_out                                                                                                                                                                                                                                                                  0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out                                                                                                                                                                                                                      0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/mem_inst.banks.bank.array_impl.data0:wrs(data_out_d)(7-0)                                                                                                                                                                     0.0000 2.0000 
        InputSetup:ram_sample-065nm-singleport_beh_dc.RAM_rwport_en(297,32,8,5,0,0,0,0,0,1,1,32,8,1)gen/data_out_d                                                                                                                                                                                                                    0.0000 2.0000 
        InputSetup/mem_inst.banks.bank.array_impl.data0:rsci.data_out_d                                                                                                                                                                                                                                                               0.0000 2.0000 
        InputSetup:MemoryRun/mem_inst.banks.bank.array_impl.data0:rsci.data_out_d                                                                                                                                                                                                                                                     0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/mem_inst.banks.bank.array_impl.data0:rsci.data_out_d                                                                                                                                                                                                                                             0.0000 2.0000 
        InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data0:rsci.data_out_d.oreg)                                                               mgc_reg_pos_8_1_0_0_0_1_0_4                                                                                                                                         0.0000 2.0000 
                                                                                                                                                                                                                                                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 2.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                                                                   Port                                                                                                                                    Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------------------------------------------------------ -------------------------------------------------------------------------------------------------------------------------------------- ------ ------- --------
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data7:rsc.@.cgo)                                                                   and#511.rmff                                                                                                                           1.0173  0.9827          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data6:rsc.@.cgo)                                                                   and#513.rmff                                                                                                                           1.0460  0.9540          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data5:rsc.@.cgo)                                                                   and#515.rmff                                                                                                                           1.0087  0.9913          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data4:rsc.@.cgo)                                                                   and#517.rmff                                                                                                                           1.0042  0.9958          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data3:rsc.@.cgo)                                                                   and#519.rmff                                                                                                                           1.0042  0.9958          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data2:rsc.@.cgo)                                                                   and#521.rmff                                                                                                                           0.9952  1.0048          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data1:rsc.@.cgo)                                                                   and#523.rmff                                                                                                                           0.9952  1.0048          
      InputSetup:MemoryRun/reg(mem_inst.banks.bank.array_impl.data0:rsc.@.cgo)                                                                   and#525.rmff                                                                                                                           1.0370  0.9630          
      InputSetup:MemoryRun/reg(rsp_inter.Push():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct)                                                     and.dcpl                                                                                                                               1.6595  0.3405          
      InputSetup:MemoryRun/reg(write_req.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct)                                                    and#231.rmff                                                                                                                           1.7972  0.2028          
      InputSetup:MemoryRun/reg(req_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct)                                                    slc(fsm_output)(1)#17.itm                                                                                                              2.0000  0.0000          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.1                                                                           1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm.2)                                                       crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1                                                                             1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.2)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.1                                                                         1.9100  0.0900          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-8:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#19.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(mem_inst.load_store:data_out(0).lpi#1.dfm#1)                                                                      while:mux#20.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-7:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#21.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-2:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#22.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-6:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#23.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-3:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#24.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-5:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#25.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for-4:slc(mem_inst.load_store:data_in,*8)(7-0):pmx.lpi#1.dfm#1)             while:mux#26.itm                                                                                                                       1.6087  0.3913          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1.2)                                                     crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1                                                                             1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#1.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#7.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#2.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#6.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#3.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#5.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1.dfm#1.2)                                                   crossbar<InputSetup::InputType,8U,8U>:for:land#4.lpi#1                                                                                 1.8497  0.1503          
      InputSetup:MemoryRun/reg(while:asn.mdf.sva.st#1.3)                                                                                         while:asn.mdf.sva.st#1.2                                                                                                               1.7633  0.2367          
      InputSetup:MemoryRun/reg(while:lor.lpi#1.dfm.2)                                                                                            while:lor.lpi#1.dfm.st.1                                                                                                               1.7846  0.2154          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-8:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-8:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.6348  1.3652          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-7:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-7:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.5250  1.4750          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-6:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-6:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.4878  1.5122          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-5:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-5:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.4832  1.5168          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-4:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-4:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.4832  1.5168          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-3:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-3:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.4832  1.5168          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-2:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-2:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.4832  1.5168          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.xbar:for#3-1:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva.st#1.1) mem_inst.request_xbar.xbar:for#3-1:mem_inst.request_xbar.xbar:for#3:if#1:operator==<8,false>#1:or.mdf.sva#1                            0.5554  1.4446          
      InputSetup:MemoryRun/reg(while:lor.lpi#1.dfm.st.1)                                                                                         while:if#1:while:if#1:or.tmp                                                                                                           1.7311  0.2689          
      InputSetup:MemoryRun/reg(while:req_reg.addr.sva.1)                                                                                         req_inter.PopNB():mioi.data_addr_rsc_z.mxwt                                                                                            1.7430  0.2570          
      InputSetup:MemoryRun/reg(while:req_reg.data.sva.1)                                                                                         req_inter.PopNB():mioi.data_data_rsc_z.mxwt                                                                                            1.7430  0.2570          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(1))                                                                        mem_inst.request_xbar.xbar:for#3-1:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.1277  0.8723          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#35.itm                                                          1.1735  0.8265          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#36.itm                                                          1.1952  0.8048          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#37.itm                                                          1.1517  0.8483          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#38.itm                                                          1.2170  0.7830          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#39.itm                                                          1.2387  0.7613          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(0)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#65.itm                                                                                           1.3084  0.6916          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(1))                                                                        mem_inst.request_xbar.xbar:for#3-2:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.0859  0.9141          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#40.itm                                                          1.1316  0.8684          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#41.itm                                                          1.1534  0.8466          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#42.itm                                                          1.1099  0.8901          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#43.itm                                                          1.1752  0.8248          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#44.itm                                                          1.1969  0.8031          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(1)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#66.itm                                                                                           1.2666  0.7334          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(1))                                                                        mem_inst.request_xbar.xbar:for#3-3:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.0859  0.9141          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#45.itm                                                          1.1316  0.8684          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#46.itm                                                          1.1534  0.8466          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#47.itm                                                          1.1099  0.8901          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#48.itm                                                          1.1752  0.8248          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#49.itm                                                          1.1969  0.8031          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(2)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#67.itm                                                                                           1.2666  0.7334          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(1))                                                                        mem_inst.request_xbar.xbar:for#3-4:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.0859  0.9141          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#50.itm                                                          1.1316  0.8684          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#51.itm                                                          1.1534  0.8466          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#52.itm                                                          1.1099  0.8901          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#53.itm                                                          1.1752  0.8248          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#54.itm                                                          1.1969  0.8031          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(3)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#68.itm                                                                                           1.2666  0.7334          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(1))                                                                        mem_inst.request_xbar.xbar:for#3-5:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.0859  0.9141          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#55.itm                                                          1.1316  0.8684          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#56.itm                                                          1.1534  0.8466          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#57.itm                                                          1.1099  0.8901          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#58.itm                                                          1.1752  0.8248          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#59.itm                                                          1.1969  0.8031          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(4)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#69.itm                                                                                           1.2666  0.7334          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(1))                                                                        mem_inst.request_xbar.xbar:for#3-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.0905  0.9095          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#60.itm                                                          1.1362  0.8638          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#61.itm                                                          1.1580  0.8420          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#62.itm                                                          1.1145  0.8855          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#63.itm                                                          1.1797  0.8203          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#64.itm                                                          1.2015  0.7985          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(5)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#70.itm                                                                                           1.2712  0.7288          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(1))                                                                        mem_inst.request_xbar.xbar:for#3-7:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#2.itm        1.1277  0.8723          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#65.itm                                                          1.1735  0.8265          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#66.itm                                                          1.1952  0.8048          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#67.itm                                                          1.1517  0.8483          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#68.itm                                                          1.2170  0.7830          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#69.itm                                                          1.2387  0.7613          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(6)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#71.itm                                                                                           1.3084  0.6916          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(1))                                                                        mem_inst.request_xbar.xbar:for#3-8:Arbiter<8U,Roundrobin>::pick:if#1:if:for-6:Arbiter<8U,Roundrobin>::pick:if#1:if:for:or#1.itm        1.0990  0.9010          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(3))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#70.itm                                                          1.1448  0.8552          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(4))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#71.itm                                                          1.1666  0.8334          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(2))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#72.itm                                                          1.1230  0.8770          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(5))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#73.itm                                                          1.1883  0.8117          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(6))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:Arbiter<8U,Roundrobin>::pick:if#1:or#74.itm                                                          1.2101  0.7899          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.arbiters.next(7)(7))                                                                        Arbiter<8U,Roundrobin>::pick:if#1:not#64                                                                                               1.2311  0.7689          
      InputSetup:MemoryRun/reg(while:asn.mdf.sva.1)                                                                                              req_inter.PopNB():mioi.return_rsc_z.mxwt                                                                                               1.7972  0.2028          
      InputSetup:MemoryRun/reg(while:req_reg.type.val.sva.1)                                                                                     req_inter.PopNB():mioi.data_type_val_rsc_z.mxwt                                                                                        1.8782  0.1218          
      InputSetup:MemoryRun/reg(while:req_reg.valids.sva.1)                                                                                       req_inter.PopNB():mioi.data_valids_rsc_z.mxwt                                                                                          1.8581  0.1419          
      InputSetup:MemoryRun/reg(while.stage_0.3)                                                                                                  reg(req_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.MemoryRun.psct).cse                                                                 1.8399  0.1601          
      InputSetup:MemoryRun/reg(while.stage_0.4)                                                                                                  while.stage_0.3                                                                                                                        1.7846  0.2154          
      InputSetup:MemoryRun/reg(while.stage_0.5)                                                                                                  while.stage_0.4                                                                                                                        1.7633  0.2367          
      InputSetup:MemoryRun/reg(while:asn.mdf.sva.st#1.2)                                                                                         while:asn.mdf.sva.1                                                                                                                    0.3951  1.6049          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm.1)                                                     crossbar<InputSetup::InputType,8U,8U>:source_tmp.lpi#1.dfm#1                                                                           0.3853  1.6147          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#7.lpi#1.dfm#1                                                                         0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#6.lpi#1.dfm#1                                                                         0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#5.lpi#1.dfm#1                                                                         0.3868  1.6132          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#4.lpi#1.dfm#1                                                                         0.3853  1.6147          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#3.lpi#1.dfm#1                                                                         0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#2.lpi#1.dfm#1                                                                         0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm.1)                                                   crossbar<InputSetup::InputType,8U,8U>:source_tmp#1.lpi#1.dfm#1                                                                         0.3868  1.6132          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#7)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#6.itm                                0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#6)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#5.itm                                0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#5)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#4.itm                                0.3868  1.6132          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#4)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#3.itm                                0.3853  1.6147          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#3)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#2.itm                                0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#2)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#1.itm                                0.3743  1.6257          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land#1)                                                                 crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and.itm                                  0.3868  1.6132          
      InputSetup:MemoryRun/reg(crossbar<InputSetup::InputType,8U,8U>:for:land.lpi#1.dfm#1)                                                       crossbar<InputSetup::InputType,8U,8U>:for:if#1:crossbar<InputSetup::InputType,8U,8U>:for:if#1:and#7.itm                                0.3853  1.6147          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#1)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#1.sva:mx0w0                                                                                   0.3868  1.6132          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#1)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#1.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#1)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#1.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#1)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#1.sva:mx0w0                                                                                   0.3853  1.6147          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#2)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#2.sva:mx0w0                                                                                   0.3868  1.6132          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#2)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#2.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#2)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#2.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#2)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#2.sva:mx0w0                                                                                   0.3853  1.6147          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#3)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#3.sva:mx0w0                                                                                   0.3868  1.6132          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#3)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#3.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#3)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#3.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#3)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#3.sva:mx0w0                                                                                   0.3853  1.6147          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#4)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#4.sva:mx0w0                                                                                   0.3868  1.6132          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#4)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#4.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#4)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#4.sva:mx0w0                                                                                   0.3743  1.6257          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#4)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#4.sva:mx0w0                                                                                   0.3853  1.6147          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#5)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#5.sva:mx0w0                                                                                   0.3914  1.6086          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#5)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#5.sva:mx0w0                                                                                   0.3789  1.6211          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#5)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#5.sva:mx0w0                                                                                   0.3789  1.6211          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#5)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#5.sva:mx0w0                                                                                   0.3899  1.6101          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_0#6)                                                                       mem_inst.load_store:for#4:if:and.stg_1_0#6.sva:mx0w0                                                                                   0.4286  1.5714          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_1#6)                                                                       mem_inst.load_store:for#4:if:and.stg_1_1#6.sva:mx0w0                                                                                   0.4162  1.5838          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_2#6)                                                                       mem_inst.load_store:for#4:if:and.stg_1_2#6.sva:mx0w0                                                                                   0.4162  1.5838          
      InputSetup:MemoryRun/reg(mem_inst.load_store:for#4:if:and.stg_1_3#6)                                                                       mem_inst.load_store:for#4:if:and.stg_1_3#6.sva:mx0w0                                                                                   0.4272  1.5728          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(1).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(1).lpi#1.dfm#1:mx0w0)(2).itm 0.9723  1.0277          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(2).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(2).lpi#1.dfm#1:mx0w0)(2).itm 0.9723  1.0277          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(3).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(3).lpi#1.dfm#1:mx0w0)(2).itm 0.9723  1.0277          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(4).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(4).lpi#1.dfm#1:mx0w0)(2).itm 0.9723  1.0277          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(5).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(5).lpi#1.dfm#1:mx0w0)(2).itm 0.9769  1.0231          
      InputSetup:MemoryRun/reg(mem_inst.request_xbar.run#1:output_data.input_chan(6).lpi#1.dfm#1)                                                mem_inst.request_xbar.run#1:output_data.input_chan:slc(mem_inst.request_xbar.run#1:output_data.input_chan(6).lpi#1.dfm#1:mx0w0)(2).itm 1.0141  0.9859          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.bcwt)                                 while:if:nor.itm                                                                                                                       1.7463  0.2537          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.data_type_val_rsc_z.bfwt)             req_inter.PopNB():mioi.data_type_val_rsc_z.mxwt                                                                                        1.8782  0.1218          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.data_valids_rsc_z.bfwt)               req_inter.PopNB():mioi.data_valids_rsc_z.mxwt                                                                                          1.8581  0.1419          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.data_addr_rsc_z.bfwt)                 req_inter.PopNB():mioi.data_addr_rsc_z.mxwt                                                                                            1.7430  0.2570          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.data_data_rsc_z.bfwt)                 req_inter.PopNB():mioi.data_data_rsc_z.mxwt                                                                                            1.7430  0.2570          
      InputSetup:MemoryRun:req_inter.PopNB():mioi:req_inter.PopNB():mio:wait_dp/reg(req_inter.PopNB():mioi.return_rsc_z.bfwt)                    req_inter.PopNB():mioi.return_rsc_z.mxwt                                                                                               1.8782  0.1218          
      InputSetup:MemoryRun:write_req.PopNB():mioi:write_req.PopNB():mio:wait_dp/reg(write_req.PopNB():mioi.bcwt)                                 while:else:if:nor.itm                                                                                                                  1.7463  0.2537          
      InputSetup:MemoryRun:write_req.PopNB():mioi:write_req.PopNB():mio:wait_dp/reg(write_req.PopNB():mioi.data_data_data_rsc_z.bfwt)            write_req.PopNB():mioi.data_data_data_rsc_z.mxwt                                                                                       1.7430  0.2570          
      InputSetup:MemoryRun:write_req.PopNB():mioi:write_req.PopNB():mio:wait_dp/reg(write_req.PopNB():mioi.data_index_rsc_z.bfwt)                write_req.PopNB():mioi.data_index_rsc_z.mxwt                                                                                           1.8667  0.1333          
      InputSetup:MemoryRun:write_req.PopNB():mioi:write_req.PopNB():mio:wait_dp/reg(write_req.PopNB():mioi.return_rsc_z.bfwt)                    write_req.PopNB():mioi.return_rsc_z.mxwt                                                                                               1.8782  0.1218          
      InputSetup:MemoryRun:rsp_inter.Push():mioi:rsp_inter.Push():mio:wait_dp/reg(rsp_inter.Push():mioi.bcwt)                                    while:if#2:nor.itm                                                                                                                     1.7463  0.2537          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data0:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data0:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data1:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data1:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data2:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data2:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data3:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data3:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data4:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data4:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data5:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data5:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data6:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data6:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:wait_dp/reg(mem_inst.banks.bank.array_impl.data7:rsci.data_out_d.oreg)                                                mem_inst.banks.bank.array_impl.data7:rsci.data_out_d                                                                                   0.0000  2.0000          
      InputSetup:MemoryRun:staller/reg(MemoryRun.wten)                                                                                           not#1.itm                                                                                                                              1.7822  0.2178          
      InputSetup:ReadReqRun/reg(start.Pop():mioi.ccs_ccore_start_rsc_dat.ReadReqRun.psct)                                                        slc(fsm_output)(1)#1.itm                                                                                                               2.0000  0.0000          
      InputSetup:ReadReqRun/reg(operator>=<6,false>:slc(operator>=<6,false>:acc)(7).svs)                                                         operator>=<6,false>:acc.itm(7)                                                                                                         1.2942  0.7058          
      InputSetup:ReadReqRun/reg(exit:while:if:for)                                                                                               while:if:for:not#1.itm                                                                                                                 0.9811  1.0189          
      InputSetup:ReadReqRun/reg(while:if:for:t(7:0).sva(6:0))                                                                                    while:if:for:t:while:if:for:t:and.itm                                                                                                  1.4015  0.5985          
      InputSetup:ReadReqRun/reg(while:M)                                                                                                         while:M:mux.itm                                                                                                                        1.8397  0.1603          
      InputSetup:ReadReqRun/reg(operator-<33,true>:return(6:0))                                                                                  operator+<6,false>:slc(z.out#7)(6-0).itm                                                                                               1.4748  0.5252          
      InputSetup:ReadReqRun:start.Pop():mioi:start.Pop():mio:wait_dp/reg(start.Pop():mioi.bcwt)                                                  while:nor.itm                                                                                                                          1.7463  0.2537          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#7:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#1.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#6:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#2.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#5:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#3.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#4:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#4.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#3:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#5.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#2:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#6.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push()#1:mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                and#7.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(act_in_vec.Push():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                  and#8.rmff                                                                                                                             1.7260  0.2740          
      InputSetup:ReadRspRun/reg(rsp_inter.PopNB():mioi.ccs_ccore_start_rsc_dat.ReadRspRun.psct)                                                  slc(fsm_output)(1)#4.itm                                                                                                               2.0000  0.0000          
      InputSetup:ReadRspRun:rsp_inter.PopNB():mioi:rsp_inter.PopNB():mio:wait_dp/reg(rsp_inter.PopNB():mioi.bcwt)                                while:if:nor#3.itm                                                                                                                     1.6581  0.3419          
      InputSetup:ReadRspRun:rsp_inter.PopNB():mioi:rsp_inter.PopNB():mio:wait_dp/reg(rsp_inter.PopNB():mioi.data_valids_rsc_z.bfwt)              rsp_inter.PopNB():mioi.data_valids_rsc_z.mxwt                                                                                          1.8581  0.1419          
      InputSetup:ReadRspRun:rsp_inter.PopNB():mioi:rsp_inter.PopNB():mio:wait_dp/reg(rsp_inter.PopNB():mioi.data_data_rsc_z.bfwt)                rsp_inter.PopNB():mioi.data_data_rsc_z.mxwt                                                                                            1.7430  0.2570          
      InputSetup:ReadRspRun:rsp_inter.PopNB():mioi:rsp_inter.PopNB():mio:wait_dp/reg(rsp_inter.PopNB():mioi.return_rsc_z.bfwt)                   rsp_inter.PopNB():mioi.return_rsc_z.mxwt                                                                                               1.8782  0.1218          
      InputSetup:ReadRspRun:act_in_vec.Push():mioi:act_in_vec.Push():mio:wait_dp/reg(act_in_vec.Push():mioi.bcwt)                                while:if:for:if:nor.itm                                                                                                                1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#1:mioi:act_in_vec.Push()#1:mio:wait_dp/reg(act_in_vec.Push()#1:mioi.bcwt)                          while:if:for:if:nor#4.itm                                                                                                              1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#2:mioi:act_in_vec.Push()#2:mio:wait_dp/reg(act_in_vec.Push()#2:mioi.bcwt)                          while:if:for:if:nor#8.itm                                                                                                              1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#3:mioi:act_in_vec.Push()#3:mio:wait_dp/reg(act_in_vec.Push()#3:mioi.bcwt)                          while:if:for:if:nor#12.itm                                                                                                             1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#4:mioi:act_in_vec.Push()#4:mio:wait_dp/reg(act_in_vec.Push()#4:mioi.bcwt)                          while:if:for:if:nor#16.itm                                                                                                             1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#5:mioi:act_in_vec.Push()#5:mio:wait_dp/reg(act_in_vec.Push()#5:mioi.bcwt)                          while:if:for:if:nor#20.itm                                                                                                             1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#6:mioi:act_in_vec.Push()#6:mio:wait_dp/reg(act_in_vec.Push()#6:mioi.bcwt)                          while:if:for:if:nor#24.itm                                                                                                             1.6581  0.3419          
      InputSetup:ReadRspRun:act_in_vec.Push()#7:mioi:act_in_vec.Push()#7:mio:wait_dp/reg(act_in_vec.Push()#7:mioi.bcwt)                          while:if:for:if:nor#28.itm                                                                                                             1.6581  0.3419          
      InputSetup:ReadRspRun:staller#2/reg(ReadRspRun.wten)                                                                                       not#2.itm                                                                                                                              1.6940  0.3060          
      SysPE:PERun/reg(accum_out.Push():mioi.ccs_ccore_start_rsc_dat.PERun.psct)                                                                  and#1.cse                                                                                                                              1.7056  0.2944          
      SysPE:PERun/reg(accum_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct)                                                                  and#7.rmff                                                                                                                             1.6979  0.3021          
      SysPE:PERun/reg(act_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct)                                                                    and#8.rmff                                                                                                                             1.7219  0.2781          
      SysPE:PERun/reg(weight_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct)                                                                 slc(fsm_output)(1)#5.itm                                                                                                               2.0000  0.0000          
      SysPE:PERun/reg(is_accum_in)                                                                                                               while:while:and#1.itm                                                                                                                  1.7971  0.2029          
      SysPE:PERun/reg(is_act_in)                                                                                                                 while:while:and.itm                                                                                                                    1.7971  0.2029          
      SysPE:PERun/reg(weight_reg)                                                                                                                weight_in.PopNB():mioi.data_rsc_z.mxwt                                                                                                 1.8581  0.1419          
      SysPE:PERun/reg(accum_reg)                                                                                                                 accum_reg.sva:mx0                                                                                                                      0.9268  1.0732          
      SysPE:PERun/reg(act_reg)                                                                                                                   act_out.Push():mioi.m_rsc_dat.PERun:mx1                                                                                                0.1141  1.8859          
      SysPE:PERun/reg(while.stage_0.3)                                                                                                           reg(weight_in.PopNB():mioi.ccs_ccore_start_rsc_dat.PERun.psct).cse                                                                     1.8376  0.1624          
      SysPE:PERun:weight_in.PopNB():mioi:weight_in.PopNB():mio:wait_dp/reg(weight_in.PopNB():mioi.bcwt)                                          while:if:nor.itm                                                                                                                       1.7221  0.2779          
      SysPE:PERun:weight_in.PopNB():mioi:weight_in.PopNB():mio:wait_dp/reg(weight_in.PopNB():mioi.data_rsc_z.bfwt)                               weight_in.PopNB():mioi.data_rsc_z.mxwt                                                                                                 1.8581  0.1419          
      SysPE:PERun:weight_in.PopNB():mioi:weight_in.PopNB():mio:wait_dp/reg(weight_in.PopNB():mioi.return_rsc_z.bfwt)                             weight_in.PopNB():mioi.return_rsc_z.mxwt                                                                                               1.8782  0.1218          
      SysPE:PERun:act_in.PopNB():mioi:act_in.PopNB():mio:wait_dp/reg(act_in.PopNB():mioi.bcwt)                                                   while:if#1:nor.itm                                                                                                                     1.7221  0.2779          
      SysPE:PERun:act_in.PopNB():mioi:act_in.PopNB():mio:wait_dp/reg(act_in.PopNB():mioi.data_rsc_z.bfwt)                                        act_in.PopNB():mioi.data_rsc_z.mxwt                                                                                                    1.8581  0.1419          
      SysPE:PERun:act_in.PopNB():mioi:act_in.PopNB():mio:wait_dp/reg(act_in.PopNB():mioi.return_rsc_z.bfwt)                                      act_in.PopNB():mioi.return_rsc_z.mxwt                                                                                                  1.8782  0.1218          
      SysPE:PERun:accum_in.PopNB():mioi:accum_in.PopNB():mio:wait_dp/reg(accum_in.PopNB():mioi.bcwt)                                             while:if#2:nor.itm                                                                                                                     1.7221  0.2779          
      SysPE:PERun:accum_in.PopNB():mioi:accum_in.PopNB():mio:wait_dp/reg(accum_in.PopNB():mioi.data_rsc_z.bfwt)                                  accum_in.PopNB():mioi.data_rsc_z.mxwt                                                                                                  1.7661  0.2339          
      SysPE:PERun:accum_in.PopNB():mioi:accum_in.PopNB():mio:wait_dp/reg(accum_in.PopNB():mioi.return_rsc_z.bfwt)                                accum_in.PopNB():mioi.return_rsc_z.mxwt                                                                                                1.8782  0.1218          
      SysPE:PERun:act_out.Push():mioi:act_out.Push():mio:wait_dp/reg(act_out.Push():mioi.bcwt)                                                   while:if#3:nor.itm                                                                                                                     1.7221  0.2779          
      SysPE:PERun:accum_out.Push():mioi:accum_out.Push():mio:wait_dp/reg(accum_out.Push():mioi.bcwt)                                             while:if#3:nor#4.itm                                                                                                                   1.7221  0.2779          
      SysPE:PERun:staller/reg(PERun.wten)                                                                                                        not.itm                                                                                                                                1.7580  0.2420          
      SysTop                                                                                                                                     write_req.rdy                                                                                                                          1.9100  0.0900          
      SysTop                                                                                                                                     start.rdy                                                                                                                              1.8859  0.1141          
      SysTop                                                                                                                                     weight_in_vec(0).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(1).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(2).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(3).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(4).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(5).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(6).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     weight_in_vec(7).rdy                                                                                                                   1.9100  0.0900          
      SysTop                                                                                                                                     accum_out_vec(0).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(1).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(2).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(3).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(4).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(5).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(6).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(7).val                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(0).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(1).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(2).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(3).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(4).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(5).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(6).msg                                                                                                                   1.8859  0.1141          
      SysTop                                                                                                                                     accum_out_vec(7).msg                                                                                                                   1.8859  0.1141          
      
  Operator Bitwidth Summary
    Operation                                                                                         Size (bits) Count 
    ------------------------------------------------------------------------------------------------- ----------- -----
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_31ec8cab963b6f5e97b0c13f1550d1c18e15                   
    -                                                                                                           0     1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_694dcb83f2aefc5cd19d731ef7b159598485                   
    -                                                                                                           0     1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_6d01a7417bfbe5463c65573f0d893d1a73e5                   
    -                                                                                                           0     1 
    Connections__Combinational_ArbitratedScratchpad_InputSetup--_a25023c05ca59912d81479e03633279876b3                   
    -                                                                                                           0     1 
    Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23                   
    -                                                                                                           0     8 
    Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f                   
    -                                                                                                           0    16 
    Connections__InBlocking_InputSetup__StartType_Connections_--_5b702d3f41a65f0c5ddd48c1b46b684e599a                   
    -                                                                                                           0     1 
    Connections__InBlocking_InputSetup__WriteReq_Connections__--_749f9cf99c5bf2b4f3e6a99e1ab903e16fa4                   
    -                                                                                                           0     1 
    Connections__InBlocking_SysPE__AccumType_Connections__SYN_--_4a7ec6e3fe4ffbb969ad629169aa89296115                   
    -                                                                                                           0    64 
    Connections__InBlocking_SysPE__InputType_Connections__SYN_--_e193af7db87ccc7c76c47c5f56a822956142                   
    -                                                                                                           0   128 
    Connections__OutBlocking_SysPE__AccumType_Connections__SYN--_de4c7379377cdb6e2c90db418c7269105beb                   
    -                                                                                                           0    64 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed                   
    -                                                                                                           0    72 
    Connections__OutBlocking_SysPE__InputType_Connections__SYN--_5dae02d221f0ccc24d0c32e5e6e169c96300                   
    -                                                                                                           0    64 
    add                                                                                                                 
    -                                                                                                           9     1 
    -                                                                                                           8     7 
    -                                                                                                           7     2 
    -                                                                                                           6     1 
    -                                                                                                           5     5 
    -                                                                                                           4     3 
    -                                                                                                          32    64 
    and                                                                                                                 
    -                                                                                                           8     8 
    -                                                                                                           7     1 
    -                                                                                                           5     2 
    -                                                                                                           4     2 
    -                                                                                                           3    20 
    -                                                                                                           2     5 
    -                                                                                                           1  2545 
    lshift                                                                                                              
    -                                                                                                           8     8 
    mul                                                                                                                 
    -                                                                                                          16    64 
    mux                                                                                                                 
    -                                                                                                           8   299 
    -                                                                                                           7     2 
    -                                                                                                          64     4 
    -                                                                                                           6     1 
    -                                                                                                           5    20 
    -                                                                                                           4     4 
    -                                                                                                          32   128 
    -                                                                                                           3    18 
    -                                                                                                           2    10 
    -                                                                                                           1   583 
    mux1h                                                                                                               
    -                                                                                                           4     1 
    -                                                                                                           3     9 
    -                                                                                                           1    18 
    nand                                                                                                                
    -                                                                                                           1    96 
    nor                                                                                                                 
    -                                                                                                           1   914 
    not                                                                                                                 
    -                                                                                                           7     1 
    -                                                                                                           6     3 
    -                                                                                                           1  1732 
    or                                                                                                                  
    -                                                                                                           2     1 
    -                                                                                                           1   738 
    read_ram                                                                                                            
    -                                                                                                           8     8 
    reg                                                                                                                 
    -                                                                                                           8   275 
    -                                                                                                           7     2 
    -                                                                                                          64     6 
    -                                                                                                           6     1 
    -                                                                                                           5     1 
    -                                                                                                          32   128 
    -                                                                                                           3    16 
    -                                                                                                           1  1193 
    xor                                                                                                                 
    -                                                                                                           1     2 
    
  End of Report
