INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'FLASHCOPIE' on host 'desktop-c2mig7a' (Windows NT_amd64 version 6.2) on Fri May 31 10:17:28 +0200 2019
INFO: [HLS 200-10] In directory 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena'
INFO: [HLS 200-10] Opening project 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2'.
INFO: [HLS 200-10] Opening solution 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/ip'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 328.324 ; gain = 76.020
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'sobel_ap_fsqrt_10_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 373.359 ; gain = 45.035
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_ap_fsqrt_10_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'sobel_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sobel_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sobel_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri May 31 10:18:00 2019...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\FLASHCOPIE\Desktop\Projet_sobel_lena\hls_lena\hls_lena\hls2\solution1\impl\vhdl>D:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl'
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 327.750 ; gain = 83.324
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : <C:\Users\FLASHCOPIE\Desktop\Projet_sobel_lena\hls_lena\hls_lena\hls2\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
</hls_inst/s_axi_AXILiteS/Reg> is being mapped into </s_axi_AXILiteS> at <0x00000000 [ 4K ]>
Wrote  : <C:\Users\FLASHCOPIE\Desktop\Projet_sobel_lena\hls_lena\hls_lena\hls2\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Fri May 31 10:18:30 2019] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri May 31 10:18:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Fri May 31 10:18:31 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 474.887 ; gain = 95.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:51]
INFO: [Synth 8-3491] module 'bd_0' declared at 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_0' [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:55]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-4980-DESKTOP-C2MIG7A/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:197]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-4980-DESKTOP-C2MIG7A/realtime/bd_0_hls_inst_0_stub.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 531.668 ; gain = 151.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 531.668 ; gain = 151.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 531.668 ; gain = 151.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/sobel.xdc]
Finished Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/sobel.xdc]
Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 804.266 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 805.719 ; gain = 1.453
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 805.719 ; gain = 426.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 805.719 ; gain = 426.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 805.719 ; gain = 426.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 805.719 ; gain = 426.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 805.719 ; gain = 426.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 861.441 ; gain = 481.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 861.441 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_0_hls_inst_0_bbox_0 |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    55|
|2     |  bd_0_i |bd_0   |    55|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 870.992 ; gain = 217.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 870.992 ; gain = 491.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 883.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 883.875 ; gain = 515.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 883.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 10:21:44 2019...
[Fri May 31 10:21:48 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:17 . Memory (MB): peak = 534.926 ; gain = 1.770
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/sobel.xdc]
Finished Parsing XDC File [C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/sobel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 842.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 842.438 ; gain = 307.512
Running report: report_utilization -file ./report/sobel_utilization_synth.rpt
Contents of report file './report/sobel_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:22:00 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/sobel_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 1158 |     0 |     53200 |  2.18 |
|   LUT as Logic             | 1137 |     0 |     53200 |  2.14 |
|   LUT as Memory            |   21 |     0 |     17400 |  0.12 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   21 |     0 |           |       |
| Slice Registers            | 1049 |     0 |    106400 |  0.99 |
|   Register as Flip Flop    | 1049 |     0 |    106400 |  0.99 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 1048  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    2 |     0 |       220 |  0.91 |
|   DSP48E1 only |    2 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1048 |        Flop & Latch |
| LUT3     |  507 |                 LUT |
| LUT6     |  266 |                 LUT |
| LUT5     |  234 |                 LUT |
| CARRY4   |  199 |          CarryLogic |
| LUT2     |  140 |                 LUT |
| LUT4     |   90 |                 LUT |
| LUT1     |   71 |                 LUT |
| SRL16E   |   21 |  Distributed Memory |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    2 |    Block Arithmetic |
| RAMB18E1 |    1 |        Block Memory |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/sobel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1344.707 ; gain = 502.270
Contents of report file './report/sobel_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:22:18 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sobel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.785        0.000                      0                 2467        0.219        0.000                      0                 2467        4.020        0.000                       0                  1074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.785        0.000                      0                 2467        0.219        0.000                      0                 2467        4.020        0.000                       0                  1074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 4.462ns (59.474%)  route 3.040ns (40.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1073, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, unplaced)        0.800     4.227    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, unplaced)         0.460     4.811    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     4.935 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, unplaced)         0.000     4.935    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.311 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, unplaced)         0.009     5.320    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.552 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, unplaced)         0.322     5.874    bd_0_i/hls_inst/U0/line_buffer_U_n_26
                         LUT3 (Prop_lut3_I2_O)        0.295     6.169 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, unplaced)         0.650     6.819    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.339 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.339    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.676 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[1]
                         net (fo=2, unplaced)         0.800     8.475    bd_0_i/hls_inst/U0/gx_fu_552_p2[9]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1073, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.260    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1073, unset)         0.410     0.410    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/first_q[0]
                         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1073, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/tmp_17_reg_929_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1344.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1364.406 ; gain = 0.000
[Fri May 31 10:22:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Fri May 31 10:22:20 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 252.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1190.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1190.793 ; gain = 938.574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1235.512 ; gain = 14.629

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 122677f32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1235.512 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122677f32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f998a6ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 41 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1297fe67a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1297fe67a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1265e51f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1265e51f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |              13  |              41  |                                              0  |
|  Sweep                        |               0  |              14  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1318.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1265e51f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1318.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.785 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1265e51f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1442.918 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1265e51f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.918 ; gain = 123.988

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1265e51f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.918 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1265e51f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.918 ; gain = 223.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c6b14fd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1442.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 246d5d6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d243b533

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d243b533

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d243b533

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2fa91411

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.918 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14d38d8ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 2 Global Placement | Checksum: 6d3e580e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6d3e580e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4b9f241

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cce13f8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cd43d924

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13849bbbf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fea216de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fcc380b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fcc380b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff3ac103

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: ff3ac103

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.489. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 7ba7b44f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 7ba7b44f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7ba7b44f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 7ba7b44f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 12d5ba37a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12d5ba37a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000
Ending Placer Task | Checksum: ffbce826

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.586 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1442.918 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.918 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.509 . Memory (MB): peak = 1442.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3b3bc8da ConstDB: 0 ShapeSum: c4811f4c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "input_r_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_r_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_r_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_r_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_r_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: b26e592c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1495.496 ; gain = 52.578
Post Restoration Checksum: NetGraph: a83fbd9e NumContArr: a2e9b8e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b26e592c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1495.512 ; gain = 52.594

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b26e592c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1501.512 ; gain = 58.594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b26e592c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1501.512 ; gain = 58.594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fb0af0a0

Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 1505.105 ; gain = 62.188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.633  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b40076a0

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1514.207 ; gain = 71.289

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 166be9c33

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.692  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c06a15d2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926
Phase 4 Rip-up And Reroute | Checksum: 1c06a15d2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c06a15d2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c06a15d2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926
Phase 5 Delay and Skew Optimization | Checksum: 1c06a15d2

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 104009f93

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.692  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 104009f93

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926
Phase 6 Post Hold Fix | Checksum: 104009f93

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.233768 %
  Global Horizontal Routing Utilization  = 0.310176 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1126cc2a5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1515.844 ; gain = 72.926

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1126cc2a5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1517.879 ; gain = 74.961

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f78ccd44

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1517.879 ; gain = 74.961

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.692  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f78ccd44

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1517.879 ; gain = 74.961
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1517.879 ; gain = 74.961

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1517.879 ; gain = 74.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1517.879 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1517.879 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1517.879 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 31 10:24:45 2019...
[Fri May 31 10:24:47 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1368.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1524.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1524.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1524.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Running report: report_route_status -file ./report/sobel_status_routed.rpt
Contents of report file './report/sobel_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        3474 :
       # of nets not needing routing.......... :        1470 :
           # of internally routed nets........ :        1426 :
           # of implicitly routed ports....... :          44 :
       # of routable nets..................... :        2004 :
           # of fully routed nets............. :        2004 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/sobel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/sobel_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:24:52 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sobel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.383ns (57.711%)  route 3.212ns (42.289%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.877     8.568    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 4.383ns (57.504%)  route 3.239ns (42.496%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.904     8.595    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.539    10.350    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.200ns  (logic 5.380ns (65.611%)  route 2.820ns (34.389%))
  Logic Levels:           21  (CARRY4=20 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/aclk
    SLICE_X42Y54         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=4, routed)           1.093     2.584    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX[1]
    SLICE_X45Y47         LUT3 (Prop_lut3_I1_O)        0.124     2.708 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     2.708    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[1][2]
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.258 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.258    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.372 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.486 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.487    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.601 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.715 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.715    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.937 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=25, routed)          0.774     4.710    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/p_35_out[23]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.559 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.559    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.673 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.673    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.787 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.787    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.901 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.901    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.015 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     6.016    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.130 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.130    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.464 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=26, routed)          0.951     7.415    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q[24]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     8.268 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.268    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.382    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.496 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.496    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.610 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.610    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.724 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.724    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.838 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.839    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.173 r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.173    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[25]
    SLICE_X44Y50         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y50         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y50         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 4.467ns (59.673%)  route 3.019ns (40.327%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.775 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[1]
                         net (fo=2, routed)           0.684     8.459    bd_0_i/hls_inst/U0/gx_fu_552_p2[9]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    10.257    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 4.383ns (58.513%)  route 3.108ns (41.487%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.772     8.464    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  1.798    





Running report: report_utilization -file ./report/sobel_utilization_routed.rpt
Contents of report file './report/sobel_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:24:52 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/sobel_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 1146 |     0 |     53200 |  2.15 |
|   LUT as Logic             | 1131 |     0 |     53200 |  2.13 |
|   LUT as Memory            |   15 |     0 |     17400 |  0.09 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   15 |     0 |           |       |
| Slice Registers            | 1017 |     0 |    106400 |  0.96 |
|   Register as Flip Flop    | 1017 |     0 |    106400 |  0.96 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    3 |     0 |     26600 |  0.01 |
| F8 Muxes                   |    0 |     0 |     13300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 1016  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  410 |     0 |     13300 |  3.08 |
|   SLICEL                                   |  264 |     0 |           |       |
|   SLICEM                                   |  146 |     0 |           |       |
| LUT as Logic                               | 1131 |     0 |     53200 |  2.13 |
|   using O5 output only                     |    1 |       |           |       |
|   using O6 output only                     |  961 |       |           |       |
|   using O5 and O6                          |  169 |       |           |       |
| LUT as Memory                              |   15 |     0 |     17400 |  0.09 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   15 |     0 |           |       |
|     using O5 output only                   |    5 |       |           |       |
|     using O6 output only                   |    4 |       |           |       |
|     using O5 and O6                        |    6 |       |           |       |
| Slice Registers                            | 1017 |     0 |    106400 |  0.96 |
|   Register driven from within the Slice    |  620 |       |           |       |
|   Register driven from outside the Slice   |  397 |       |           |       |
|     LUT in front of the register is unused |  159 |       |           |       |
|     LUT in front of the register is used   |  238 |       |           |       |
| Unique Control Sets                        |   28 |       |     13300 |  0.21 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       140 |  0.36 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |    1 |     0 |       280 |  0.36 |
|     RAMB18E1 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    2 |     0 |       220 |  0.91 |
|   DSP48E1 only |    2 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1016 |        Flop & Latch |
| LUT3     |  503 |                 LUT |
| LUT6     |  255 |                 LUT |
| LUT5     |  242 |                 LUT |
| CARRY4   |  197 |          CarryLogic |
| LUT2     |  138 |                 LUT |
| LUT4     |   91 |                 LUT |
| LUT1     |   71 |                 LUT |
| SRL16E   |   21 |  Distributed Memory |
| MUXF7    |    3 |               MuxFx |
| DSP48E1  |    2 |    Block Arithmetic |
| RAMB18E1 |    1 |        Block Memory |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/sobel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/sobel_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:24:52 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/sobel_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.694        0.000                      0                 2400        0.096        0.000                      0                 2400        4.020        0.000                       0                  1042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.694        0.000                      0                 2400        0.096        0.000                      0                 2400        4.020        0.000                       0                  1042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.383ns (57.711%)  route 3.212ns (42.289%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.973     0.973    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ap_clk
    RAMB18_X2Y12         RAMB18E1                                     r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     3.427 f  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/ram_reg/DOBDO[2]
                         net (fo=10, routed)          0.711     4.138    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/DOBDO[2]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     4.262 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41/O
                         net (fo=2, routed)           0.528     4.790    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_41_n_2
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     4.914 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45/O
                         net (fo=1, routed)           0.000     4.914    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_45_n_2
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.315 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_29_n_2
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.537 r  bd_0_i/hls_inst/U0/line_buffer_U/sobel_line_buffer_ram_U/tmp_15_reg_924_reg_i_28/O[0]
                         net (fo=2, routed)           0.472     6.009    bd_0_i/hls_inst/U0/line_buffer_U_n_26
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.299     6.308 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13/O
                         net (fo=2, routed)           0.625     6.932    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_13_n_2
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_4_n_2
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg_i_3/O[2]
                         net (fo=28, routed)          0.877     8.568    bd_0_i/hls_inst/U0/gx_fu_552_p2[10]
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/tmp_15_reg_924_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/tmp_15_reg_924_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y43         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_18_reg_939_reg[31]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]_0[30]
    SLICE_X34Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.432     0.432    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ap_clk
    SLICE_X34Y43         FDRE                                         r  bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/din1_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y15   bd_0_i/hls_inst/U0/tmp_17_reg_929_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y35  bd_0_i/hls_inst/U0/tmp_last_V_1_reg_829_pp0_iter2_reg_reg[0]_srl2/CLK




HLS: impl run complete: worst setup slack (WNS)=1.694239, worst hold slack (WHS)=0.095518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (1 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 410 1146 1017 2 1 0 15 0 0 0
HLS EXTRACTION: generated C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/report/vhdl/sobel_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             hls2
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Fri May 31 10:24:53 +0200 2019

#=== Post-Implementation Resource usage ===
SLICE:          410
LUT:           1146
FF:            1017
DSP:              2
BRAM:             1
SRL:             15
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.215
CP achieved post-implementation:    8.306
Timing met

HLS EXTRACTION: generated C:/Users/FLASHCOPIE/Desktop/Projet_sobel_lena/hls_lena/hls_lena/hls2/solution1/impl/report/vhdl/sobel_export.rpt
INFO: [Common 17-206] Exiting Vivado at Fri May 31 10:24:53 2019...
