

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'
================================================================
* Date:           Fri Mar 10 17:22:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.773 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_400_2  |        ?|        ?|         5|          4|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln57_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln57"   --->   Operation 11 'read' 'trunc_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_addr_1_idx_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %m_addr_1_idx"   --->   Operation 12 'read' 'm_addr_1_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_offset_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset_cast"   --->   Operation 13 'read' 'm_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln400_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %trunc_ln400_1"   --->   Operation 14 'read' 'trunc_ln400_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_offset_cast_cast = zext i12 %m_offset_cast_read"   --->   Operation 15 'zext' 'm_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.32ns)   --->   "%store_ln0 = store i29 0, i29 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_67 = load i29 %i" [dilithium2/fips202.c:401]   --->   Operation 21 'load' 'i_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.08ns)   --->   "%icmp_ln400 = icmp_eq  i29 %i_67, i29 %trunc_ln400_1_read" [dilithium2/fips202.c:400]   --->   Operation 23 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 2.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.11ns)   --->   "%add_ln400 = add i29 %i_67, i29 1" [dilithium2/fips202.c:400]   --->   Operation 24 'add' 'add_ln400' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %for.inc.split, void %for.end.loopexit.exitStub" [dilithium2/fips202.c:400]   --->   Operation 25 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i29 %i_67" [dilithium2/fips202.c:401]   --->   Operation 26 'trunc' 'empty' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln401 = trunc i29 %i_67" [dilithium2/fips202.c:401]   --->   Operation 27 'trunc' 'trunc_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln401, i3 0" [dilithium2/fips202.c:401]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i13 %shl_ln, i13 %m_offset_cast_cast" [dilithium2/fips202.c:31]   --->   Operation 29 'add' 'add_ln31' <Predicate = (!icmp_ln400)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (3.20ns) (root node of TernaryAdder)   --->   "%add_ln31_22 = add i13 %add_ln31, i13 %m_addr_1_idx_read" [dilithium2/fips202.c:31]   --->   Operation 30 'add' 'add_ln31_22' <Predicate = (!icmp_ln400)> <Delay = 3.20> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln31_53 = zext i13 %add_ln31_22" [dilithium2/fips202.c:31]   --->   Operation 31 'zext' 'zext_ln31_53' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sm_addr_21 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_53" [dilithium2/fips202.c:31]   --->   Operation 32 'getelementptr' 'sm_addr_21' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.77ns)   --->   "%sm_load_1 = load i13 %sm_addr_21" [dilithium2/fips202.c:31]   --->   Operation 33 'load' 'sm_load_1' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 34 [1/1] (1.79ns)   --->   "%add_ln31_23 = add i13 %add_ln31_22, i13 1" [dilithium2/fips202.c:31]   --->   Operation 34 'add' 'add_ln31_23' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln31_54 = zext i13 %add_ln31_23" [dilithium2/fips202.c:31]   --->   Operation 35 'zext' 'zext_ln31_54' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sm_addr_22 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_54" [dilithium2/fips202.c:31]   --->   Operation 36 'getelementptr' 'sm_addr_22' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.77ns)   --->   "%sm_load_2 = load i13 %sm_addr_22" [dilithium2/fips202.c:31]   --->   Operation 37 'load' 'sm_load_2' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln401 = add i5 %empty, i5 %trunc_ln57_read" [dilithium2/fips202.c:401]   --->   Operation 38 'add' 'add_ln401' <Predicate = (!icmp_ln400)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i5 %add_ln401" [dilithium2/fips202.c:401]   --->   Operation 39 'zext' 'zext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln401" [dilithium2/fips202.c:401]   --->   Operation 40 'getelementptr' 's_addr' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 41 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 42 'load' 's_load' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 43 [1/1] (2.34ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln401" [dilithium2/fips202.c:401]   --->   Operation 43 'icmp' 'addr_cmp' <Predicate = (!icmp_ln400)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln401 = store i64 %zext_ln401, i64 %reuse_addr_reg" [dilithium2/fips202.c:401]   --->   Operation 44 'store' 'store_ln401' <Predicate = (!icmp_ln400)> <Delay = 1.32>
ST_2 : Operation 45 [1/1] (1.32ns)   --->   "%store_ln400 = store i29 %add_ln400, i29 %i" [dilithium2/fips202.c:400]   --->   Operation 45 'store' 'store_ln400' <Predicate = (!icmp_ln400)> <Delay = 1.32>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln400)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 46 [1/2] (2.77ns)   --->   "%sm_load_1 = load i13 %sm_addr_21" [dilithium2/fips202.c:31]   --->   Operation 46 'load' 'sm_load_1' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 47 [1/2] (2.77ns)   --->   "%sm_load_2 = load i13 %sm_addr_22" [dilithium2/fips202.c:31]   --->   Operation 47 'load' 'sm_load_2' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 48 [1/1] (1.79ns)   --->   "%add_ln31_24 = add i13 %add_ln31_22, i13 2" [dilithium2/fips202.c:31]   --->   Operation 48 'add' 'add_ln31_24' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i13 %add_ln31_24" [dilithium2/fips202.c:31]   --->   Operation 49 'zext' 'zext_ln31' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sm_addr_23 = getelementptr i8 %sm, i64 0, i64 %zext_ln31" [dilithium2/fips202.c:31]   --->   Operation 50 'getelementptr' 'sm_addr_23' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.77ns)   --->   "%sm_load_3 = load i13 %sm_addr_23" [dilithium2/fips202.c:31]   --->   Operation 51 'load' 'sm_load_3' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 52 [1/1] (1.79ns)   --->   "%add_ln31_25 = add i13 %add_ln31_22, i13 3" [dilithium2/fips202.c:31]   --->   Operation 52 'add' 'add_ln31_25' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln31_55 = zext i13 %add_ln31_25" [dilithium2/fips202.c:31]   --->   Operation 53 'zext' 'zext_ln31_55' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sm_addr_25 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_55" [dilithium2/fips202.c:31]   --->   Operation 54 'getelementptr' 'sm_addr_25' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.77ns)   --->   "%sm_load_5 = load i13 %sm_addr_25" [dilithium2/fips202.c:31]   --->   Operation 55 'load' 'sm_load_5' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 56 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 56 'load' 's_load' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 4.56>
ST_4 : Operation 57 [1/2] (2.77ns)   --->   "%sm_load_3 = load i13 %sm_addr_23" [dilithium2/fips202.c:31]   --->   Operation 57 'load' 'sm_load_3' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 58 [1/2] (2.77ns)   --->   "%sm_load_5 = load i13 %sm_addr_25" [dilithium2/fips202.c:31]   --->   Operation 58 'load' 'sm_load_5' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 59 [1/1] (1.79ns)   --->   "%add_ln31_26 = add i13 %add_ln31_22, i13 4" [dilithium2/fips202.c:31]   --->   Operation 59 'add' 'add_ln31_26' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln31_56 = zext i13 %add_ln31_26" [dilithium2/fips202.c:31]   --->   Operation 60 'zext' 'zext_ln31_56' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sm_addr_26 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_56" [dilithium2/fips202.c:31]   --->   Operation 61 'getelementptr' 'sm_addr_26' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.77ns)   --->   "%sm_load_6 = load i13 %sm_addr_26" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'sm_load_6' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 63 [1/1] (1.79ns)   --->   "%add_ln31_27 = add i13 %add_ln31_22, i13 5" [dilithium2/fips202.c:31]   --->   Operation 63 'add' 'add_ln31_27' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln31_57 = zext i13 %add_ln31_27" [dilithium2/fips202.c:31]   --->   Operation 64 'zext' 'zext_ln31_57' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sm_addr_27 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_57" [dilithium2/fips202.c:31]   --->   Operation 65 'getelementptr' 'sm_addr_27' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.77ns)   --->   "%sm_load_7 = load i13 %sm_addr_27" [dilithium2/fips202.c:31]   --->   Operation 66 'load' 'sm_load_7' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 67 [1/2] (2.77ns)   --->   "%sm_load_6 = load i13 %sm_addr_26" [dilithium2/fips202.c:31]   --->   Operation 67 'load' 'sm_load_6' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 68 [1/2] (2.77ns)   --->   "%sm_load_7 = load i13 %sm_addr_27" [dilithium2/fips202.c:31]   --->   Operation 68 'load' 'sm_load_7' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 69 [1/1] (1.79ns)   --->   "%add_ln31_28 = add i13 %add_ln31_22, i13 6" [dilithium2/fips202.c:31]   --->   Operation 69 'add' 'add_ln31_28' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln31_58 = zext i13 %add_ln31_28" [dilithium2/fips202.c:31]   --->   Operation 70 'zext' 'zext_ln31_58' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sm_addr_28 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_58" [dilithium2/fips202.c:31]   --->   Operation 71 'getelementptr' 'sm_addr_28' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.77ns)   --->   "%sm_load_8 = load i13 %sm_addr_28" [dilithium2/fips202.c:31]   --->   Operation 72 'load' 'sm_load_8' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 73 [1/1] (1.79ns)   --->   "%add_ln31_29 = add i13 %add_ln31_22, i13 7" [dilithium2/fips202.c:31]   --->   Operation 73 'add' 'add_ln31_29' <Predicate = (!icmp_ln400)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_59 = zext i13 %add_ln31_29" [dilithium2/fips202.c:31]   --->   Operation 74 'zext' 'zext_ln31_59' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sm_addr_29 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_59" [dilithium2/fips202.c:31]   --->   Operation 75 'getelementptr' 'sm_addr_29' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (2.77ns)   --->   "%sm_load_9 = load i13 %sm_addr_29" [dilithium2/fips202.c:31]   --->   Operation 76 'load' 'sm_load_9' <Predicate = (!icmp_ln400)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 6 <SV = 5> <Delay = 6.37>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dilithium2/fips202.c:386]   --->   Operation 77 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (2.77ns)   --->   "%sm_load_8 = load i13 %sm_addr_28" [dilithium2/fips202.c:31]   --->   Operation 78 'load' 'sm_load_8' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 79 [1/2] (2.77ns)   --->   "%sm_load_9 = load i13 %sm_addr_29" [dilithium2/fips202.c:31]   --->   Operation 79 'load' 'sm_load_9' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401)   --->   "%r_3_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %sm_load_9, i8 %sm_load_8, i8 %sm_load_7, i8 %sm_load_6, i8 %sm_load_5, i8 %sm_load_3, i8 %sm_load_2, i8 %sm_load_1" [dilithium2/fips202.c:31]   --->   Operation 80 'bitconcatenate' 'r_3_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 81 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln401)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %s_load" [dilithium2/fips202.c:401]   --->   Operation 82 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.83ns) (out node of the LUT)   --->   "%xor_ln401 = xor i64 %reuse_select, i64 %r_3_7" [dilithium2/fips202.c:401]   --->   Operation 83 'xor' 'xor_ln401' <Predicate = true> <Delay = 0.83> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (2.77ns)   --->   "%store_ln401 = store i64 %xor_ln401, i5 %s_addr" [dilithium2/fips202.c:401]   --->   Operation 84 'store' 'store_ln401' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 85 [1/1] (1.32ns)   --->   "%store_ln401 = store i64 %xor_ln401, i64 %reuse_reg" [dilithium2/fips202.c:401]   --->   Operation 85 'store' 'store_ln401' <Predicate = true> <Delay = 1.32>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln400 = br void %for.inc" [dilithium2/fips202.c:400]   --->   Operation 86 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [16]  (1.32 ns)

 <State 2>: 7.77ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/fips202.c:401) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln31', dilithium2/fips202.c:31) [31]  (0 ns)
	'add' operation ('add_ln31_22', dilithium2/fips202.c:31) [32]  (3.21 ns)
	'add' operation ('add_ln31_23', dilithium2/fips202.c:31) [36]  (1.79 ns)
	'getelementptr' operation ('sm_addr_22', dilithium2/fips202.c:31) [38]  (0 ns)
	'load' operation ('sm_load_2', dilithium2/fips202.c:31) on array 'sm' [39]  (2.77 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_24', dilithium2/fips202.c:31) [40]  (1.79 ns)
	'getelementptr' operation ('sm_addr_23', dilithium2/fips202.c:31) [42]  (0 ns)
	'load' operation ('sm_load_3', dilithium2/fips202.c:31) on array 'sm' [43]  (2.77 ns)

 <State 4>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_26', dilithium2/fips202.c:31) [48]  (1.79 ns)
	'getelementptr' operation ('sm_addr_26', dilithium2/fips202.c:31) [50]  (0 ns)
	'load' operation ('sm_load_6', dilithium2/fips202.c:31) on array 'sm' [51]  (2.77 ns)

 <State 5>: 4.57ns
The critical path consists of the following:
	'add' operation ('add_ln31_28', dilithium2/fips202.c:31) [56]  (1.79 ns)
	'getelementptr' operation ('sm_addr_28', dilithium2/fips202.c:31) [58]  (0 ns)
	'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' [59]  (2.77 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' [59]  (2.77 ns)
	'xor' operation ('xor_ln401', dilithium2/fips202.c:401) [73]  (0.831 ns)
	'store' operation ('store_ln401', dilithium2/fips202.c:401) of variable 'xor_ln401', dilithium2/fips202.c:401 on array 's' [74]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
