version: 0.3
classes:
  - name: cache
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      cache_type: must_specify
      size: must_specify
      associativity: must_specify
      data_latency: must_specity
      block_size: must_specify
      mshr_size: must_specify
      tag_size: must_specify
      write_buffer_size: must_specify
      n_rd_ports: 1
      n_wr_ports: 1
      n_rdwr_ports: 1
      n_banks: 1
    actions:
      - name: read_access
      - name: read_miss
      - name: write_access
      - name: write_miss

  - name: func_unit
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      type: must_specify # fpu int_alu mul_alu
    actions:
      - name: instruction

  - name: xbar
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      horizontal_nodes: must_specify
      vertical_nodes: must_specify
      link_throughput: must_specity
      link_latency: must_specify
      flit_bytes: must_specify
    actions:
      - name: access

  - name: tournament_bp
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      local_pred_entries: must_specify
      local_pred_bits: must_specify
      global_pred_entries: must_specify
      global_pred_bits: must_specify
      choice_pred_entries: must_specify
      choice_pred_bits: must_specify
    actions:
      - name: access
      - name: miss

  - name: cpu_regfile
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      type: must_specify # int fp
    actions:
      - name: read
      - name: write

  - name: tlb
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      entries: must_specify
    actions:
      - name: access
      - name: miss
