# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Pong_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lupo/OneDrive\ -\ University\ of\ Leeds/Pong {C:/Users/Lupo/OneDrive - University of Leeds/Pong/Ball.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:34 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lupo/OneDrive - University of Leeds/Pong" C:/Users/Lupo/OneDrive - University of Leeds/Pong/Ball.v 
# -- Compiling module Ball
# 
# Top level modules:
# 	Ball
# End time: 12:17:34 on Apr 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lupo/OneDrive\ -\ University\ of\ Leeds/Pong/simulation {C:/Users/Lupo/OneDrive - University of Leeds/Pong/simulation/Ball_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:34 on Apr 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Lupo/OneDrive - University of Leeds/Pong/simulation" C:/Users/Lupo/OneDrive - University of Leeds/Pong/simulation/Ball_tb.v 
# -- Compiling module Ball_tb
# 
# Top level modules:
# 	Ball_tb
# End time: 12:17:34 on Apr 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Ball_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Ball_tb 
# Start time: 12:17:34 on Apr 10,2019
# Loading work.Ball_tb
# Loading work.Ball
# 
# do C:/Users/Lupo/OneDrive - University of Leeds/Pong/simulation/load_sim.tcl
# ** Error: Cannot open macro file: C:/Users/Lupo/OneDrive
# Error in macro ./Pong_run_msim_rtl_verilog.do line 14
# Cannot open macro file: C:/Users/Lupo/OneDrive
#     while executing
# "do C:/Users/Lupo/OneDrive - University of Leeds/Pong/simulation/load_sim.tcl"
