Calling target program-options parser
[15:33:13.899] [bmv2] [D] [thread 4778] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:13.900] [bmv2] [D] [thread 4778] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:13.900] [bmv2] [D] [thread 4778] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:13.900] [bmv2] [D] [thread 4778] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s1-eth1 as port 1
[15:33:13.902] [bmv2] [D] [thread 4778] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[15:33:13.939] [bmv2] [D] [thread 4778] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[15:33:13.971] [bmv2] [D] [thread 4778] Adding interface s1-eth3 as port 3
Server listening on 0.0.0.0:50051
[15:33:13.999] [bmv2] [I] [thread 4778] Starting Thrift server on port 9090
[15:33:14.000] [bmv2] [I] [thread 4778] Thrift server was started
[15:33:14.253] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Processing packet received on port 3
[15:33:14.254] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Parser 'parser': start
[15:33:14.254] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.254] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.255] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.255] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Bytes parsed: 14
[15:33:14.255] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Parser 'parser': end
[15:33:14.255] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.255] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.256] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Looking up key:

[15:33:14.256] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.256] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Action entry is basic169 - 
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Action basic169
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.256] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.257] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Looking up key:

[15:33:14.257] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.257] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.257] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.258] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.258] [bmv2] [T] [thread 4788] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.258] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.258] [bmv2] [D] [thread 4788] [0.0] [cxt 0] Egress port is 0
[15:33:14.258] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Pipeline 'egress': start
[15:33:14.258] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Pipeline 'egress': end
[15:33:14.258] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Deparser 'deparser': start
[15:33:14.258] [bmv2] [T] [thread 4789] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.258] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.259] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.259] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.259] [bmv2] [D] [thread 4789] [0.0] [cxt 0] Deparser 'deparser': end
[15:33:14.259] [bmv2] [D] [thread 4793] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:33:14.350] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Processing packet received on port 2
[15:33:14.350] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Parser 'parser': start
[15:33:14.350] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.350] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.350] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.351] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Bytes parsed: 14
[15:33:14.351] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Parser 'parser': end
[15:33:14.351] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.352] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.352] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.352] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Looking up key:

[15:33:14.352] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.352] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Action entry is basic169 - 
[15:33:14.352] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Action basic169
[15:33:14.352] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.353] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Looking up key:

[15:33:14.353] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.353] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.353] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.354] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.354] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.354] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.354] [bmv2] [T] [thread 4788] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.354] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.354] [bmv2] [D] [thread 4788] [1.0] [cxt 0] Egress port is 0
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Pipeline 'egress': start
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Pipeline 'egress': end
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Deparser 'deparser': start
[15:33:14.354] [bmv2] [T] [thread 4789] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.354] [bmv2] [D] [thread 4789] [1.0] [cxt 0] Deparser 'deparser': end
[15:33:14.355] [bmv2] [D] [thread 4793] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.381] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Processing packet received on port 2
[15:33:14.381] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Parser 'parser': start
[15:33:14.381] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.382] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.382] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.382] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Bytes parsed: 14
[15:33:14.382] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Parser 'parser': end
[15:33:14.382] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.383] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Looking up key:

[15:33:14.383] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.383] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Action entry is basic169 - 
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Action basic169
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.383] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.383] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Looking up key:

[15:33:14.384] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.384] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.384] [bmv2] [T] [thread 4788] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.384] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.384] [bmv2] [D] [thread 4788] [2.0] [cxt 0] Egress port is 0
[15:33:14.384] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Pipeline 'egress': start
[15:33:14.384] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Pipeline 'egress': end
[15:33:14.385] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Deparser 'deparser': start
[15:33:14.385] [bmv2] [T] [thread 4789] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.385] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.385] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.385] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.385] [bmv2] [D] [thread 4789] [2.0] [cxt 0] Deparser 'deparser': end
[15:33:14.385] [bmv2] [D] [thread 4793] [2.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Processing packet received on port 1
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Parser 'parser': start
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Bytes parsed: 14
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Parser 'parser': end
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Looking up key:

[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.409] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Action entry is basic169 - 
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Action basic169
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.409] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.410] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Looking up key:

[15:33:14.410] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.410] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.410] [bmv2] [T] [thread 4788] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.410] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.410] [bmv2] [D] [thread 4788] [3.0] [cxt 0] Egress port is 0
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Pipeline 'egress': start
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Pipeline 'egress': end
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Deparser 'deparser': start
[15:33:14.410] [bmv2] [T] [thread 4789] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.410] [bmv2] [D] [thread 4789] [3.0] [cxt 0] Deparser 'deparser': end
[15:33:14.411] [bmv2] [D] [thread 4793] [3.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:33:14.571] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Processing packet received on port 3
[15:33:14.571] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Parser 'parser': start
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.572] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Bytes parsed: 14
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Parser 'parser': end
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.572] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.572] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Looking up key:

[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.572] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Action entry is basic169 - 
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Action basic169
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.573] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Looking up key:

[15:33:14.573] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.573] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.573] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.574] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.574] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.574] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.574] [bmv2] [T] [thread 4788] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.574] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.574] [bmv2] [D] [thread 4788] [4.0] [cxt 0] Egress port is 0
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Pipeline 'egress': start
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Pipeline 'egress': end
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Deparser 'deparser': start
[15:33:14.574] [bmv2] [T] [thread 4789] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.574] [bmv2] [D] [thread 4789] [4.0] [cxt 0] Deparser 'deparser': end
[15:33:14.574] [bmv2] [D] [thread 4793] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.634] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Processing packet received on port 3
[15:33:14.634] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Parser 'parser': start
[15:33:14.635] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.635] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.635] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.635] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Bytes parsed: 14
[15:33:14.636] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Parser 'parser': end
[15:33:14.636] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.636] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.636] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.636] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Looking up key:

[15:33:14.636] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.636] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Action entry is basic169 - 
[15:33:14.636] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Action basic169
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.637] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.637] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Looking up key:

[15:33:14.637] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.638] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.638] [bmv2] [T] [thread 4788] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.638] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.638] [bmv2] [D] [thread 4788] [5.0] [cxt 0] Egress port is 0
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Pipeline 'egress': start
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Pipeline 'egress': end
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Deparser 'deparser': start
[15:33:14.639] [bmv2] [T] [thread 4789] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.639] [bmv2] [D] [thread 4789] [5.0] [cxt 0] Deparser 'deparser': end
[15:33:14.639] [bmv2] [D] [thread 4793] [5.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:33:14.666] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Processing packet received on port 1
[15:33:14.666] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Parser 'parser': start
[15:33:14.667] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.667] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.668] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.668] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Bytes parsed: 14
[15:33:14.668] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Parser 'parser': end
[15:33:14.668] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.668] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.668] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.668] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Looking up key:

[15:33:14.669] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.669] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Action entry is basic169 - 
[15:33:14.669] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Action basic169
[15:33:14.669] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.670] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.670] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.670] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.670] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.670] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.671] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Looking up key:

[15:33:14.671] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.671] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.671] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.672] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.672] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.672] [bmv2] [T] [thread 4788] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.672] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.672] [bmv2] [D] [thread 4788] [6.0] [cxt 0] Egress port is 0
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Pipeline 'egress': start
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Pipeline 'egress': end
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Deparser 'deparser': start
[15:33:14.672] [bmv2] [T] [thread 4789] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.672] [bmv2] [D] [thread 4789] [6.0] [cxt 0] Deparser 'deparser': end
[15:33:14.673] [bmv2] [D] [thread 4793] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.731] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Processing packet received on port 2
[15:33:14.731] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Parser 'parser': start
[15:33:14.731] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.731] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.732] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.732] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Bytes parsed: 14
[15:33:14.732] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Parser 'parser': end
[15:33:14.732] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.732] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.733] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Looking up key:

[15:33:14.733] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.733] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Action entry is basic169 - 
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Action basic169
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.733] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.733] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Looking up key:

[15:33:14.734] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.734] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.734] [bmv2] [T] [thread 4788] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.734] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.734] [bmv2] [D] [thread 4788] [7.0] [cxt 0] Egress port is 0
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Pipeline 'egress': start
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Pipeline 'egress': end
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Deparser 'deparser': start
[15:33:14.735] [bmv2] [T] [thread 4789] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.735] [bmv2] [D] [thread 4789] [7.0] [cxt 0] Deparser 'deparser': end
[15:33:14.735] [bmv2] [D] [thread 4793] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.800] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Processing packet received on port 3
[15:33:14.801] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Parser 'parser': start
[15:33:14.802] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.803] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.804] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.804] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Bytes parsed: 14
[15:33:14.805] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Parser 'parser': end
[15:33:14.805] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.806] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.806] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.807] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Looking up key:

[15:33:14.807] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.807] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Action entry is basic169 - 
[15:33:14.807] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Action basic169
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.808] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.809] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Looking up key:

[15:33:14.809] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.809] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.809] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.810] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.810] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.810] [bmv2] [T] [thread 4788] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.810] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.810] [bmv2] [D] [thread 4788] [8.0] [cxt 0] Egress port is 0
[15:33:14.810] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Pipeline 'egress': start
[15:33:14.810] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Pipeline 'egress': end
[15:33:14.810] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Deparser 'deparser': start
[15:33:14.810] [bmv2] [T] [thread 4789] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.810] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.810] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.811] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.811] [bmv2] [D] [thread 4789] [8.0] [cxt 0] Deparser 'deparser': end
[15:33:14.811] [bmv2] [D] [thread 4793] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.863] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Processing packet received on port 2
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Parser 'parser': start
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.864] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Bytes parsed: 14
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Parser 'parser': end
[15:33:14.864] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.864] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.865] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Looking up key:

[15:33:14.865] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.865] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Action entry is basic169 - 
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Action basic169
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.865] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.866] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Looking up key:

[15:33:14.866] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.866] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.866] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.867] [bmv2] [T] [thread 4788] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.867] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.867] [bmv2] [D] [thread 4788] [9.0] [cxt 0] Egress port is 0
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Processing packet received on port 2
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Parser 'parser': start
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.867] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Bytes parsed: 14
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Parser 'parser': end
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.867] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.867] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.867] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Looking up key:

[15:33:14.867] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Pipeline 'egress': start
[15:33:14.868] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Pipeline 'egress': end
[15:33:14.868] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Deparser 'deparser': start
[15:33:14.868] [bmv2] [T] [thread 4789] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.869] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.869] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.869] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.868] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.869] [bmv2] [D] [thread 4789] [9.0] [cxt 0] Deparser 'deparser': end
[15:33:14.869] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Action entry is basic169 - 
[15:33:14.869] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Action basic169
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.870] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Looking up key:

[15:33:14.870] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.869] [bmv2] [D] [thread 4793] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.870] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.870] [bmv2] [T] [thread 4788] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.870] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.870] [bmv2] [D] [thread 4788] [10.0] [cxt 0] Egress port is 0
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Pipeline 'egress': start
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Pipeline 'egress': end
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Deparser 'deparser': start
[15:33:14.871] [bmv2] [T] [thread 4789] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.871] [bmv2] [D] [thread 4789] [10.0] [cxt 0] Deparser 'deparser': end
[15:33:14.871] [bmv2] [D] [thread 4793] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.359] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Processing packet received on port 3
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Parser 'parser': start
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.360] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Bytes parsed: 14
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Parser 'parser': end
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.360] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.360] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.360] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Looking up key:

[15:33:15.361] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.361] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Action entry is basic169 - 
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Action basic169
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.361] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.362] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Looking up key:

[15:33:15.362] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.362] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.362] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.362] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.363] [bmv2] [T] [thread 4788] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.363] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.363] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.363] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.364] [bmv2] [T] [thread 4788] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.364] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.364] [bmv2] [D] [thread 4788] [11.0] [cxt 0] Egress port is 0
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Pipeline 'egress': start
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Pipeline 'egress': end
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Deparser 'deparser': start
[15:33:15.364] [bmv2] [T] [thread 4789] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.364] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.365] [bmv2] [D] [thread 4789] [11.0] [cxt 0] Deparser 'deparser': end
[15:33:15.364] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Processing packet received on port 3
[15:33:15.365] [bmv2] [D] [thread 4793] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.365] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Parser 'parser': start
[15:33:15.365] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.365] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.365] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.365] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Bytes parsed: 14
[15:33:15.366] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Parser 'parser': end
[15:33:15.366] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.366] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Looking up key:

[15:33:15.366] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.366] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Action entry is basic169 - 
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Action basic169
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.366] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.367] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Looking up key:

[15:33:15.367] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.367] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.367] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.368] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.368] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.368] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.368] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.368] [bmv2] [T] [thread 4788] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.368] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.368] [bmv2] [D] [thread 4788] [12.0] [cxt 0] Egress port is 0
[15:33:15.368] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Pipeline 'egress': start
[15:33:15.368] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Pipeline 'egress': end
[15:33:15.368] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Deparser 'deparser': start
[15:33:15.368] [bmv2] [T] [thread 4789] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.368] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.368] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.369] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.369] [bmv2] [D] [thread 4789] [12.0] [cxt 0] Deparser 'deparser': end
[15:33:15.369] [bmv2] [D] [thread 4793] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.414] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Processing packet received on port 2
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Parser 'parser': start
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.415] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Bytes parsed: 14
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Parser 'parser': end
[15:33:15.415] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Looking up key:

[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Action entry is basic169 - 
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Action basic169
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Looking up key:

[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.416] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.416] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.417] [bmv2] [T] [thread 4788] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.417] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.417] [bmv2] [D] [thread 4788] [13.0] [cxt 0] Egress port is 0
[15:33:15.417] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Processing packet received on port 2
[15:33:15.418] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Parser 'parser': start
[15:33:15.418] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.418] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.418] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Pipeline 'egress': start
[15:33:15.418] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Pipeline 'egress': end
[15:33:15.418] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Deparser 'deparser': start
[15:33:15.418] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.418] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Bytes parsed: 14
[15:33:15.418] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Parser 'parser': end
[15:33:15.419] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.419] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Looking up key:

[15:33:15.419] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.419] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Action entry is basic169 - 
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Action basic169
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.419] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.419] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Looking up key:

[15:33:15.420] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.420] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.420] [bmv2] [T] [thread 4788] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.421] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.421] [bmv2] [D] [thread 4788] [14.0] [cxt 0] Egress port is 0
[15:33:15.418] [bmv2] [T] [thread 4789] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.421] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.421] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.421] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.421] [bmv2] [D] [thread 4789] [13.0] [cxt 0] Deparser 'deparser': end
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Pipeline 'egress': start
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Pipeline 'egress': end
[15:33:15.421] [bmv2] [D] [thread 4793] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Deparser 'deparser': start
[15:33:15.421] [bmv2] [T] [thread 4789] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.421] [bmv2] [D] [thread 4789] [14.0] [cxt 0] Deparser 'deparser': end
[15:33:15.422] [bmv2] [D] [thread 4793] [14.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.433] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Processing packet received on port 1
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Parser 'parser': start
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Bytes parsed: 14
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Parser 'parser': end
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Looking up key:

[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.434] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Action entry is basic169 - 
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Action basic169
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.434] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.435] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Looking up key:

[15:33:15.435] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.435] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.435] [bmv2] [T] [thread 4788] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.435] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.435] [bmv2] [D] [thread 4788] [15.0] [cxt 0] Egress port is 0
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Processing packet received on port 2
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Parser 'parser': start
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.435] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Bytes parsed: 14
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Parser 'parser': end
[15:33:15.435] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.435] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Looking up key:

[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Action entry is basic169 - 
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Action basic169
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Looking up key:

[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.436] [bmv2] [T] [thread 4788] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.436] [bmv2] [D] [thread 4788] [16.0] [cxt 0] Egress port is 0
[15:33:15.436] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Processing packet received on port 1
[15:33:15.436] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Parser 'parser': start
[15:33:15.436] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Bytes parsed: 14
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Parser 'parser': end
[15:33:15.435] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Pipeline 'egress': start
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Pipeline 'egress': end
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Deparser 'deparser': start
[15:33:15.437] [bmv2] [T] [thread 4789] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.437] [bmv2] [D] [thread 4789] [15.0] [cxt 0] Deparser 'deparser': end
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.437] [bmv2] [D] [thread 4793] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Looking up key:

[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Action entry is basic169 - 
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Action basic169
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Looking up key:

[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.437] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.437] [bmv2] [T] [thread 4788] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.438] [bmv2] [T] [thread 4788] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.438] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.438] [bmv2] [D] [thread 4788] [17.0] [cxt 0] Egress port is 0
[15:33:15.437] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Pipeline 'egress': start
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Pipeline 'egress': end
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Deparser 'deparser': start
[15:33:15.438] [bmv2] [T] [thread 4789] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.438] [bmv2] [D] [thread 4789] [16.0] [cxt 0] Deparser 'deparser': end
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Pipeline 'egress': start
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Pipeline 'egress': end
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Deparser 'deparser': start
[15:33:15.438] [bmv2] [T] [thread 4789] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.438] [bmv2] [D] [thread 4789] [17.0] [cxt 0] Deparser 'deparser': end
[15:33:15.438] [bmv2] [D] [thread 4793] [16.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.438] [bmv2] [D] [thread 4793] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.654] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Processing packet received on port 1
[15:33:15.655] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Parser 'parser': start
[15:33:15.655] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.656] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.657] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.658] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Bytes parsed: 14
[15:33:15.659] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Parser 'parser': end
[15:33:15.659] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.659] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.660] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.660] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Looking up key:

[15:33:15.661] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.661] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Action entry is basic169 - 
[15:33:15.662] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Action basic169
[15:33:15.662] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.662] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.662] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.662] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.663] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.663] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.663] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Looking up key:

[15:33:15.663] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.664] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.664] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.664] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.664] [bmv2] [T] [thread 4788] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.665] [bmv2] [T] [thread 4788] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.665] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.665] [bmv2] [D] [thread 4788] [18.0] [cxt 0] Egress port is 0
[15:33:15.665] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Processing packet received on port 3
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Parser 'parser': start
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.666] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Pipeline 'egress': start
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.666] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Bytes parsed: 14
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Parser 'parser': end
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.666] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.666] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.666] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Pipeline 'egress': end
[15:33:15.666] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Deparser 'deparser': start
[15:33:15.666] [bmv2] [T] [thread 4789] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.666] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.666] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.667] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.667] [bmv2] [D] [thread 4789] [18.0] [cxt 0] Deparser 'deparser': end
[15:33:15.666] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Looking up key:

[15:33:15.667] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.667] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Action entry is basic169 - 
[15:33:15.667] [bmv2] [D] [thread 4793] [18.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Action basic169
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.667] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.667] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Looking up key:

[15:33:15.667] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.667] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.668] [bmv2] [T] [thread 4788] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.668] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.668] [bmv2] [D] [thread 4788] [19.0] [cxt 0] Egress port is 0
[15:33:15.668] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Processing packet received on port 3
[15:33:15.668] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Parser 'parser': start
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Bytes parsed: 14
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Parser 'parser': end
[15:33:15.668] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Pipeline 'egress': start
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Looking up key:

[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Action entry is basic169 - 
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Action basic169
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.669] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Looking up key:

[15:33:15.669] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.670] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.670] [bmv2] [T] [thread 4788] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.670] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.670] [bmv2] [D] [thread 4788] [20.0] [cxt 0] Egress port is 0
[15:33:15.669] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Pipeline 'egress': end
[15:33:15.670] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Deparser 'deparser': start
[15:33:15.670] [bmv2] [T] [thread 4789] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.670] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.670] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.670] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.670] [bmv2] [D] [thread 4789] [19.0] [cxt 0] Deparser 'deparser': end
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Pipeline 'egress': start
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Pipeline 'egress': end
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Deparser 'deparser': start
[15:33:15.670] [bmv2] [T] [thread 4789] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.670] [bmv2] [D] [thread 4789] [20.0] [cxt 0] Deparser 'deparser': end
[15:33:15.670] [bmv2] [D] [thread 4793] [19.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.671] [bmv2] [D] [thread 4793] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.826] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Processing packet received on port 3
[15:33:15.827] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Parser 'parser': start
[15:33:15.827] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.828] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.828] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.829] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Bytes parsed: 14
[15:33:15.829] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Parser 'parser': end
[15:33:15.830] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.830] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.830] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.831] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Looking up key:

[15:33:15.831] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.832] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Action entry is basic169 - 
[15:33:15.832] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Action basic169
[15:33:15.832] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.833] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.833] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.833] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.834] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.834] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.834] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Looking up key:

[15:33:15.834] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.834] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.834] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.834] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.835] [bmv2] [T] [thread 4788] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.835] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.835] [bmv2] [D] [thread 4788] [21.0] [cxt 0] Egress port is 0
[15:33:15.835] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Pipeline 'egress': start
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Pipeline 'egress': end
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Deparser 'deparser': start
[15:33:15.836] [bmv2] [T] [thread 4789] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.836] [bmv2] [D] [thread 4789] [21.0] [cxt 0] Deparser 'deparser': end
[15:33:15.836] [bmv2] [D] [thread 4793] [21.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.013] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Processing packet received on port 2
[15:33:16.013] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Parser 'parser': start
[15:33:16.013] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:16.014] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Extracting header 'ethernet'
[15:33:16.014] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:16.015] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Bytes parsed: 14
[15:33:16.015] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Parser 'parser': end
[15:33:16.015] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Pipeline 'ingress': start
[15:33:16.016] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:16.016] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:16.017] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Looking up key:

[15:33:16.017] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:16.017] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Action entry is basic169 - 
[15:33:16.017] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Action basic169
[15:33:16.017] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:16.017] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:16.018] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Looking up key:

[15:33:16.018] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:16.018] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:16.018] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:16.019] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:16.019] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:16.019] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:16.019] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:16.019] [bmv2] [T] [thread 4788] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:16.019] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Pipeline 'ingress': end
[15:33:16.019] [bmv2] [D] [thread 4788] [22.0] [cxt 0] Egress port is 0
[15:33:16.019] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Processing packet received on port 3
[15:33:16.019] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Parser 'parser': start
[15:33:16.019] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:16.019] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Extracting header 'ethernet'
[15:33:16.019] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:16.019] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Bytes parsed: 14
[15:33:16.020] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Parser 'parser': end
[15:33:16.020] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Pipeline 'ingress': start
[15:33:16.020] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:16.020] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Looking up key:

[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Action entry is basic169 - 
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Action basic169
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:16.021] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Looking up key:

[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:16.021] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:16.022] [bmv2] [T] [thread 4788] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:16.022] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Pipeline 'ingress': end
[15:33:16.022] [bmv2] [D] [thread 4788] [23.0] [cxt 0] Egress port is 0
[15:33:16.019] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Pipeline 'egress': start
[15:33:16.022] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Pipeline 'egress': end
[15:33:16.022] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Deparser 'deparser': start
[15:33:16.023] [bmv2] [T] [thread 4789] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:16.023] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:33:16.023] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:33:16.023] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:16.023] [bmv2] [D] [thread 4789] [22.0] [cxt 0] Deparser 'deparser': end
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Pipeline 'egress': start
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Pipeline 'egress': end
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Deparser 'deparser': start
[15:33:16.023] [bmv2] [T] [thread 4789] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:16.023] [bmv2] [D] [thread 4789] [23.0] [cxt 0] Deparser 'deparser': end
[15:33:16.023] [bmv2] [D] [thread 4793] [22.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.023] [bmv2] [D] [thread 4793] [23.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.481] [bmv2] [W] [thread 4840] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:33:16.482] [bmv2] [D] [thread 4840] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:16.483] [bmv2] [D] [thread 4840] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:16.483] [bmv2] [D] [thread 4840] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:16.484] [bmv2] [D] [thread 4840] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.485] [bmv2] [D] [thread 4840] simple_switch target has been notified of a config swap
[15:33:16.487] [bmv2] [D] [thread 4841] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.489] [bmv2] [D] [thread 4840] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:33:16.489] [bmv2] [D] [thread 4840] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000111,1,

[15:33:16.490] [bmv2] [D] [thread 4841] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:33:16.490] [bmv2] [D] [thread 4841] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[15:33:16.491] [bmv2] [D] [thread 4840] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:33:16.491] [bmv2] [D] [thread 4840] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[15:33:19.103] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Processing packet received on port 2
[15:33:19.104] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Parser 'parser': start
[15:33:19.105] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.105] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.106] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.106] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Bytes parsed: 14
[15:33:19.107] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Parser 'parser': end
[15:33:19.107] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.107] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.108] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.108] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Looking up key:

[15:33:19.108] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.108] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Action entry is basic169 - 
[15:33:19.108] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Action basic169
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.109] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Looking up key:

[15:33:19.109] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.109] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.109] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.110] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.110] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.110] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.110] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.111] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.111] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.111] [bmv2] [T] [thread 4788] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.111] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.112] [bmv2] [D] [thread 4788] [24.0] [cxt 0] Egress port is 0
[15:33:19.112] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Processing packet received on port 3
[15:33:19.112] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Parser 'parser': start
[15:33:19.112] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.113] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.112] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Pipeline 'egress': start
[15:33:19.113] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Pipeline 'egress': end
[15:33:19.113] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.114] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Bytes parsed: 14
[15:33:19.114] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Parser 'parser': end
[15:33:19.114] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.114] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.114] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.114] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Looking up key:

[15:33:19.114] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.115] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Action entry is basic169 - 
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Action basic169
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.115] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Looking up key:

[15:33:19.115] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.115] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.115] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.116] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.116] [bmv2] [T] [thread 4788] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.116] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.116] [bmv2] [D] [thread 4788] [25.0] [cxt 0] Egress port is 0
[15:33:19.114] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Deparser 'deparser': start
[15:33:19.116] [bmv2] [T] [thread 4789] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.116] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.116] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.116] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.116] [bmv2] [D] [thread 4789] [24.0] [cxt 0] Deparser 'deparser': end
[15:33:19.116] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Pipeline 'egress': start
[15:33:19.116] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Pipeline 'egress': end
[15:33:19.116] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Deparser 'deparser': start
[15:33:19.116] [bmv2] [T] [thread 4789] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.116] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.117] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.117] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.117] [bmv2] [D] [thread 4789] [25.0] [cxt 0] Deparser 'deparser': end
[15:33:19.116] [bmv2] [D] [thread 4793] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.117] [bmv2] [D] [thread 4793] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.338] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Processing packet received on port 2
[15:33:19.338] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Parser 'parser': start
[15:33:19.339] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.339] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.340] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.343] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Bytes parsed: 14
[15:33:19.343] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Parser 'parser': end
[15:33:19.343] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.343] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.343] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.343] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Looking up key:

[15:33:19.343] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.343] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Action entry is basic169 - 
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Action basic169
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.344] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Looking up key:

[15:33:19.344] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.344] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.344] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.345] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.345] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.345] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.345] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.345] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.346] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.346] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.346] [bmv2] [T] [thread 4788] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.346] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.346] [bmv2] [D] [thread 4788] [26.0] [cxt 0] Egress port is 0
[15:33:19.347] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Pipeline 'egress': start
[15:33:19.347] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Pipeline 'egress': end
[15:33:19.347] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Deparser 'deparser': start
[15:33:19.347] [bmv2] [T] [thread 4789] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.347] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.347] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.348] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.348] [bmv2] [D] [thread 4789] [26.0] [cxt 0] Deparser 'deparser': end
[15:33:19.348] [bmv2] [D] [thread 4793] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.858] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Processing packet received on port 1
[15:33:19.858] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Parser 'parser': start
[15:33:19.859] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.859] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.859] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.859] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Bytes parsed: 14
[15:33:19.860] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Parser 'parser': end
[15:33:19.860] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.860] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.861] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.861] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Looking up key:

[15:33:19.861] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.861] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Action entry is basic169 - 
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Action basic169
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.862] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.863] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Looking up key:

[15:33:19.863] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.863] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.863] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.863] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.863] [bmv2] [T] [thread 4788] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.864] [bmv2] [T] [thread 4788] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.864] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.864] [bmv2] [D] [thread 4788] [27.0] [cxt 0] Egress port is 0
[15:33:19.864] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Pipeline 'egress': start
[15:33:19.865] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Pipeline 'egress': end
[15:33:19.865] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Deparser 'deparser': start
[15:33:19.865] [bmv2] [T] [thread 4789] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.865] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.865] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.865] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.866] [bmv2] [D] [thread 4789] [27.0] [cxt 0] Deparser 'deparser': end
[15:33:19.866] [bmv2] [D] [thread 4793] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:20.122] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Processing packet received on port 3
[15:33:20.122] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Parser 'parser': start
[15:33:20.123] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:20.123] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Extracting header 'ethernet'
[15:33:20.123] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:20.124] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Bytes parsed: 14
[15:33:20.124] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Parser 'parser': end
[15:33:20.124] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Pipeline 'ingress': start
[15:33:20.125] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:20.125] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:20.125] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Looking up key:

[15:33:20.126] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:20.126] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Action entry is basic169 - 
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Action basic169
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:20.126] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:20.127] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:20.127] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Looking up key:

[15:33:20.127] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:20.128] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:20.128] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:20.128] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:20.128] [bmv2] [T] [thread 4788] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:20.128] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:20.129] [bmv2] [T] [thread 4788] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:20.129] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Pipeline 'ingress': end
[15:33:20.130] [bmv2] [D] [thread 4788] [28.0] [cxt 0] Egress port is 0
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Pipeline 'egress': start
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Pipeline 'egress': end
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Deparser 'deparser': start
[15:33:20.130] [bmv2] [T] [thread 4789] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:33:20.130] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:20.131] [bmv2] [D] [thread 4789] [28.0] [cxt 0] Deparser 'deparser': end
[15:33:20.131] [bmv2] [D] [thread 4793] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:26.506] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Processing packet received on port 2
[15:33:26.506] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Parser 'parser': start
[15:33:26.507] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:26.507] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Extracting header 'ethernet'
[15:33:26.507] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:26.508] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Bytes parsed: 14
[15:33:26.508] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Parser 'parser': end
[15:33:26.509] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Pipeline 'ingress': start
[15:33:26.510] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:26.510] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:26.510] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Looking up key:

[15:33:26.510] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:26.510] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Action entry is basic169 - 
[15:33:26.510] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Action basic169
[15:33:26.510] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:26.511] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:26.511] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:26.511] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:26.512] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:26.512] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:26.512] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Looking up key:

[15:33:26.512] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:26.513] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:26.513] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:26.513] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:26.513] [bmv2] [T] [thread 4788] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:26.513] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:26.514] [bmv2] [T] [thread 4788] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:26.514] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Pipeline 'ingress': end
[15:33:26.514] [bmv2] [D] [thread 4788] [29.0] [cxt 0] Egress port is 0
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Pipeline 'egress': start
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Pipeline 'egress': end
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Deparser 'deparser': start
[15:33:26.515] [bmv2] [T] [thread 4789] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:26.515] [bmv2] [D] [thread 4789] [29.0] [cxt 0] Deparser 'deparser': end
[15:33:26.515] [bmv2] [D] [thread 4793] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:26.763] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Processing packet received on port 3
[15:33:26.763] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Parser 'parser': start
[15:33:26.764] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:26.764] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Extracting header 'ethernet'
[15:33:26.765] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:26.765] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Bytes parsed: 14
[15:33:26.765] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Parser 'parser': end
[15:33:26.766] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Pipeline 'ingress': start
[15:33:26.766] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:26.767] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:26.767] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Looking up key:

[15:33:26.768] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:26.768] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Action entry is basic169 - 
[15:33:26.768] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Action basic169
[15:33:26.768] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:26.769] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Looking up key:

[15:33:26.769] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:26.769] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:26.769] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:26.770] [bmv2] [T] [thread 4788] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:26.770] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Pipeline 'ingress': end
[15:33:26.770] [bmv2] [D] [thread 4788] [30.0] [cxt 0] Egress port is 0
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Pipeline 'egress': start
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Pipeline 'egress': end
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Deparser 'deparser': start
[15:33:26.771] [bmv2] [T] [thread 4789] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:26.771] [bmv2] [D] [thread 4789] [30.0] [cxt 0] Deparser 'deparser': end
[15:33:26.771] [bmv2] [D] [thread 4793] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:27.274] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Processing packet received on port 2
[15:33:27.274] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Parser 'parser': start
[15:33:27.275] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:27.275] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Extracting header 'ethernet'
[15:33:27.275] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:27.275] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Bytes parsed: 14
[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Parser 'parser': end
[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Pipeline 'ingress': start
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Looking up key:

[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Action entry is basic169 - 
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Action basic169
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:27.276] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Looking up key:

[15:33:27.276] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:27.277] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:27.277] [bmv2] [T] [thread 4788] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:27.277] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Pipeline 'ingress': end
[15:33:27.277] [bmv2] [D] [thread 4788] [31.0] [cxt 0] Egress port is 0
[15:33:27.277] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Pipeline 'egress': start
[15:33:27.277] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Pipeline 'egress': end
[15:33:27.277] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Deparser 'deparser': start
[15:33:27.277] [bmv2] [T] [thread 4789] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:27.278] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:33:27.278] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:33:27.278] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:27.278] [bmv2] [D] [thread 4789] [31.0] [cxt 0] Deparser 'deparser': end
[15:33:27.278] [bmv2] [D] [thread 4793] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.574] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Processing packet received on port 1
[15:33:28.575] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Parser 'parser': start
[15:33:28.575] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.576] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.576] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.577] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Bytes parsed: 14
[15:33:28.577] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Parser 'parser': end
[15:33:28.577] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.577] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.578] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.578] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Looking up key:

[15:33:28.579] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.580] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Action entry is basic169 - 
[15:33:28.580] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Action basic169
[15:33:28.581] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.581] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.581] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.582] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.582] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.582] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.582] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Looking up key:

[15:33:28.582] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.582] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.582] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.582] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.583] [bmv2] [T] [thread 4788] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.583] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.583] [bmv2] [D] [thread 4788] [32.0] [cxt 0] Egress port is 0
[15:33:28.583] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Processing packet received on port 3
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Parser 'parser': start
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.584] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Bytes parsed: 14
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Parser 'parser': end
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.584] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.584] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Looking up key:

[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.584] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Action entry is basic169 - 
[15:33:28.584] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Action basic169
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.584] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Pipeline 'egress': start
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Pipeline 'egress': end
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Deparser 'deparser': start
[15:33:28.585] [bmv2] [T] [thread 4789] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.585] [bmv2] [D] [thread 4789] [32.0] [cxt 0] Deparser 'deparser': end
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.585] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.586] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Looking up key:

[15:33:28.586] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.586] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.586] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.587] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.587] [bmv2] [T] [thread 4788] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.587] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.587] [bmv2] [D] [thread 4788] [33.0] [cxt 0] Egress port is 0
[15:33:28.585] [bmv2] [D] [thread 4793] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Pipeline 'egress': start
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Pipeline 'egress': end
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Deparser 'deparser': start
[15:33:28.587] [bmv2] [T] [thread 4789] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.587] [bmv2] [D] [thread 4789] [33.0] [cxt 0] Deparser 'deparser': end
[15:33:28.587] [bmv2] [D] [thread 4793] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:37.670] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Processing packet received on port 1
[15:33:37.670] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser 'parser': start
[15:33:37.671] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:37.671] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Extracting header 'ethernet'
[15:33:37.672] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser state 'start': key is 0800
[15:33:37.672] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Bytes parsed: 14
[15:33:37.673] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:33:37.673] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Extracting header 'ipv4'
[15:33:37.674] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[15:33:37.674] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Bytes parsed: 34
[15:33:37.675] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Parser 'parser': end
[15:33:37.675] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Pipeline 'ingress': start
[15:33:37.676] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:37.676] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:37.677] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Looking up key:

[15:33:37.677] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:37.678] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Action entry is basic169 - 
[15:33:37.679] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Action basic169
[15:33:37.679] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:37.680] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:37.680] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:37.681] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:37.681] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:37.681] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:37.682] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Looking up key:

[15:33:37.682] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:37.682] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:37.682] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:37.682] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:37.682] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:37.682] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is true
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[15:33:37.683] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[15:33:37.683] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[15:33:37.683] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,2,

[15:33:37.683] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000200,2,
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] Action MyIngress.ipv4_forward
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[15:33:37.683] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[15:33:37.684] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[15:33:37.684] [bmv2] [T] [thread 4788] [34.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[15:33:37.684] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Pipeline 'ingress': end
[15:33:37.684] [bmv2] [D] [thread 4788] [34.0] [cxt 0] Egress port is 2
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Pipeline 'egress': start
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Pipeline 'egress': end
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparser 'deparser': start
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Updating checksum 'cksum'
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparsing header 'ipv4'
[15:33:37.684] [bmv2] [D] [thread 4791] [34.0] [cxt 0] Deparser 'deparser': end
[15:33:37.685] [bmv2] [D] [thread 4793] [34.0] [cxt 0] Transmitting packet of size 82 out of port 2
[15:33:40.586] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Processing packet received on port 2
[15:33:40.586] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Parser 'parser': start
[15:33:40.587] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:40.587] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Extracting header 'ethernet'
[15:33:40.587] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:40.588] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Bytes parsed: 14
[15:33:40.588] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Parser 'parser': end
[15:33:40.589] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Pipeline 'ingress': start
[15:33:40.589] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:40.589] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:40.590] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Looking up key:

[15:33:40.590] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:40.590] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Action entry is basic169 - 
[15:33:40.591] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Action basic169
[15:33:40.591] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:40.591] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:40.591] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:40.592] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:40.592] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:40.592] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:40.593] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Looking up key:

[15:33:40.593] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:40.593] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:40.593] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:40.594] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:40.594] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:40.594] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:40.594] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:40.594] [bmv2] [T] [thread 4788] [35.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:40.594] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Pipeline 'ingress': end
[15:33:40.594] [bmv2] [D] [thread 4788] [35.0] [cxt 0] Egress port is 0
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Pipeline 'egress': start
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Pipeline 'egress': end
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Deparser 'deparser': start
[15:33:40.594] [bmv2] [T] [thread 4789] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Deparsing header 'ethernet'
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Deparsing header 'int_pai'
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:40.594] [bmv2] [D] [thread 4789] [35.0] [cxt 0] Deparser 'deparser': end
[15:33:40.594] [bmv2] [D] [thread 4793] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:41.353] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Processing packet received on port 3
[15:33:41.354] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Parser 'parser': start
[15:33:41.354] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:41.355] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Extracting header 'ethernet'
[15:33:41.355] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:41.356] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Bytes parsed: 14
[15:33:41.356] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Parser 'parser': end
[15:33:41.357] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Pipeline 'ingress': start
[15:33:41.357] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:41.357] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:41.357] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Looking up key:

[15:33:41.358] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:41.358] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Action entry is basic169 - 
[15:33:41.358] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Action basic169
[15:33:41.358] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:41.358] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:41.359] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Looking up key:

[15:33:41.359] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:41.359] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:41.359] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:41.360] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:41.360] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:41.360] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:41.360] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:41.360] [bmv2] [T] [thread 4788] [36.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:41.360] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Pipeline 'ingress': end
[15:33:41.360] [bmv2] [D] [thread 4788] [36.0] [cxt 0] Egress port is 0
[15:33:41.360] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Pipeline 'egress': start
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Pipeline 'egress': end
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Deparser 'deparser': start
[15:33:41.361] [bmv2] [T] [thread 4789] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Deparsing header 'ethernet'
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Deparsing header 'int_pai'
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:41.361] [bmv2] [D] [thread 4789] [36.0] [cxt 0] Deparser 'deparser': end
[15:33:41.361] [bmv2] [D] [thread 4793] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:44.426] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Processing packet received on port 3
[15:33:44.427] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Parser 'parser': start
[15:33:44.427] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:44.427] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Extracting header 'ethernet'
[15:33:44.428] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:44.428] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Bytes parsed: 14
[15:33:44.428] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Parser 'parser': end
[15:33:44.429] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Pipeline 'ingress': start
[15:33:44.429] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:44.429] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:44.429] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Looking up key:

[15:33:44.430] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:44.430] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Action entry is basic169 - 
[15:33:44.430] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Action basic169
[15:33:44.430] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:44.430] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:44.430] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:44.431] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Looking up key:

[15:33:44.431] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:44.431] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:44.431] [bmv2] [T] [thread 4788] [37.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:44.431] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Pipeline 'ingress': end
[15:33:44.431] [bmv2] [D] [thread 4788] [37.0] [cxt 0] Egress port is 0
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Pipeline 'egress': start
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Pipeline 'egress': end
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Deparser 'deparser': start
[15:33:44.432] [bmv2] [T] [thread 4789] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Deparsing header 'ethernet'
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Deparsing header 'int_pai'
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:44.432] [bmv2] [D] [thread 4789] [37.0] [cxt 0] Deparser 'deparser': end
[15:33:44.432] [bmv2] [D] [thread 4793] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:45.706] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Processing packet received on port 2
[15:33:45.706] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Parser 'parser': start
[15:33:45.706] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:45.706] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Extracting header 'ethernet'
[15:33:45.706] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:45.707] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Bytes parsed: 14
[15:33:45.707] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Parser 'parser': end
[15:33:45.707] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Pipeline 'ingress': start
[15:33:45.707] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:45.707] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:45.707] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Looking up key:

[15:33:45.707] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:45.707] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Action entry is basic169 - 
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Action basic169
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:45.708] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Looking up key:

[15:33:45.708] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:45.708] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:45.708] [bmv2] [T] [thread 4788] [38.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:45.709] [bmv2] [T] [thread 4788] [38.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:45.710] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Pipeline 'ingress': end
[15:33:45.710] [bmv2] [D] [thread 4788] [38.0] [cxt 0] Egress port is 0
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Pipeline 'egress': start
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Pipeline 'egress': end
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Deparser 'deparser': start
[15:33:45.711] [bmv2] [T] [thread 4789] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Deparsing header 'ethernet'
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Deparsing header 'int_pai'
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:45.711] [bmv2] [D] [thread 4789] [38.0] [cxt 0] Deparser 'deparser': end
[15:33:45.711] [bmv2] [D] [thread 4793] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:47.754] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Processing packet received on port 1
[15:33:47.754] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Parser 'parser': start
[15:33:47.754] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:47.755] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Extracting header 'ethernet'
[15:33:47.755] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:47.756] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Bytes parsed: 14
[15:33:47.756] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Parser 'parser': end
[15:33:47.756] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Pipeline 'ingress': start
[15:33:47.756] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:47.757] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:47.758] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Looking up key:

[15:33:47.758] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:47.758] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Action entry is basic169 - 
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Action basic169
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:47.759] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:47.759] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Looking up key:

[15:33:47.759] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:47.759] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:47.760] [bmv2] [T] [thread 4788] [39.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:47.760] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Pipeline 'ingress': end
[15:33:47.760] [bmv2] [D] [thread 4788] [39.0] [cxt 0] Egress port is 0
[15:33:47.760] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Pipeline 'egress': start
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Pipeline 'egress': end
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Deparser 'deparser': start
[15:33:47.761] [bmv2] [T] [thread 4789] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Deparsing header 'ethernet'
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Deparsing header 'int_pai'
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:47.761] [bmv2] [D] [thread 4789] [39.0] [cxt 0] Deparser 'deparser': end
[15:33:47.761] [bmv2] [D] [thread 4793] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:08.239] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Processing packet received on port 2
[15:34:08.239] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Parser 'parser': start
[15:34:08.240] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:08.240] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Extracting header 'ethernet'
[15:34:08.241] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:08.241] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Bytes parsed: 14
[15:34:08.241] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Parser 'parser': end
[15:34:08.242] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Pipeline 'ingress': start
[15:34:08.242] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:08.242] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:08.243] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Looking up key:

[15:34:08.243] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:08.244] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Action entry is basic169 - 
[15:34:08.244] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Action basic169
[15:34:08.244] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:08.244] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:08.244] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:08.245] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:08.245] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:08.245] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:08.245] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Looking up key:

[15:34:08.245] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:08.245] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:08.246] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:08.247] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:08.247] [bmv2] [T] [thread 4788] [40.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:08.247] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Pipeline 'ingress': end
[15:34:08.247] [bmv2] [D] [thread 4788] [40.0] [cxt 0] Egress port is 0
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Pipeline 'egress': start
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Pipeline 'egress': end
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Deparser 'deparser': start
[15:34:08.247] [bmv2] [T] [thread 4789] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Deparsing header 'ethernet'
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Deparsing header 'int_pai'
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:08.247] [bmv2] [D] [thread 4789] [40.0] [cxt 0] Deparser 'deparser': end
[15:34:08.248] [bmv2] [D] [thread 4793] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:12.349] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Processing packet received on port 3
[15:34:12.350] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Parser 'parser': start
[15:34:12.350] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:12.351] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Extracting header 'ethernet'
[15:34:12.351] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:12.351] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Bytes parsed: 14
[15:34:12.352] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Parser 'parser': end
[15:34:12.352] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Pipeline 'ingress': start
[15:34:12.352] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:12.352] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:12.352] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Looking up key:

[15:34:12.352] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:12.352] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Action entry is basic169 - 
[15:34:12.352] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Action basic169
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:12.353] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:12.353] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Looking up key:

[15:34:12.353] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:12.353] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:12.354] [bmv2] [T] [thread 4788] [41.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:12.354] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Pipeline 'ingress': end
[15:34:12.354] [bmv2] [D] [thread 4788] [41.0] [cxt 0] Egress port is 0
[15:34:12.354] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Pipeline 'egress': start
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Pipeline 'egress': end
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Deparser 'deparser': start
[15:34:12.355] [bmv2] [T] [thread 4789] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Deparsing header 'ethernet'
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Deparsing header 'int_pai'
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:12.355] [bmv2] [D] [thread 4789] [41.0] [cxt 0] Deparser 'deparser': end
[15:34:12.355] [bmv2] [D] [thread 4793] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:18.474] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Processing packet received on port 3
[15:34:18.474] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Parser 'parser': start
[15:34:18.475] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:18.475] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Extracting header 'ethernet'
[15:34:18.475] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:18.475] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Bytes parsed: 14
[15:34:18.475] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Parser 'parser': end
[15:34:18.475] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Pipeline 'ingress': start
[15:34:18.475] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:18.476] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Looking up key:

[15:34:18.476] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:18.476] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Action entry is basic169 - 
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Action basic169
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:18.476] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:18.477] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Looking up key:

[15:34:18.477] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:18.477] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:18.477] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:18.478] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:18.478] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:18.478] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:18.478] [bmv2] [T] [thread 4788] [42.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:18.478] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Pipeline 'ingress': end
[15:34:18.478] [bmv2] [D] [thread 4788] [42.0] [cxt 0] Egress port is 0
[15:34:18.478] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Pipeline 'egress': start
[15:34:18.478] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Pipeline 'egress': end
[15:34:18.478] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Deparser 'deparser': start
[15:34:18.478] [bmv2] [T] [thread 4789] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:18.478] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Deparsing header 'ethernet'
[15:34:18.479] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Deparsing header 'int_pai'
[15:34:18.479] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:18.479] [bmv2] [D] [thread 4789] [42.0] [cxt 0] Deparser 'deparser': end
[15:34:18.479] [bmv2] [D] [thread 4793] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:20.522] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Processing packet received on port 2
[15:34:20.522] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Parser 'parser': start
[15:34:20.522] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:20.523] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Extracting header 'ethernet'
[15:34:20.523] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:20.523] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Bytes parsed: 14
[15:34:20.523] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Parser 'parser': end
[15:34:20.524] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Pipeline 'ingress': start
[15:34:20.524] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:20.524] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:20.524] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Looking up key:

[15:34:20.524] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:20.525] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Action entry is basic169 - 
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Action basic169
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:20.525] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Looking up key:

[15:34:20.525] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:20.525] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:20.525] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:20.526] [bmv2] [T] [thread 4788] [43.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:20.526] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Pipeline 'ingress': end
[15:34:20.526] [bmv2] [D] [thread 4788] [43.0] [cxt 0] Egress port is 0
[15:34:20.527] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Pipeline 'egress': start
[15:34:20.527] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Pipeline 'egress': end
[15:34:20.527] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Deparser 'deparser': start
[15:34:20.527] [bmv2] [T] [thread 4789] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:20.527] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Deparsing header 'ethernet'
[15:34:20.527] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Deparsing header 'int_pai'
[15:34:20.528] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:20.528] [bmv2] [D] [thread 4789] [43.0] [cxt 0] Deparser 'deparser': end
[15:34:20.528] [bmv2] [D] [thread 4793] [43.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:22.576] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Processing packet received on port 1
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Parser 'parser': start
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Extracting header 'ethernet'
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:22.577] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Bytes parsed: 14
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Parser 'parser': end
[15:34:22.577] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Pipeline 'ingress': start
[15:34:22.578] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:22.578] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:22.578] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Looking up key:

[15:34:22.579] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:22.579] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Action entry is basic169 - 
[15:34:22.580] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Action basic169
[15:34:22.580] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:22.580] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:22.581] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Looking up key:

[15:34:22.581] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:22.581] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:22.581] [bmv2] [T] [thread 4788] [44.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:22.582] [bmv2] [T] [thread 4788] [44.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:22.582] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Pipeline 'ingress': end
[15:34:22.582] [bmv2] [D] [thread 4788] [44.0] [cxt 0] Egress port is 0
[15:34:22.582] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Pipeline 'egress': start
[15:34:22.582] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Pipeline 'egress': end
[15:34:22.583] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Deparser 'deparser': start
[15:34:22.583] [bmv2] [T] [thread 4789] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:22.583] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Deparsing header 'ethernet'
[15:34:22.583] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Deparsing header 'int_pai'
[15:34:22.583] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:22.583] [bmv2] [D] [thread 4789] [44.0] [cxt 0] Deparser 'deparser': end
[15:34:22.583] [bmv2] [D] [thread 4793] [44.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:01.483] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Processing packet received on port 2
[15:35:01.483] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Parser 'parser': start
[15:35:01.484] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:01.484] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Extracting header 'ethernet'
[15:35:01.484] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:01.484] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Bytes parsed: 14
[15:35:01.484] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Parser 'parser': end
[15:35:01.485] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Pipeline 'ingress': start
[15:35:01.485] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:01.485] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:01.485] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Looking up key:

[15:35:01.485] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:01.485] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Action entry is basic169 - 
[15:35:01.485] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Action basic169
[15:35:01.485] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:01.486] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Looking up key:

[15:35:01.486] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:01.486] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:01.486] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:01.487] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:01.488] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:01.488] [bmv2] [T] [thread 4788] [45.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:01.488] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Pipeline 'ingress': end
[15:35:01.488] [bmv2] [D] [thread 4788] [45.0] [cxt 0] Egress port is 0
[15:35:01.488] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Pipeline 'egress': start
[15:35:01.488] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Pipeline 'egress': end
[15:35:01.488] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Deparser 'deparser': start
[15:35:01.488] [bmv2] [T] [thread 4789] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:01.489] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Deparsing header 'ethernet'
[15:35:01.489] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Deparsing header 'int_pai'
[15:35:01.489] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:01.489] [bmv2] [D] [thread 4789] [45.0] [cxt 0] Deparser 'deparser': end
[15:35:01.489] [bmv2] [D] [thread 4793] [45.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:13.770] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Processing packet received on port 3
[15:35:13.770] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Parser 'parser': start
[15:35:13.771] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:13.771] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Extracting header 'ethernet'
[15:35:13.771] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:13.771] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Bytes parsed: 14
[15:35:13.772] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Parser 'parser': end
[15:35:13.772] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Pipeline 'ingress': start
[15:35:13.772] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:13.773] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:13.773] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Looking up key:

[15:35:13.773] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:13.773] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Action entry is basic169 - 
[15:35:13.773] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Action basic169
[15:35:13.773] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:13.773] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:13.774] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Looking up key:

[15:35:13.774] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:13.774] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:13.774] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:13.775] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:13.776] [bmv2] [T] [thread 4788] [46.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:13.776] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Pipeline 'ingress': end
[15:35:13.776] [bmv2] [D] [thread 4788] [46.0] [cxt 0] Egress port is 0
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Pipeline 'egress': start
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Pipeline 'egress': end
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Deparser 'deparser': start
[15:35:13.776] [bmv2] [T] [thread 4789] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Deparsing header 'ethernet'
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Deparsing header 'int_pai'
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:13.776] [bmv2] [D] [thread 4789] [46.0] [cxt 0] Deparser 'deparser': end
[15:35:13.776] [bmv2] [D] [thread 4793] [46.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:21.962] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Processing packet received on port 3
[15:35:21.962] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Parser 'parser': start
[15:35:21.963] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:21.963] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Extracting header 'ethernet'
[15:35:21.963] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:21.963] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Bytes parsed: 14
[15:35:21.964] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Parser 'parser': end
[15:35:21.964] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Pipeline 'ingress': start
[15:35:21.964] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:21.964] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Looking up key:

[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Action entry is basic169 - 
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Action basic169
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Looking up key:

[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:21.965] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:21.965] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:21.966] [bmv2] [T] [thread 4788] [47.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:21.966] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Pipeline 'ingress': end
[15:35:21.966] [bmv2] [D] [thread 4788] [47.0] [cxt 0] Egress port is 0
[15:35:21.966] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Pipeline 'egress': start
[15:35:21.966] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Pipeline 'egress': end
[15:35:21.966] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Deparser 'deparser': start
[15:35:21.966] [bmv2] [T] [thread 4789] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:21.967] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Deparsing header 'ethernet'
[15:35:21.967] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Deparsing header 'int_pai'
[15:35:21.967] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:21.967] [bmv2] [D] [thread 4789] [47.0] [cxt 0] Deparser 'deparser': end
[15:35:21.967] [bmv2] [D] [thread 4793] [47.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:30.155] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Processing packet received on port 1
[15:35:30.155] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Parser 'parser': start
[15:35:30.155] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:30.155] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Extracting header 'ethernet'
[15:35:30.155] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:30.156] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Bytes parsed: 14
[15:35:30.156] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Parser 'parser': end
[15:35:30.156] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Pipeline 'ingress': start
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:30.157] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Looking up key:

[15:35:30.157] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:30.157] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Action entry is basic169 - 
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Action basic169
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:30.157] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:30.158] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Looking up key:

[15:35:30.158] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:30.158] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:30.158] [bmv2] [T] [thread 4788] [48.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:30.159] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Pipeline 'ingress': end
[15:35:30.159] [bmv2] [D] [thread 4788] [48.0] [cxt 0] Egress port is 0
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Processing packet received on port 2
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Parser 'parser': start
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Extracting header 'ethernet'
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:30.159] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Bytes parsed: 14
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Parser 'parser': end
[15:35:30.159] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Pipeline 'ingress': start
[15:35:30.159] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:30.159] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Looking up key:

[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Action entry is basic169 - 
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Action basic169
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Looking up key:

[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:30.160] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:30.160] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:30.159] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Pipeline 'egress': start
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Pipeline 'egress': end
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Deparser 'deparser': start
[15:35:30.161] [bmv2] [T] [thread 4789] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Deparsing header 'ethernet'
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Deparsing header 'int_pai'
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:30.161] [bmv2] [D] [thread 4789] [48.0] [cxt 0] Deparser 'deparser': end
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:30.161] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:30.162] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:30.162] [bmv2] [T] [thread 4788] [49.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:30.162] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Pipeline 'ingress': end
[15:35:30.162] [bmv2] [D] [thread 4788] [49.0] [cxt 0] Egress port is 0
[15:35:30.161] [bmv2] [D] [thread 4793] [48.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Pipeline 'egress': start
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Pipeline 'egress': end
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Deparser 'deparser': start
[15:35:30.162] [bmv2] [T] [thread 4789] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Deparsing header 'ethernet'
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Deparsing header 'int_pai'
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:30.162] [bmv2] [D] [thread 4789] [49.0] [cxt 0] Deparser 'deparser': end
[15:35:30.162] [bmv2] [D] [thread 4793] [49.0] [cxt 0] Transmitting packet of size 93 out of port 0
