// Seed: 200954694
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd63
) (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire _id_6,
    inout uwire id_7
);
  logic [id_6 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
