{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "in":["Array",1,["Array",16,"BitIn"]],
          "out":["Array",16,"Bit"]
        }],
        "instances":{
          "_304const0_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],0]}
          },
          "_308const5_":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],5]}
          },
          "_308const5_$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],5]}
          },
          "add_305_309_310_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0]}
          },
          "add_305_313_314_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0]}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","o"]}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","i"]}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":["Bool",false], "en":["Bool",false], "rst":["Bool",false], "width":["Int",16]}
          },
          "lb_p4_clamped_stencil_update_stream_wen_lut_bitPE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "lut_value":[["BitVector",8],1]}
          },
          "mul_307_308_309_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mul"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0]}
          },
          "mul_312_308_313_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mul"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],0], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],0]}
          }
        },
        "connections":[
          ["_304const0_.out","add_305_309_310_PE.data.in.0"],
          ["_308const5_.out","mul_307_308_309_PE.data.in.1"],
          ["_308const5_$1.out","mul_312_308_313_PE.data.in.1"],
          ["io16_out.in","add_305_313_314_PE.data.out"],
          ["io16in_in_0.out","lb_p4_clamped_stencil_update_stream$reg_0_1.in"],
          ["io16in_in_0.out","mul_312_308_313_PE.data.in.0"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.out","mul_307_308_309_PE.data.in.0"],
          ["add_305_309_310_PE.data.out","add_305_313_314_PE.data.in.0"],
          ["mul_307_308_309_PE.data.out","add_305_309_310_PE.data.in.1"],
          ["mul_312_308_313_PE.data.out","add_305_313_314_PE.data.in.1"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "wen":"BitIn",
          "out":["Array",1,["Array",2,["Array",16,"Bit"]]]
        }],
        "instances":{
          "reg_0_1":{
            "genref":"coreir.reg",
            "genargs":{"clr":["Bool",false], "en":["Bool",false], "rst":["Bool",false], "width":["Int",16]}
          }
        },
        "connections":[
          ["reg_0_1.in","self.in"],
          ["reg_0_1.out","self.out.0.0"],
          ["self.in","self.out.0.1"]
        ]
      }
    }
  }
}
}