<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>perf_event_p4.h source code [linux-4.14.y/arch/x86/include/asm/perf_event_p4.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="P4_ESCR_EMASKS,P4_EVENTS,P4_EVENT_OPCODES,P4_PEBS_METRIC "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/perf_event_p4.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='perf_event_p4.h.html'>perf_event_p4.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Netburst Performance Events (P4, old Xeon)</i></td></tr>
<tr><th id="4">4</th><td><i> */</i></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#<span data-ppcond="6">ifndef</span> <span class="macro" data-ref="_M/PERF_EVENT_P4_H">PERF_EVENT_P4_H</span></u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/PERF_EVENT_P4_H" data-ref="_M/PERF_EVENT_P4_H">PERF_EVENT_P4_H</dfn></u></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../../include/linux/cpu.h.html">&lt;linux/cpu.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../include/linux/bitops.h.html">&lt;linux/bitops.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/*</i></td></tr>
<tr><th id="13">13</th><td><i> * NetBurst has performance MSRs shared between</i></td></tr>
<tr><th id="14">14</th><td><i> * threads if HT is turned on, ie for both logical</i></td></tr>
<tr><th id="15">15</th><td><i> * processors (mem: in turn in Atom with HT support</i></td></tr>
<tr><th id="16">16</th><td><i> * perf-MSRs are not shared and every thread has its</i></td></tr>
<tr><th id="17">17</th><td><i> * own perf-MSRs set)</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_TOTAL_ESCR" data-ref="_M/ARCH_P4_TOTAL_ESCR">ARCH_P4_TOTAL_ESCR</dfn>	(46)</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_RESERVED_ESCR" data-ref="_M/ARCH_P4_RESERVED_ESCR">ARCH_P4_RESERVED_ESCR</dfn>	(2) /* IQ_ESCR(0,1) not always present */</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_MAX_ESCR" data-ref="_M/ARCH_P4_MAX_ESCR">ARCH_P4_MAX_ESCR</dfn>	(ARCH_P4_TOTAL_ESCR - ARCH_P4_RESERVED_ESCR)</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_MAX_CCCR" data-ref="_M/ARCH_P4_MAX_CCCR">ARCH_P4_MAX_CCCR</dfn>	(18)</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_CNTRVAL_BITS" data-ref="_M/ARCH_P4_CNTRVAL_BITS">ARCH_P4_CNTRVAL_BITS</dfn>	(40)</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_CNTRVAL_MASK" data-ref="_M/ARCH_P4_CNTRVAL_MASK">ARCH_P4_CNTRVAL_MASK</dfn>	((1ULL &lt;&lt; ARCH_P4_CNTRVAL_BITS) - 1)</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/ARCH_P4_UNFLAGGED_BIT" data-ref="_M/ARCH_P4_UNFLAGGED_BIT">ARCH_P4_UNFLAGGED_BIT</dfn>	((1ULL) &lt;&lt; (ARCH_P4_CNTRVAL_BITS - 1))</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EVENT_MASK" data-ref="_M/P4_ESCR_EVENT_MASK">P4_ESCR_EVENT_MASK</dfn>	0x7e000000ULL</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EVENT_SHIFT" data-ref="_M/P4_ESCR_EVENT_SHIFT">P4_ESCR_EVENT_SHIFT</dfn>	25</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EVENTMASK_MASK" data-ref="_M/P4_ESCR_EVENTMASK_MASK">P4_ESCR_EVENTMASK_MASK</dfn>	0x01fffe00ULL</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EVENTMASK_SHIFT" data-ref="_M/P4_ESCR_EVENTMASK_SHIFT">P4_ESCR_EVENTMASK_SHIFT</dfn>	9</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_TAG_MASK" data-ref="_M/P4_ESCR_TAG_MASK">P4_ESCR_TAG_MASK</dfn>	0x000001e0ULL</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_TAG_SHIFT" data-ref="_M/P4_ESCR_TAG_SHIFT">P4_ESCR_TAG_SHIFT</dfn>	5</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_TAG_ENABLE" data-ref="_M/P4_ESCR_TAG_ENABLE">P4_ESCR_TAG_ENABLE</dfn>	0x00000010ULL</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_T0_OS" data-ref="_M/P4_ESCR_T0_OS">P4_ESCR_T0_OS</dfn>		0x00000008ULL</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_T0_USR" data-ref="_M/P4_ESCR_T0_USR">P4_ESCR_T0_USR</dfn>		0x00000004ULL</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_T1_OS" data-ref="_M/P4_ESCR_T1_OS">P4_ESCR_T1_OS</dfn>		0x00000002ULL</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_T1_USR" data-ref="_M/P4_ESCR_T1_USR">P4_ESCR_T1_USR</dfn>		0x00000001ULL</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EVENT" data-ref="_M/P4_ESCR_EVENT">P4_ESCR_EVENT</dfn>(v)	((v) &lt;&lt; P4_ESCR_EVENT_SHIFT)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EMASK" data-ref="_M/P4_ESCR_EMASK">P4_ESCR_EMASK</dfn>(v)	((v) &lt;&lt; P4_ESCR_EVENTMASK_SHIFT)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_TAG" data-ref="_M/P4_ESCR_TAG">P4_ESCR_TAG</dfn>(v)		((v) &lt;&lt; P4_ESCR_TAG_SHIFT)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_OVF" data-ref="_M/P4_CCCR_OVF">P4_CCCR_OVF</dfn>			0x80000000ULL</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_CASCADE" data-ref="_M/P4_CCCR_CASCADE">P4_CCCR_CASCADE</dfn>			0x40000000ULL</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_OVF_PMI_T0" data-ref="_M/P4_CCCR_OVF_PMI_T0">P4_CCCR_OVF_PMI_T0</dfn>		0x04000000ULL</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_OVF_PMI_T1" data-ref="_M/P4_CCCR_OVF_PMI_T1">P4_CCCR_OVF_PMI_T1</dfn>		0x08000000ULL</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_FORCE_OVF" data-ref="_M/P4_CCCR_FORCE_OVF">P4_CCCR_FORCE_OVF</dfn>		0x02000000ULL</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_EDGE" data-ref="_M/P4_CCCR_EDGE">P4_CCCR_EDGE</dfn>			0x01000000ULL</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THRESHOLD_MASK" data-ref="_M/P4_CCCR_THRESHOLD_MASK">P4_CCCR_THRESHOLD_MASK</dfn>		0x00f00000ULL</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THRESHOLD_SHIFT" data-ref="_M/P4_CCCR_THRESHOLD_SHIFT">P4_CCCR_THRESHOLD_SHIFT</dfn>		20</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_COMPLEMENT" data-ref="_M/P4_CCCR_COMPLEMENT">P4_CCCR_COMPLEMENT</dfn>		0x00080000ULL</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_COMPARE" data-ref="_M/P4_CCCR_COMPARE">P4_CCCR_COMPARE</dfn>			0x00040000ULL</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_ESCR_SELECT_MASK" data-ref="_M/P4_CCCR_ESCR_SELECT_MASK">P4_CCCR_ESCR_SELECT_MASK</dfn>	0x0000e000ULL</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_ESCR_SELECT_SHIFT" data-ref="_M/P4_CCCR_ESCR_SELECT_SHIFT">P4_CCCR_ESCR_SELECT_SHIFT</dfn>	13</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_ENABLE" data-ref="_M/P4_CCCR_ENABLE">P4_CCCR_ENABLE</dfn>			0x00001000ULL</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THREAD_SINGLE" data-ref="_M/P4_CCCR_THREAD_SINGLE">P4_CCCR_THREAD_SINGLE</dfn>		0x00010000ULL</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THREAD_BOTH" data-ref="_M/P4_CCCR_THREAD_BOTH">P4_CCCR_THREAD_BOTH</dfn>		0x00020000ULL</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THREAD_ANY" data-ref="_M/P4_CCCR_THREAD_ANY">P4_CCCR_THREAD_ANY</dfn>		0x00030000ULL</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_RESERVED" data-ref="_M/P4_CCCR_RESERVED">P4_CCCR_RESERVED</dfn>		0x00000fffULL</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_THRESHOLD" data-ref="_M/P4_CCCR_THRESHOLD">P4_CCCR_THRESHOLD</dfn>(v)		((v) &lt;&lt; P4_CCCR_THRESHOLD_SHIFT)</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/P4_CCCR_ESEL" data-ref="_M/P4_CCCR_ESEL">P4_CCCR_ESEL</dfn>(v)			((v) &lt;&lt; P4_CCCR_ESCR_SELECT_SHIFT)</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/P4_GEN_ESCR_EMASK" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</dfn>(class, name, bit)	\</u></td></tr>
<tr><th id="66">66</th><td><u>	class##__##name = ((1ULL &lt;&lt; bit) &lt;&lt; P4_ESCR_EVENTMASK_SHIFT)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/P4_ESCR_EMASK_BIT" data-ref="_M/P4_ESCR_EMASK_BIT">P4_ESCR_EMASK_BIT</dfn>(class, name)		class##__##name</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * config field is 64bit width and consists of</i></td></tr>
<tr><th id="71">71</th><td><i> * HT &lt;&lt; 63 | ESCR &lt;&lt; 32 | CCCR</i></td></tr>
<tr><th id="72">72</th><td><i> * where HT is HyperThreading bit (since ESCR</i></td></tr>
<tr><th id="73">73</th><td><i> * has it reserved we may use it for own purpose)</i></td></tr>
<tr><th id="74">74</th><td><i> *</i></td></tr>
<tr><th id="75">75</th><td><i> * note that this is NOT the addresses of respective</i></td></tr>
<tr><th id="76">76</th><td><i> * ESCR and CCCR but rather an only packed value should</i></td></tr>
<tr><th id="77">77</th><td><i> * be unpacked and written to a proper addresses</i></td></tr>
<tr><th id="78">78</th><td><i> *</i></td></tr>
<tr><th id="79">79</th><td><i> * the base idea is to pack as much info as possible</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/p4_config_pack_escr" data-ref="_M/p4_config_pack_escr">p4_config_pack_escr</dfn>(v)		(((u64)(v)) &lt;&lt; 32)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/p4_config_pack_cccr" data-ref="_M/p4_config_pack_cccr">p4_config_pack_cccr</dfn>(v)		(((u64)(v)) &amp; 0xffffffffULL)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_escr" data-ref="_M/p4_config_unpack_escr">p4_config_unpack_escr</dfn>(v)	(((u64)(v)) &gt;&gt; 32)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_cccr" data-ref="_M/p4_config_unpack_cccr">p4_config_unpack_cccr</dfn>(v)	(((<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a>)(v)) &amp; 0xffffffffULL)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_emask" data-ref="_M/p4_config_unpack_emask">p4_config_unpack_emask</dfn>(v)			\</u></td></tr>
<tr><th id="87">87</th><td><u>	({						\</u></td></tr>
<tr><th id="88">88</th><td><u>		u32 t = p4_config_unpack_escr((v));	\</u></td></tr>
<tr><th id="89">89</th><td><u>		t = t &amp;  P4_ESCR_EVENTMASK_MASK;	\</u></td></tr>
<tr><th id="90">90</th><td><u>		t = t &gt;&gt; P4_ESCR_EVENTMASK_SHIFT;	\</u></td></tr>
<tr><th id="91">91</th><td><u>		t;					\</u></td></tr>
<tr><th id="92">92</th><td><u>	})</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_event" data-ref="_M/p4_config_unpack_event">p4_config_unpack_event</dfn>(v)			\</u></td></tr>
<tr><th id="95">95</th><td><u>	({						\</u></td></tr>
<tr><th id="96">96</th><td><u>		u32 t = p4_config_unpack_escr((v));	\</u></td></tr>
<tr><th id="97">97</th><td><u>		t = t &amp;  P4_ESCR_EVENT_MASK;		\</u></td></tr>
<tr><th id="98">98</th><td><u>		t = t &gt;&gt; P4_ESCR_EVENT_SHIFT;		\</u></td></tr>
<tr><th id="99">99</th><td><u>		t;					\</u></td></tr>
<tr><th id="100">100</th><td><u>	})</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_HT_SHIFT" data-ref="_M/P4_CONFIG_HT_SHIFT">P4_CONFIG_HT_SHIFT</dfn>		63</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_HT" data-ref="_M/P4_CONFIG_HT">P4_CONFIG_HT</dfn>			(1ULL &lt;&lt; P4_CONFIG_HT_SHIFT)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/*</i></td></tr>
<tr><th id="106">106</th><td><i> * If an event has alias it should be marked</i></td></tr>
<tr><th id="107">107</th><td><i> * with a special bit. (Don't forget to check</i></td></tr>
<tr><th id="108">108</th><td><i> * P4_PEBS_CONFIG_MASK and related bits on</i></td></tr>
<tr><th id="109">109</th><td><i> * modification.)</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_ALIASABLE" data-ref="_M/P4_CONFIG_ALIASABLE">P4_CONFIG_ALIASABLE</dfn>		(1ULL &lt;&lt; 9)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/*</i></td></tr>
<tr><th id="114">114</th><td><i> * The bits we allow to pass for RAW events</i></td></tr>
<tr><th id="115">115</th><td><i> */</i></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_MASK_ESCR" data-ref="_M/P4_CONFIG_MASK_ESCR">P4_CONFIG_MASK_ESCR</dfn>		\</u></td></tr>
<tr><th id="117">117</th><td><u>	P4_ESCR_EVENT_MASK	|	\</u></td></tr>
<tr><th id="118">118</th><td><u>	P4_ESCR_EVENTMASK_MASK	|	\</u></td></tr>
<tr><th id="119">119</th><td><u>	P4_ESCR_TAG_MASK	|	\</u></td></tr>
<tr><th id="120">120</th><td><u>	P4_ESCR_TAG_ENABLE</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_MASK_CCCR" data-ref="_M/P4_CONFIG_MASK_CCCR">P4_CONFIG_MASK_CCCR</dfn>		\</u></td></tr>
<tr><th id="123">123</th><td><u>	P4_CCCR_EDGE		|	\</u></td></tr>
<tr><th id="124">124</th><td><u>	P4_CCCR_THRESHOLD_MASK	|	\</u></td></tr>
<tr><th id="125">125</th><td><u>	P4_CCCR_COMPLEMENT	|	\</u></td></tr>
<tr><th id="126">126</th><td><u>	P4_CCCR_COMPARE		|	\</u></td></tr>
<tr><th id="127">127</th><td><u>	P4_CCCR_THREAD_ANY	|	\</u></td></tr>
<tr><th id="128">128</th><td><u>	P4_CCCR_RESERVED</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>/* some dangerous bits are reserved for kernel internals */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_MASK" data-ref="_M/P4_CONFIG_MASK">P4_CONFIG_MASK</dfn>				  	  \</u></td></tr>
<tr><th id="132">132</th><td><u>	(p4_config_pack_escr(P4_CONFIG_MASK_ESCR))	| \</u></td></tr>
<tr><th id="133">133</th><td><u>	(p4_config_pack_cccr(P4_CONFIG_MASK_CCCR))</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/*</i></td></tr>
<tr><th id="136">136</th><td><i> * In case of event aliasing we need to preserve some</i></td></tr>
<tr><th id="137">137</th><td><i> * caller bits, otherwise the mapping won't be complete.</i></td></tr>
<tr><th id="138">138</th><td><i> */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/P4_CONFIG_EVENT_ALIAS_MASK" data-ref="_M/P4_CONFIG_EVENT_ALIAS_MASK">P4_CONFIG_EVENT_ALIAS_MASK</dfn>			  \</u></td></tr>
<tr><th id="140">140</th><td><u>	(p4_config_pack_escr(P4_CONFIG_MASK_ESCR)	| \</u></td></tr>
<tr><th id="141">141</th><td><u>	 p4_config_pack_cccr(P4_CCCR_EDGE		| \</u></td></tr>
<tr><th id="142">142</th><td><u>			     P4_CCCR_THRESHOLD_MASK	| \</u></td></tr>
<tr><th id="143">143</th><td><u>			     P4_CCCR_COMPLEMENT		| \</u></td></tr>
<tr><th id="144">144</th><td><u>			     P4_CCCR_COMPARE))</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS" data-ref="_M/P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS">P4_CONFIG_EVENT_ALIAS_IMMUTABLE_BITS</dfn>		  \</u></td></tr>
<tr><th id="147">147</th><td><u>	((P4_CONFIG_HT)					| \</u></td></tr>
<tr><th id="148">148</th><td><u>	 p4_config_pack_escr(P4_ESCR_T0_OS		| \</u></td></tr>
<tr><th id="149">149</th><td><u>			     P4_ESCR_T0_USR		| \</u></td></tr>
<tr><th id="150">150</th><td><u>			     P4_ESCR_T1_OS		| \</u></td></tr>
<tr><th id="151">151</th><td><u>			     P4_ESCR_T1_USR)		| \</u></td></tr>
<tr><th id="152">152</th><td><u>	 p4_config_pack_cccr(P4_CCCR_OVF		| \</u></td></tr>
<tr><th id="153">153</th><td><u>			     P4_CCCR_CASCADE		| \</u></td></tr>
<tr><th id="154">154</th><td><u>			     P4_CCCR_FORCE_OVF		| \</u></td></tr>
<tr><th id="155">155</th><td><u>			     P4_CCCR_THREAD_ANY		| \</u></td></tr>
<tr><th id="156">156</th><td><u>			     P4_CCCR_OVF_PMI_T0		| \</u></td></tr>
<tr><th id="157">157</th><td><u>			     P4_CCCR_OVF_PMI_T1		| \</u></td></tr>
<tr><th id="158">158</th><td><u>			     P4_CONFIG_ALIASABLE))</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl def fn" id="p4_is_event_cascaded" title='p4_is_event_cascaded' data-ref="p4_is_event_cascaded">p4_is_event_cascaded</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col1 decl" id="1config" title='config' data-type='u64' data-ref="1config">config</dfn>)</td></tr>
<tr><th id="161">161</th><td>{</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col2 decl" id="2cccr" title='cccr' data-type='u32' data-ref="2cccr">cccr</dfn> = <a class="macro" href="#84" title="(((u64)(config)) &amp; 0xffffffffULL)" data-ref="_M/p4_config_unpack_cccr">p4_config_unpack_cccr</a>(<a class="local col1 ref" href="#1config" title='config' data-ref="1config">config</a>);</td></tr>
<tr><th id="163">163</th><td>	<b>return</b> !!(<a class="local col2 ref" href="#2cccr" title='cccr' data-ref="2cccr">cccr</a> &amp; <a class="macro" href="#45" title="0x40000000ULL" data-ref="_M/P4_CCCR_CASCADE">P4_CCCR_CASCADE</a>);</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="p4_ht_config_thread" title='p4_ht_config_thread' data-ref="p4_ht_config_thread">p4_ht_config_thread</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col3 decl" id="3config" title='config' data-type='u64' data-ref="3config">config</dfn>)</td></tr>
<tr><th id="167">167</th><td>{</td></tr>
<tr><th id="168">168</th><td>	<b>return</b> !!(<a class="local col3 ref" href="#3config" title='config' data-ref="3config">config</a> &amp; <a class="macro" href="#103" title="(1ULL &lt;&lt; 63)" data-ref="_M/P4_CONFIG_HT">P4_CONFIG_HT</a>);</td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl def fn" id="p4_set_ht_bit" title='p4_set_ht_bit' data-ref="p4_set_ht_bit">p4_set_ht_bit</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col4 decl" id="4config" title='config' data-type='u64' data-ref="4config">config</dfn>)</td></tr>
<tr><th id="172">172</th><td>{</td></tr>
<tr><th id="173">173</th><td>	<b>return</b> <a class="local col4 ref" href="#4config" title='config' data-ref="4config">config</a> | <a class="macro" href="#103" title="(1ULL &lt;&lt; 63)" data-ref="_M/P4_CONFIG_HT">P4_CONFIG_HT</a>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="decl def fn" id="p4_clear_ht_bit" title='p4_clear_ht_bit' data-ref="p4_clear_ht_bit">p4_clear_ht_bit</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col5 decl" id="5config" title='config' data-type='u64' data-ref="5config">config</dfn>)</td></tr>
<tr><th id="177">177</th><td>{</td></tr>
<tr><th id="178">178</th><td>	<b>return</b> <a class="local col5 ref" href="#5config" title='config' data-ref="5config">config</a> &amp; ~<a class="macro" href="#103" title="(1ULL &lt;&lt; 63)" data-ref="_M/P4_CONFIG_HT">P4_CONFIG_HT</a>;</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="p4_ht_active" title='p4_ht_active' data-ref="p4_ht_active">p4_ht_active</dfn>(<em>void</em>)</td></tr>
<tr><th id="182">182</th><td>{</td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="183">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#810" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="184">184</th><td>	<b>return</b> <a class="ref" href="smp.h.html#smp_num_siblings" title='smp_num_siblings' data-ref="smp_num_siblings">smp_num_siblings</a> &gt; <var>1</var>;</td></tr>
<tr><th id="185">185</th><td><u>#<span data-ppcond="183">endif</span></u></td></tr>
<tr><th id="186">186</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="p4_ht_thread" title='p4_ht_thread' data-ref="p4_ht_thread">p4_ht_thread</dfn>(<em>int</em> <dfn class="local col6 decl" id="6cpu" title='cpu' data-type='int' data-ref="6cpu">cpu</dfn>)</td></tr>
<tr><th id="190">190</th><td>{</td></tr>
<tr><th id="191">191</th><td><u>#<span data-ppcond="191">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#810" data-ref="_M/CONFIG_SMP">CONFIG_SMP</a></u></td></tr>
<tr><th id="192">192</th><td>	<b>if</b> (<a class="ref" href="smp.h.html#smp_num_siblings" title='smp_num_siblings' data-ref="smp_num_siblings">smp_num_siblings</a> == <var>2</var>)</td></tr>
<tr><th id="193">193</th><td>		<b>return</b> <a class="local col6 ref" href="#6cpu" title='cpu' data-ref="6cpu">cpu</a> != <a class="ref fn" href="../../../../include/linux/cpumask.h.html#cpumask_first" title='cpumask_first' data-ref="cpumask_first">cpumask_first</a>(<a class="macro" href="../../../../include/linux/cpumask.h.html#696" title="({ do { const void *__vpp_verify = (typeof((cpu_sibling_map) + 0))((void *)0); (void)__vpp_verify; } while (0); ({ unsigned long tcp_ptr__; asm volatile(&quot;add &quot; &quot;%%&quot;&quot;gs&quot;&quot;:&quot; &quot;%&quot; &quot;1&quot; &quot;, %0&quot; : &quot;=r&quot; (tcp_ptr__) : &quot;m&quot; (this_cpu_off), &quot;0&quot; (cpu_sibling_map)); (typeof(*(cpu_sibling_map)) *)tcp_ptr__; }); })" data-ref="_M/this_cpu_cpumask_var_ptr">this_cpu_cpumask_var_ptr</a>(<a class="ref" href="smp.h.html#24" title='cpu_sibling_map' data-ref="cpu_sibling_map">cpu_sibling_map</a>));</td></tr>
<tr><th id="194">194</th><td><u>#<span data-ppcond="191">endif</span></u></td></tr>
<tr><th id="195">195</th><td>	<b>return</b> <var>0</var>;</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="p4_should_swap_ts" title='p4_should_swap_ts' data-ref="p4_should_swap_ts">p4_should_swap_ts</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64">u64</a> <dfn class="local col7 decl" id="7config" title='config' data-type='u64' data-ref="7config">config</dfn>, <em>int</em> <dfn class="local col8 decl" id="8cpu" title='cpu' data-type='int' data-ref="8cpu">cpu</dfn>)</td></tr>
<tr><th id="199">199</th><td>{</td></tr>
<tr><th id="200">200</th><td>	<b>return</b> <a class="ref fn" href="#p4_ht_config_thread" title='p4_ht_config_thread' data-ref="p4_ht_config_thread">p4_ht_config_thread</a>(<a class="local col7 ref" href="#7config" title='config' data-ref="7config">config</a>) ^ <a class="ref fn" href="#p4_ht_thread" title='p4_ht_thread' data-ref="p4_ht_thread">p4_ht_thread</a>(<a class="local col8 ref" href="#8cpu" title='cpu' data-ref="8cpu">cpu</a>);</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl def fn" id="p4_default_cccr_conf" title='p4_default_cccr_conf' data-ref="p4_default_cccr_conf">p4_default_cccr_conf</dfn>(<em>int</em> <dfn class="local col9 decl" id="9cpu" title='cpu' data-type='int' data-ref="9cpu">cpu</dfn>)</td></tr>
<tr><th id="204">204</th><td>{</td></tr>
<tr><th id="205">205</th><td>	<i>/*</i></td></tr>
<tr><th id="206">206</th><td><i>	 * Note that P4_CCCR_THREAD_ANY is "required" on</i></td></tr>
<tr><th id="207">207</th><td><i>	 * non-HT machines (on HT machines we count TS events</i></td></tr>
<tr><th id="208">208</th><td><i>	 * regardless the state of second logical processor</i></td></tr>
<tr><th id="209">209</th><td><i>	 */</i></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="10cccr" title='cccr' data-type='u32' data-ref="10cccr">cccr</dfn> = <a class="macro" href="#59" title="0x00030000ULL" data-ref="_M/P4_CCCR_THREAD_ANY">P4_CCCR_THREAD_ANY</a>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>	<b>if</b> (!<a class="ref fn" href="#p4_ht_thread" title='p4_ht_thread' data-ref="p4_ht_thread">p4_ht_thread</a>(<a class="local col9 ref" href="#9cpu" title='cpu' data-ref="9cpu">cpu</a>))</td></tr>
<tr><th id="213">213</th><td>		<a class="local col0 ref" href="#10cccr" title='cccr' data-ref="10cccr">cccr</a> |= <a class="macro" href="#46" title="0x04000000ULL" data-ref="_M/P4_CCCR_OVF_PMI_T0">P4_CCCR_OVF_PMI_T0</a>;</td></tr>
<tr><th id="214">214</th><td>	<b>else</b></td></tr>
<tr><th id="215">215</th><td>		<a class="local col0 ref" href="#10cccr" title='cccr' data-ref="10cccr">cccr</a> |= <a class="macro" href="#47" title="0x08000000ULL" data-ref="_M/P4_CCCR_OVF_PMI_T1">P4_CCCR_OVF_PMI_T1</a>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>	<b>return</b> <a class="local col0 ref" href="#10cccr" title='cccr' data-ref="10cccr">cccr</a>;</td></tr>
<tr><th id="218">218</th><td>}</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl def fn" id="p4_default_escr_conf" title='p4_default_escr_conf' data-ref="p4_default_escr_conf">p4_default_escr_conf</dfn>(<em>int</em> <dfn class="local col1 decl" id="11cpu" title='cpu' data-type='int' data-ref="11cpu">cpu</dfn>, <em>int</em> <dfn class="local col2 decl" id="12exclude_os" title='exclude_os' data-type='int' data-ref="12exclude_os">exclude_os</dfn>, <em>int</em> <dfn class="local col3 decl" id="13exclude_usr" title='exclude_usr' data-type='int' data-ref="13exclude_usr">exclude_usr</dfn>)</td></tr>
<tr><th id="221">221</th><td>{</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col4 decl" id="14escr" title='escr' data-type='u32' data-ref="14escr">escr</dfn> = <var>0</var>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<b>if</b> (!<a class="ref fn" href="#p4_ht_thread" title='p4_ht_thread' data-ref="p4_ht_thread">p4_ht_thread</a>(<a class="local col1 ref" href="#11cpu" title='cpu' data-ref="11cpu">cpu</a>)) {</td></tr>
<tr><th id="225">225</th><td>		<b>if</b> (!<a class="local col2 ref" href="#12exclude_os" title='exclude_os' data-ref="12exclude_os">exclude_os</a>)</td></tr>
<tr><th id="226">226</th><td>			<a class="local col4 ref" href="#14escr" title='escr' data-ref="14escr">escr</a> |= <a class="macro" href="#35" title="0x00000008ULL" data-ref="_M/P4_ESCR_T0_OS">P4_ESCR_T0_OS</a>;</td></tr>
<tr><th id="227">227</th><td>		<b>if</b> (!<a class="local col3 ref" href="#13exclude_usr" title='exclude_usr' data-ref="13exclude_usr">exclude_usr</a>)</td></tr>
<tr><th id="228">228</th><td>			<a class="local col4 ref" href="#14escr" title='escr' data-ref="14escr">escr</a> |= <a class="macro" href="#36" title="0x00000004ULL" data-ref="_M/P4_ESCR_T0_USR">P4_ESCR_T0_USR</a>;</td></tr>
<tr><th id="229">229</th><td>	} <b>else</b> {</td></tr>
<tr><th id="230">230</th><td>		<b>if</b> (!<a class="local col2 ref" href="#12exclude_os" title='exclude_os' data-ref="12exclude_os">exclude_os</a>)</td></tr>
<tr><th id="231">231</th><td>			<a class="local col4 ref" href="#14escr" title='escr' data-ref="14escr">escr</a> |= <a class="macro" href="#37" title="0x00000002ULL" data-ref="_M/P4_ESCR_T1_OS">P4_ESCR_T1_OS</a>;</td></tr>
<tr><th id="232">232</th><td>		<b>if</b> (!<a class="local col3 ref" href="#13exclude_usr" title='exclude_usr' data-ref="13exclude_usr">exclude_usr</a>)</td></tr>
<tr><th id="233">233</th><td>			<a class="local col4 ref" href="#14escr" title='escr' data-ref="14escr">escr</a> |= <a class="macro" href="#38" title="0x00000001ULL" data-ref="_M/P4_ESCR_T1_USR">P4_ESCR_T1_USR</a>;</td></tr>
<tr><th id="234">234</th><td>	}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<b>return</b> <a class="local col4 ref" href="#14escr" title='escr' data-ref="14escr">escr</a>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/*</i></td></tr>
<tr><th id="240">240</th><td><i> * This are the events which should be used in "Event Select"</i></td></tr>
<tr><th id="241">241</th><td><i> * field of ESCR register, they are like unique keys which allow</i></td></tr>
<tr><th id="242">242</th><td><i> * the kernel to determinate which CCCR and COUNTER should be</i></td></tr>
<tr><th id="243">243</th><td><i> * used to track an event</i></td></tr>
<tr><th id="244">244</th><td><i> */</i></td></tr>
<tr><th id="245">245</th><td><b>enum</b> <dfn class="type def" id="P4_EVENTS" title='P4_EVENTS' data-ref="P4_EVENTS">P4_EVENTS</dfn> {</td></tr>
<tr><th id="246">246</th><td>	<dfn class="enum" id="P4_EVENT_TC_DELIVER_MODE" title='P4_EVENT_TC_DELIVER_MODE' data-ref="P4_EVENT_TC_DELIVER_MODE">P4_EVENT_TC_DELIVER_MODE</dfn>,</td></tr>
<tr><th id="247">247</th><td>	<dfn class="enum" id="P4_EVENT_BPU_FETCH_REQUEST" title='P4_EVENT_BPU_FETCH_REQUEST' data-ref="P4_EVENT_BPU_FETCH_REQUEST">P4_EVENT_BPU_FETCH_REQUEST</dfn>,</td></tr>
<tr><th id="248">248</th><td>	<dfn class="enum" id="P4_EVENT_ITLB_REFERENCE" title='P4_EVENT_ITLB_REFERENCE' data-ref="P4_EVENT_ITLB_REFERENCE">P4_EVENT_ITLB_REFERENCE</dfn>,</td></tr>
<tr><th id="249">249</th><td>	<dfn class="enum" id="P4_EVENT_MEMORY_CANCEL" title='P4_EVENT_MEMORY_CANCEL' data-ref="P4_EVENT_MEMORY_CANCEL">P4_EVENT_MEMORY_CANCEL</dfn>,</td></tr>
<tr><th id="250">250</th><td>	<dfn class="enum" id="P4_EVENT_MEMORY_COMPLETE" title='P4_EVENT_MEMORY_COMPLETE' data-ref="P4_EVENT_MEMORY_COMPLETE">P4_EVENT_MEMORY_COMPLETE</dfn>,</td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="P4_EVENT_LOAD_PORT_REPLAY" title='P4_EVENT_LOAD_PORT_REPLAY' data-ref="P4_EVENT_LOAD_PORT_REPLAY">P4_EVENT_LOAD_PORT_REPLAY</dfn>,</td></tr>
<tr><th id="252">252</th><td>	<dfn class="enum" id="P4_EVENT_STORE_PORT_REPLAY" title='P4_EVENT_STORE_PORT_REPLAY' data-ref="P4_EVENT_STORE_PORT_REPLAY">P4_EVENT_STORE_PORT_REPLAY</dfn>,</td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="P4_EVENT_MOB_LOAD_REPLAY" title='P4_EVENT_MOB_LOAD_REPLAY' data-ref="P4_EVENT_MOB_LOAD_REPLAY">P4_EVENT_MOB_LOAD_REPLAY</dfn>,</td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="P4_EVENT_PAGE_WALK_TYPE" title='P4_EVENT_PAGE_WALK_TYPE' data-ref="P4_EVENT_PAGE_WALK_TYPE">P4_EVENT_PAGE_WALK_TYPE</dfn>,</td></tr>
<tr><th id="255">255</th><td>	<dfn class="enum" id="P4_EVENT_BSQ_CACHE_REFERENCE" title='P4_EVENT_BSQ_CACHE_REFERENCE' data-ref="P4_EVENT_BSQ_CACHE_REFERENCE">P4_EVENT_BSQ_CACHE_REFERENCE</dfn>,</td></tr>
<tr><th id="256">256</th><td>	<dfn class="enum" id="P4_EVENT_IOQ_ALLOCATION" title='P4_EVENT_IOQ_ALLOCATION' data-ref="P4_EVENT_IOQ_ALLOCATION">P4_EVENT_IOQ_ALLOCATION</dfn>,</td></tr>
<tr><th id="257">257</th><td>	<dfn class="enum" id="P4_EVENT_IOQ_ACTIVE_ENTRIES" title='P4_EVENT_IOQ_ACTIVE_ENTRIES' data-ref="P4_EVENT_IOQ_ACTIVE_ENTRIES">P4_EVENT_IOQ_ACTIVE_ENTRIES</dfn>,</td></tr>
<tr><th id="258">258</th><td>	<dfn class="enum" id="P4_EVENT_FSB_DATA_ACTIVITY" title='P4_EVENT_FSB_DATA_ACTIVITY' data-ref="P4_EVENT_FSB_DATA_ACTIVITY">P4_EVENT_FSB_DATA_ACTIVITY</dfn>,</td></tr>
<tr><th id="259">259</th><td>	<dfn class="enum" id="P4_EVENT_BSQ_ALLOCATION" title='P4_EVENT_BSQ_ALLOCATION' data-ref="P4_EVENT_BSQ_ALLOCATION">P4_EVENT_BSQ_ALLOCATION</dfn>,</td></tr>
<tr><th id="260">260</th><td>	<dfn class="enum" id="P4_EVENT_BSQ_ACTIVE_ENTRIES" title='P4_EVENT_BSQ_ACTIVE_ENTRIES' data-ref="P4_EVENT_BSQ_ACTIVE_ENTRIES">P4_EVENT_BSQ_ACTIVE_ENTRIES</dfn>,</td></tr>
<tr><th id="261">261</th><td>	<dfn class="enum" id="P4_EVENT_SSE_INPUT_ASSIST" title='P4_EVENT_SSE_INPUT_ASSIST' data-ref="P4_EVENT_SSE_INPUT_ASSIST">P4_EVENT_SSE_INPUT_ASSIST</dfn>,</td></tr>
<tr><th id="262">262</th><td>	<dfn class="enum" id="P4_EVENT_PACKED_SP_UOP" title='P4_EVENT_PACKED_SP_UOP' data-ref="P4_EVENT_PACKED_SP_UOP">P4_EVENT_PACKED_SP_UOP</dfn>,</td></tr>
<tr><th id="263">263</th><td>	<dfn class="enum" id="P4_EVENT_PACKED_DP_UOP" title='P4_EVENT_PACKED_DP_UOP' data-ref="P4_EVENT_PACKED_DP_UOP">P4_EVENT_PACKED_DP_UOP</dfn>,</td></tr>
<tr><th id="264">264</th><td>	<dfn class="enum" id="P4_EVENT_SCALAR_SP_UOP" title='P4_EVENT_SCALAR_SP_UOP' data-ref="P4_EVENT_SCALAR_SP_UOP">P4_EVENT_SCALAR_SP_UOP</dfn>,</td></tr>
<tr><th id="265">265</th><td>	<dfn class="enum" id="P4_EVENT_SCALAR_DP_UOP" title='P4_EVENT_SCALAR_DP_UOP' data-ref="P4_EVENT_SCALAR_DP_UOP">P4_EVENT_SCALAR_DP_UOP</dfn>,</td></tr>
<tr><th id="266">266</th><td>	<dfn class="enum" id="P4_EVENT_64BIT_MMX_UOP" title='P4_EVENT_64BIT_MMX_UOP' data-ref="P4_EVENT_64BIT_MMX_UOP">P4_EVENT_64BIT_MMX_UOP</dfn>,</td></tr>
<tr><th id="267">267</th><td>	<dfn class="enum" id="P4_EVENT_128BIT_MMX_UOP" title='P4_EVENT_128BIT_MMX_UOP' data-ref="P4_EVENT_128BIT_MMX_UOP">P4_EVENT_128BIT_MMX_UOP</dfn>,</td></tr>
<tr><th id="268">268</th><td>	<dfn class="enum" id="P4_EVENT_X87_FP_UOP" title='P4_EVENT_X87_FP_UOP' data-ref="P4_EVENT_X87_FP_UOP">P4_EVENT_X87_FP_UOP</dfn>,</td></tr>
<tr><th id="269">269</th><td>	<dfn class="enum" id="P4_EVENT_TC_MISC" title='P4_EVENT_TC_MISC' data-ref="P4_EVENT_TC_MISC">P4_EVENT_TC_MISC</dfn>,</td></tr>
<tr><th id="270">270</th><td>	<dfn class="enum" id="P4_EVENT_GLOBAL_POWER_EVENTS" title='P4_EVENT_GLOBAL_POWER_EVENTS' data-ref="P4_EVENT_GLOBAL_POWER_EVENTS">P4_EVENT_GLOBAL_POWER_EVENTS</dfn>,</td></tr>
<tr><th id="271">271</th><td>	<dfn class="enum" id="P4_EVENT_TC_MS_XFER" title='P4_EVENT_TC_MS_XFER' data-ref="P4_EVENT_TC_MS_XFER">P4_EVENT_TC_MS_XFER</dfn>,</td></tr>
<tr><th id="272">272</th><td>	<dfn class="enum" id="P4_EVENT_UOP_QUEUE_WRITES" title='P4_EVENT_UOP_QUEUE_WRITES' data-ref="P4_EVENT_UOP_QUEUE_WRITES">P4_EVENT_UOP_QUEUE_WRITES</dfn>,</td></tr>
<tr><th id="273">273</th><td>	<dfn class="enum" id="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE" title='P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE' data-ref="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE">P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE</dfn>,</td></tr>
<tr><th id="274">274</th><td>	<dfn class="enum" id="P4_EVENT_RETIRED_BRANCH_TYPE" title='P4_EVENT_RETIRED_BRANCH_TYPE' data-ref="P4_EVENT_RETIRED_BRANCH_TYPE">P4_EVENT_RETIRED_BRANCH_TYPE</dfn>,</td></tr>
<tr><th id="275">275</th><td>	<dfn class="enum" id="P4_EVENT_RESOURCE_STALL" title='P4_EVENT_RESOURCE_STALL' data-ref="P4_EVENT_RESOURCE_STALL">P4_EVENT_RESOURCE_STALL</dfn>,</td></tr>
<tr><th id="276">276</th><td>	<dfn class="enum" id="P4_EVENT_WC_BUFFER" title='P4_EVENT_WC_BUFFER' data-ref="P4_EVENT_WC_BUFFER">P4_EVENT_WC_BUFFER</dfn>,</td></tr>
<tr><th id="277">277</th><td>	<dfn class="enum" id="P4_EVENT_B2B_CYCLES" title='P4_EVENT_B2B_CYCLES' data-ref="P4_EVENT_B2B_CYCLES">P4_EVENT_B2B_CYCLES</dfn>,</td></tr>
<tr><th id="278">278</th><td>	<dfn class="enum" id="P4_EVENT_BNR" title='P4_EVENT_BNR' data-ref="P4_EVENT_BNR">P4_EVENT_BNR</dfn>,</td></tr>
<tr><th id="279">279</th><td>	<dfn class="enum" id="P4_EVENT_SNOOP" title='P4_EVENT_SNOOP' data-ref="P4_EVENT_SNOOP">P4_EVENT_SNOOP</dfn>,</td></tr>
<tr><th id="280">280</th><td>	<dfn class="enum" id="P4_EVENT_RESPONSE" title='P4_EVENT_RESPONSE' data-ref="P4_EVENT_RESPONSE">P4_EVENT_RESPONSE</dfn>,</td></tr>
<tr><th id="281">281</th><td>	<dfn class="enum" id="P4_EVENT_FRONT_END_EVENT" title='P4_EVENT_FRONT_END_EVENT' data-ref="P4_EVENT_FRONT_END_EVENT">P4_EVENT_FRONT_END_EVENT</dfn>,</td></tr>
<tr><th id="282">282</th><td>	<dfn class="enum" id="P4_EVENT_EXECUTION_EVENT" title='P4_EVENT_EXECUTION_EVENT' data-ref="P4_EVENT_EXECUTION_EVENT">P4_EVENT_EXECUTION_EVENT</dfn>,</td></tr>
<tr><th id="283">283</th><td>	<dfn class="enum" id="P4_EVENT_REPLAY_EVENT" title='P4_EVENT_REPLAY_EVENT' data-ref="P4_EVENT_REPLAY_EVENT">P4_EVENT_REPLAY_EVENT</dfn>,</td></tr>
<tr><th id="284">284</th><td>	<dfn class="enum" id="P4_EVENT_INSTR_RETIRED" title='P4_EVENT_INSTR_RETIRED' data-ref="P4_EVENT_INSTR_RETIRED">P4_EVENT_INSTR_RETIRED</dfn>,</td></tr>
<tr><th id="285">285</th><td>	<dfn class="enum" id="P4_EVENT_UOPS_RETIRED" title='P4_EVENT_UOPS_RETIRED' data-ref="P4_EVENT_UOPS_RETIRED">P4_EVENT_UOPS_RETIRED</dfn>,</td></tr>
<tr><th id="286">286</th><td>	<dfn class="enum" id="P4_EVENT_UOP_TYPE" title='P4_EVENT_UOP_TYPE' data-ref="P4_EVENT_UOP_TYPE">P4_EVENT_UOP_TYPE</dfn>,</td></tr>
<tr><th id="287">287</th><td>	<dfn class="enum" id="P4_EVENT_BRANCH_RETIRED" title='P4_EVENT_BRANCH_RETIRED' data-ref="P4_EVENT_BRANCH_RETIRED">P4_EVENT_BRANCH_RETIRED</dfn>,</td></tr>
<tr><th id="288">288</th><td>	<dfn class="enum" id="P4_EVENT_MISPRED_BRANCH_RETIRED" title='P4_EVENT_MISPRED_BRANCH_RETIRED' data-ref="P4_EVENT_MISPRED_BRANCH_RETIRED">P4_EVENT_MISPRED_BRANCH_RETIRED</dfn>,</td></tr>
<tr><th id="289">289</th><td>	<dfn class="enum" id="P4_EVENT_X87_ASSIST" title='P4_EVENT_X87_ASSIST' data-ref="P4_EVENT_X87_ASSIST">P4_EVENT_X87_ASSIST</dfn>,</td></tr>
<tr><th id="290">290</th><td>	<dfn class="enum" id="P4_EVENT_MACHINE_CLEAR" title='P4_EVENT_MACHINE_CLEAR' data-ref="P4_EVENT_MACHINE_CLEAR">P4_EVENT_MACHINE_CLEAR</dfn>,</td></tr>
<tr><th id="291">291</th><td>	<dfn class="enum" id="P4_EVENT_INSTR_COMPLETED" title='P4_EVENT_INSTR_COMPLETED' data-ref="P4_EVENT_INSTR_COMPLETED">P4_EVENT_INSTR_COMPLETED</dfn>,</td></tr>
<tr><th id="292">292</th><td>};</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/P4_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</dfn>(event)		event##_OPCODE</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/P4_OPCODE_ESEL" data-ref="_M/P4_OPCODE_ESEL">P4_OPCODE_ESEL</dfn>(opcode)		((opcode &amp; 0x00ff) &gt;&gt; 0)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/P4_OPCODE_EVNT" data-ref="_M/P4_OPCODE_EVNT">P4_OPCODE_EVNT</dfn>(opcode)		((opcode &amp; 0xff00) &gt;&gt; 8)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/P4_OPCODE_PACK" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</dfn>(event, sel)	(((event) &lt;&lt; 8) | sel)</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/*</i></td></tr>
<tr><th id="300">300</th><td><i> * Comments below the event represent ESCR restriction</i></td></tr>
<tr><th id="301">301</th><td><i> * for this event and counter index per ESCR</i></td></tr>
<tr><th id="302">302</th><td><i> *</i></td></tr>
<tr><th id="303">303</th><td><i> * MSR_P4_IQ_ESCR0 and MSR_P4_IQ_ESCR1 are available only on early</i></td></tr>
<tr><th id="304">304</th><td><i> * processor builds (family 0FH, models 01H-02H). These MSRs</i></td></tr>
<tr><th id="305">305</th><td><i> * are not available on later versions, so that we don't use</i></td></tr>
<tr><th id="306">306</th><td><i> * them completely</i></td></tr>
<tr><th id="307">307</th><td><i> *</i></td></tr>
<tr><th id="308">308</th><td><i> * Also note that CCCR1 do not have P4_CCCR_ENABLE bit properly</i></td></tr>
<tr><th id="309">309</th><td><i> * working so that we should not use this CCCR and respective</i></td></tr>
<tr><th id="310">310</th><td><i> * counter as result</i></td></tr>
<tr><th id="311">311</th><td><i> */</i></td></tr>
<tr><th id="312">312</th><td><b>enum</b> <dfn class="type def" id="P4_EVENT_OPCODES" title='P4_EVENT_OPCODES' data-ref="P4_EVENT_OPCODES">P4_EVENT_OPCODES</dfn> {</td></tr>
<tr><th id="313">313</th><td>	<a class="macro" href="#294" title="P4_EVENT_TC_DELIVER_MODE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_TC_DELIVER_MODE)		= <a class="macro" href="#297" title="(((0x01) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x01</var>, <var>0x01</var>),</td></tr>
<tr><th id="314">314</th><td>	<i>/*</i></td></tr>
<tr><th id="315">315</th><td><i>	 * MSR_P4_TC_ESCR0:	4, 5</i></td></tr>
<tr><th id="316">316</th><td><i>	 * MSR_P4_TC_ESCR1:	6, 7</i></td></tr>
<tr><th id="317">317</th><td><i>	 */</i></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>	<a class="macro" href="#294" title="P4_EVENT_BPU_FETCH_REQUEST_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BPU_FETCH_REQUEST)		= <a class="macro" href="#297" title="(((0x03) &lt;&lt; 8) | 0x00)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x03</var>, <var>0x00</var>),</td></tr>
<tr><th id="320">320</th><td>	<i>/*</i></td></tr>
<tr><th id="321">321</th><td><i>	 * MSR_P4_BPU_ESCR0:	0, 1</i></td></tr>
<tr><th id="322">322</th><td><i>	 * MSR_P4_BPU_ESCR1:	2, 3</i></td></tr>
<tr><th id="323">323</th><td><i>	 */</i></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>	<a class="macro" href="#294" title="P4_EVENT_ITLB_REFERENCE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_ITLB_REFERENCE)		= <a class="macro" href="#297" title="(((0x18) &lt;&lt; 8) | 0x03)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x18</var>, <var>0x03</var>),</td></tr>
<tr><th id="326">326</th><td>	<i>/*</i></td></tr>
<tr><th id="327">327</th><td><i>	 * MSR_P4_ITLB_ESCR0:	0, 1</i></td></tr>
<tr><th id="328">328</th><td><i>	 * MSR_P4_ITLB_ESCR1:	2, 3</i></td></tr>
<tr><th id="329">329</th><td><i>	 */</i></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>	<a class="macro" href="#294" title="P4_EVENT_MEMORY_CANCEL_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_MEMORY_CANCEL)		= <a class="macro" href="#297" title="(((0x02) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x02</var>, <var>0x05</var>),</td></tr>
<tr><th id="332">332</th><td>	<i>/*</i></td></tr>
<tr><th id="333">333</th><td><i>	 * MSR_P4_DAC_ESCR0:	8, 9</i></td></tr>
<tr><th id="334">334</th><td><i>	 * MSR_P4_DAC_ESCR1:	10, 11</i></td></tr>
<tr><th id="335">335</th><td><i>	 */</i></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>	<a class="macro" href="#294" title="P4_EVENT_MEMORY_COMPLETE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_MEMORY_COMPLETE)		= <a class="macro" href="#297" title="(((0x08) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x08</var>, <var>0x02</var>),</td></tr>
<tr><th id="338">338</th><td>	<i>/*</i></td></tr>
<tr><th id="339">339</th><td><i>	 * MSR_P4_SAAT_ESCR0:	8, 9</i></td></tr>
<tr><th id="340">340</th><td><i>	 * MSR_P4_SAAT_ESCR1:	10, 11</i></td></tr>
<tr><th id="341">341</th><td><i>	 */</i></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>	<a class="macro" href="#294" title="P4_EVENT_LOAD_PORT_REPLAY_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_LOAD_PORT_REPLAY)		= <a class="macro" href="#297" title="(((0x04) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x04</var>, <var>0x02</var>),</td></tr>
<tr><th id="344">344</th><td>	<i>/*</i></td></tr>
<tr><th id="345">345</th><td><i>	 * MSR_P4_SAAT_ESCR0:	8, 9</i></td></tr>
<tr><th id="346">346</th><td><i>	 * MSR_P4_SAAT_ESCR1:	10, 11</i></td></tr>
<tr><th id="347">347</th><td><i>	 */</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<a class="macro" href="#294" title="P4_EVENT_STORE_PORT_REPLAY_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_STORE_PORT_REPLAY)		= <a class="macro" href="#297" title="(((0x05) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x05</var>, <var>0x02</var>),</td></tr>
<tr><th id="350">350</th><td>	<i>/*</i></td></tr>
<tr><th id="351">351</th><td><i>	 * MSR_P4_SAAT_ESCR0:	8, 9</i></td></tr>
<tr><th id="352">352</th><td><i>	 * MSR_P4_SAAT_ESCR1:	10, 11</i></td></tr>
<tr><th id="353">353</th><td><i>	 */</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>	<a class="macro" href="#294" title="P4_EVENT_MOB_LOAD_REPLAY_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_MOB_LOAD_REPLAY)		= <a class="macro" href="#297" title="(((0x03) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x03</var>, <var>0x02</var>),</td></tr>
<tr><th id="356">356</th><td>	<i>/*</i></td></tr>
<tr><th id="357">357</th><td><i>	 * MSR_P4_MOB_ESCR0:	0, 1</i></td></tr>
<tr><th id="358">358</th><td><i>	 * MSR_P4_MOB_ESCR1:	2, 3</i></td></tr>
<tr><th id="359">359</th><td><i>	 */</i></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>	<a class="macro" href="#294" title="P4_EVENT_PAGE_WALK_TYPE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_PAGE_WALK_TYPE)		= <a class="macro" href="#297" title="(((0x01) &lt;&lt; 8) | 0x04)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x01</var>, <var>0x04</var>),</td></tr>
<tr><th id="362">362</th><td>	<i>/*</i></td></tr>
<tr><th id="363">363</th><td><i>	 * MSR_P4_PMH_ESCR0:	0, 1</i></td></tr>
<tr><th id="364">364</th><td><i>	 * MSR_P4_PMH_ESCR1:	2, 3</i></td></tr>
<tr><th id="365">365</th><td><i>	 */</i></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>	<a class="macro" href="#294" title="P4_EVENT_BSQ_CACHE_REFERENCE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BSQ_CACHE_REFERENCE)		= <a class="macro" href="#297" title="(((0x0c) &lt;&lt; 8) | 0x07)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x0c</var>, <var>0x07</var>),</td></tr>
<tr><th id="368">368</th><td>	<i>/*</i></td></tr>
<tr><th id="369">369</th><td><i>	 * MSR_P4_BSU_ESCR0:	0, 1</i></td></tr>
<tr><th id="370">370</th><td><i>	 * MSR_P4_BSU_ESCR1:	2, 3</i></td></tr>
<tr><th id="371">371</th><td><i>	 */</i></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>	<a class="macro" href="#294" title="P4_EVENT_IOQ_ALLOCATION_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_IOQ_ALLOCATION)		= <a class="macro" href="#297" title="(((0x03) &lt;&lt; 8) | 0x06)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x03</var>, <var>0x06</var>),</td></tr>
<tr><th id="374">374</th><td>	<i>/*</i></td></tr>
<tr><th id="375">375</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="376">376</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="377">377</th><td><i>	 */</i></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>	<a class="macro" href="#294" title="P4_EVENT_IOQ_ACTIVE_ENTRIES_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES)		= <a class="macro" href="#297" title="(((0x1a) &lt;&lt; 8) | 0x06)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x1a</var>, <var>0x06</var>),</td></tr>
<tr><th id="380">380</th><td>	<i>/*</i></td></tr>
<tr><th id="381">381</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="382">382</th><td><i>	 */</i></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>	<a class="macro" href="#294" title="P4_EVENT_FSB_DATA_ACTIVITY_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_FSB_DATA_ACTIVITY)		= <a class="macro" href="#297" title="(((0x17) &lt;&lt; 8) | 0x06)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x17</var>, <var>0x06</var>),</td></tr>
<tr><th id="385">385</th><td>	<i>/*</i></td></tr>
<tr><th id="386">386</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="387">387</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="388">388</th><td><i>	 */</i></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<a class="macro" href="#294" title="P4_EVENT_BSQ_ALLOCATION_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BSQ_ALLOCATION)		= <a class="macro" href="#297" title="(((0x05) &lt;&lt; 8) | 0x07)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x05</var>, <var>0x07</var>),</td></tr>
<tr><th id="391">391</th><td>	<i>/*</i></td></tr>
<tr><th id="392">392</th><td><i>	 * MSR_P4_BSU_ESCR0:	0, 1</i></td></tr>
<tr><th id="393">393</th><td><i>	 */</i></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>	<a class="macro" href="#294" title="P4_EVENT_BSQ_ACTIVE_ENTRIES_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES)		= <a class="macro" href="#297" title="(((0x06) &lt;&lt; 8) | 0x07)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x06</var>, <var>0x07</var>),</td></tr>
<tr><th id="396">396</th><td>	<i>/*</i></td></tr>
<tr><th id="397">397</th><td><i>	 * NOTE: no ESCR name in docs, it's guessed</i></td></tr>
<tr><th id="398">398</th><td><i>	 * MSR_P4_BSU_ESCR1:	2, 3</i></td></tr>
<tr><th id="399">399</th><td><i>	 */</i></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>	<a class="macro" href="#294" title="P4_EVENT_SSE_INPUT_ASSIST_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_SSE_INPUT_ASSIST)		= <a class="macro" href="#297" title="(((0x34) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x34</var>, <var>0x01</var>),</td></tr>
<tr><th id="402">402</th><td>	<i>/*</i></td></tr>
<tr><th id="403">403</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="404">404</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="405">405</th><td><i>	 */</i></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>	<a class="macro" href="#294" title="P4_EVENT_PACKED_SP_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_PACKED_SP_UOP)		= <a class="macro" href="#297" title="(((0x08) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x08</var>, <var>0x01</var>),</td></tr>
<tr><th id="408">408</th><td>	<i>/*</i></td></tr>
<tr><th id="409">409</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="410">410</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="411">411</th><td><i>	 */</i></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>	<a class="macro" href="#294" title="P4_EVENT_PACKED_DP_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_PACKED_DP_UOP)		= <a class="macro" href="#297" title="(((0x0c) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x0c</var>, <var>0x01</var>),</td></tr>
<tr><th id="414">414</th><td>	<i>/*</i></td></tr>
<tr><th id="415">415</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="416">416</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="417">417</th><td><i>	 */</i></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	<a class="macro" href="#294" title="P4_EVENT_SCALAR_SP_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_SCALAR_SP_UOP)		= <a class="macro" href="#297" title="(((0x0a) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x0a</var>, <var>0x01</var>),</td></tr>
<tr><th id="420">420</th><td>	<i>/*</i></td></tr>
<tr><th id="421">421</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="422">422</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="423">423</th><td><i>	 */</i></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>	<a class="macro" href="#294" title="P4_EVENT_SCALAR_DP_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_SCALAR_DP_UOP)		= <a class="macro" href="#297" title="(((0x0e) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x0e</var>, <var>0x01</var>),</td></tr>
<tr><th id="426">426</th><td>	<i>/*</i></td></tr>
<tr><th id="427">427</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="428">428</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="429">429</th><td><i>	 */</i></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>	<a class="macro" href="#294" title="P4_EVENT_64BIT_MMX_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_64BIT_MMX_UOP)		= <a class="macro" href="#297" title="(((0x02) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x02</var>, <var>0x01</var>),</td></tr>
<tr><th id="432">432</th><td>	<i>/*</i></td></tr>
<tr><th id="433">433</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="434">434</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="435">435</th><td><i>	 */</i></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>	<a class="macro" href="#294" title="P4_EVENT_128BIT_MMX_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_128BIT_MMX_UOP)		= <a class="macro" href="#297" title="(((0x1a) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x1a</var>, <var>0x01</var>),</td></tr>
<tr><th id="438">438</th><td>	<i>/*</i></td></tr>
<tr><th id="439">439</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="440">440</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="441">441</th><td><i>	 */</i></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>	<a class="macro" href="#294" title="P4_EVENT_X87_FP_UOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_X87_FP_UOP)			= <a class="macro" href="#297" title="(((0x04) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x04</var>, <var>0x01</var>),</td></tr>
<tr><th id="444">444</th><td>	<i>/*</i></td></tr>
<tr><th id="445">445</th><td><i>	 * MSR_P4_FIRM_ESCR0:	8, 9</i></td></tr>
<tr><th id="446">446</th><td><i>	 * MSR_P4_FIRM_ESCR1:	10, 11</i></td></tr>
<tr><th id="447">447</th><td><i>	 */</i></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>	<a class="macro" href="#294" title="P4_EVENT_TC_MISC_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_TC_MISC)			= <a class="macro" href="#297" title="(((0x06) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x06</var>, <var>0x01</var>),</td></tr>
<tr><th id="450">450</th><td>	<i>/*</i></td></tr>
<tr><th id="451">451</th><td><i>	 * MSR_P4_TC_ESCR0:	4, 5</i></td></tr>
<tr><th id="452">452</th><td><i>	 * MSR_P4_TC_ESCR1:	6, 7</i></td></tr>
<tr><th id="453">453</th><td><i>	 */</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>	<a class="macro" href="#294" title="P4_EVENT_GLOBAL_POWER_EVENTS_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_GLOBAL_POWER_EVENTS)		= <a class="macro" href="#297" title="(((0x13) &lt;&lt; 8) | 0x06)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x13</var>, <var>0x06</var>),</td></tr>
<tr><th id="456">456</th><td>	<i>/*</i></td></tr>
<tr><th id="457">457</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="458">458</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="459">459</th><td><i>	 */</i></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>	<a class="macro" href="#294" title="P4_EVENT_TC_MS_XFER_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_TC_MS_XFER)			= <a class="macro" href="#297" title="(((0x05) &lt;&lt; 8) | 0x00)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x05</var>, <var>0x00</var>),</td></tr>
<tr><th id="462">462</th><td>	<i>/*</i></td></tr>
<tr><th id="463">463</th><td><i>	 * MSR_P4_MS_ESCR0:	4, 5</i></td></tr>
<tr><th id="464">464</th><td><i>	 * MSR_P4_MS_ESCR1:	6, 7</i></td></tr>
<tr><th id="465">465</th><td><i>	 */</i></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>	<a class="macro" href="#294" title="P4_EVENT_UOP_QUEUE_WRITES_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_UOP_QUEUE_WRITES)		= <a class="macro" href="#297" title="(((0x09) &lt;&lt; 8) | 0x00)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x09</var>, <var>0x00</var>),</td></tr>
<tr><th id="468">468</th><td>	<i>/*</i></td></tr>
<tr><th id="469">469</th><td><i>	 * MSR_P4_MS_ESCR0:	4, 5</i></td></tr>
<tr><th id="470">470</th><td><i>	 * MSR_P4_MS_ESCR1:	6, 7</i></td></tr>
<tr><th id="471">471</th><td><i>	 */</i></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>	<a class="macro" href="#294" title="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE)	= <a class="macro" href="#297" title="(((0x05) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x05</var>, <var>0x02</var>),</td></tr>
<tr><th id="474">474</th><td>	<i>/*</i></td></tr>
<tr><th id="475">475</th><td><i>	 * MSR_P4_TBPU_ESCR0:	4, 5</i></td></tr>
<tr><th id="476">476</th><td><i>	 * MSR_P4_TBPU_ESCR1:	6, 7</i></td></tr>
<tr><th id="477">477</th><td><i>	 */</i></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>	<a class="macro" href="#294" title="P4_EVENT_RETIRED_BRANCH_TYPE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_RETIRED_BRANCH_TYPE)		= <a class="macro" href="#297" title="(((0x04) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x04</var>, <var>0x02</var>),</td></tr>
<tr><th id="480">480</th><td>	<i>/*</i></td></tr>
<tr><th id="481">481</th><td><i>	 * MSR_P4_TBPU_ESCR0:	4, 5</i></td></tr>
<tr><th id="482">482</th><td><i>	 * MSR_P4_TBPU_ESCR1:	6, 7</i></td></tr>
<tr><th id="483">483</th><td><i>	 */</i></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>	<a class="macro" href="#294" title="P4_EVENT_RESOURCE_STALL_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_RESOURCE_STALL)		= <a class="macro" href="#297" title="(((0x01) &lt;&lt; 8) | 0x01)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x01</var>, <var>0x01</var>),</td></tr>
<tr><th id="486">486</th><td>	<i>/*</i></td></tr>
<tr><th id="487">487</th><td><i>	 * MSR_P4_ALF_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="488">488</th><td><i>	 * MSR_P4_ALF_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="489">489</th><td><i>	 */</i></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<a class="macro" href="#294" title="P4_EVENT_WC_BUFFER_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_WC_BUFFER)			= <a class="macro" href="#297" title="(((0x05) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x05</var>, <var>0x05</var>),</td></tr>
<tr><th id="492">492</th><td>	<i>/*</i></td></tr>
<tr><th id="493">493</th><td><i>	 * MSR_P4_DAC_ESCR0:	8, 9</i></td></tr>
<tr><th id="494">494</th><td><i>	 * MSR_P4_DAC_ESCR1:	10, 11</i></td></tr>
<tr><th id="495">495</th><td><i>	 */</i></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>	<a class="macro" href="#294" title="P4_EVENT_B2B_CYCLES_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_B2B_CYCLES)			= <a class="macro" href="#297" title="(((0x16) &lt;&lt; 8) | 0x03)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x16</var>, <var>0x03</var>),</td></tr>
<tr><th id="498">498</th><td>	<i>/*</i></td></tr>
<tr><th id="499">499</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="500">500</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="501">501</th><td><i>	 */</i></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>	<a class="macro" href="#294" title="P4_EVENT_BNR_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BNR)				= <a class="macro" href="#297" title="(((0x08) &lt;&lt; 8) | 0x03)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x08</var>, <var>0x03</var>),</td></tr>
<tr><th id="504">504</th><td>	<i>/*</i></td></tr>
<tr><th id="505">505</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="506">506</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="507">507</th><td><i>	 */</i></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>	<a class="macro" href="#294" title="P4_EVENT_SNOOP_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_SNOOP)			= <a class="macro" href="#297" title="(((0x06) &lt;&lt; 8) | 0x03)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x06</var>, <var>0x03</var>),</td></tr>
<tr><th id="510">510</th><td>	<i>/*</i></td></tr>
<tr><th id="511">511</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="512">512</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="513">513</th><td><i>	 */</i></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>	<a class="macro" href="#294" title="P4_EVENT_RESPONSE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_RESPONSE)			= <a class="macro" href="#297" title="(((0x04) &lt;&lt; 8) | 0x03)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x04</var>, <var>0x03</var>),</td></tr>
<tr><th id="516">516</th><td>	<i>/*</i></td></tr>
<tr><th id="517">517</th><td><i>	 * MSR_P4_FSB_ESCR0:	0, 1</i></td></tr>
<tr><th id="518">518</th><td><i>	 * MSR_P4_FSB_ESCR1:	2, 3</i></td></tr>
<tr><th id="519">519</th><td><i>	 */</i></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>	<a class="macro" href="#294" title="P4_EVENT_FRONT_END_EVENT_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_FRONT_END_EVENT)		= <a class="macro" href="#297" title="(((0x08) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x08</var>, <var>0x05</var>),</td></tr>
<tr><th id="522">522</th><td>	<i>/*</i></td></tr>
<tr><th id="523">523</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="524">524</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="525">525</th><td><i>	 */</i></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>	<a class="macro" href="#294" title="P4_EVENT_EXECUTION_EVENT_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_EXECUTION_EVENT)		= <a class="macro" href="#297" title="(((0x0c) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x0c</var>, <var>0x05</var>),</td></tr>
<tr><th id="528">528</th><td>	<i>/*</i></td></tr>
<tr><th id="529">529</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="530">530</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="531">531</th><td><i>	 */</i></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	<a class="macro" href="#294" title="P4_EVENT_REPLAY_EVENT_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_REPLAY_EVENT)		= <a class="macro" href="#297" title="(((0x09) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x09</var>, <var>0x05</var>),</td></tr>
<tr><th id="534">534</th><td>	<i>/*</i></td></tr>
<tr><th id="535">535</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="536">536</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="537">537</th><td><i>	 */</i></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>	<a class="macro" href="#294" title="P4_EVENT_INSTR_RETIRED_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_INSTR_RETIRED)		= <a class="macro" href="#297" title="(((0x02) &lt;&lt; 8) | 0x04)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x02</var>, <var>0x04</var>),</td></tr>
<tr><th id="540">540</th><td>	<i>/*</i></td></tr>
<tr><th id="541">541</th><td><i>	 * MSR_P4_CRU_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="542">542</th><td><i>	 * MSR_P4_CRU_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="543">543</th><td><i>	 */</i></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>	<a class="macro" href="#294" title="P4_EVENT_UOPS_RETIRED_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_UOPS_RETIRED)		= <a class="macro" href="#297" title="(((0x01) &lt;&lt; 8) | 0x04)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x01</var>, <var>0x04</var>),</td></tr>
<tr><th id="546">546</th><td>	<i>/*</i></td></tr>
<tr><th id="547">547</th><td><i>	 * MSR_P4_CRU_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="548">548</th><td><i>	 * MSR_P4_CRU_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="549">549</th><td><i>	 */</i></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>	<a class="macro" href="#294" title="P4_EVENT_UOP_TYPE_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_UOP_TYPE)			= <a class="macro" href="#297" title="(((0x02) &lt;&lt; 8) | 0x02)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x02</var>, <var>0x02</var>),</td></tr>
<tr><th id="552">552</th><td>	<i>/*</i></td></tr>
<tr><th id="553">553</th><td><i>	 * MSR_P4_RAT_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="554">554</th><td><i>	 * MSR_P4_RAT_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="555">555</th><td><i>	 */</i></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>	<a class="macro" href="#294" title="P4_EVENT_BRANCH_RETIRED_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_BRANCH_RETIRED)		= <a class="macro" href="#297" title="(((0x06) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x06</var>, <var>0x05</var>),</td></tr>
<tr><th id="558">558</th><td>	<i>/*</i></td></tr>
<tr><th id="559">559</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="560">560</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="561">561</th><td><i>	 */</i></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>	<a class="macro" href="#294" title="P4_EVENT_MISPRED_BRANCH_RETIRED_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_MISPRED_BRANCH_RETIRED)	= <a class="macro" href="#297" title="(((0x03) &lt;&lt; 8) | 0x04)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x03</var>, <var>0x04</var>),</td></tr>
<tr><th id="564">564</th><td>	<i>/*</i></td></tr>
<tr><th id="565">565</th><td><i>	 * MSR_P4_CRU_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="566">566</th><td><i>	 * MSR_P4_CRU_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="567">567</th><td><i>	 */</i></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>	<a class="macro" href="#294" title="P4_EVENT_X87_ASSIST_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_X87_ASSIST)			= <a class="macro" href="#297" title="(((0x03) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x03</var>, <var>0x05</var>),</td></tr>
<tr><th id="570">570</th><td>	<i>/*</i></td></tr>
<tr><th id="571">571</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="572">572</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="573">573</th><td><i>	 */</i></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>	<a class="macro" href="#294" title="P4_EVENT_MACHINE_CLEAR_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_MACHINE_CLEAR)		= <a class="macro" href="#297" title="(((0x02) &lt;&lt; 8) | 0x05)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x02</var>, <var>0x05</var>),</td></tr>
<tr><th id="576">576</th><td>	<i>/*</i></td></tr>
<tr><th id="577">577</th><td><i>	 * MSR_P4_CRU_ESCR2:	12, 13, 16</i></td></tr>
<tr><th id="578">578</th><td><i>	 * MSR_P4_CRU_ESCR3:	14, 15, 17</i></td></tr>
<tr><th id="579">579</th><td><i>	 */</i></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>	<a class="macro" href="#294" title="P4_EVENT_INSTR_COMPLETED_OPCODE" data-ref="_M/P4_OPCODE">P4_OPCODE</a>(P4_EVENT_INSTR_COMPLETED)		= <a class="macro" href="#297" title="(((0x07) &lt;&lt; 8) | 0x04)" data-ref="_M/P4_OPCODE_PACK">P4_OPCODE_PACK</a>(<var>0x07</var>, <var>0x04</var>),</td></tr>
<tr><th id="582">582</th><td>	<i>/*</i></td></tr>
<tr><th id="583">583</th><td><i>	 * MSR_P4_CRU_ESCR0:	12, 13, 16</i></td></tr>
<tr><th id="584">584</th><td><i>	 * MSR_P4_CRU_ESCR1:	14, 15, 17</i></td></tr>
<tr><th id="585">585</th><td><i>	 */</i></td></tr>
<tr><th id="586">586</th><td>};</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i>/*</i></td></tr>
<tr><th id="589">589</th><td><i> * a caller should use P4_ESCR_EMASK_NAME helper to</i></td></tr>
<tr><th id="590">590</th><td><i> * pick the EventMask needed, for example</i></td></tr>
<tr><th id="591">591</th><td><i> *</i></td></tr>
<tr><th id="592">592</th><td><i> *	P4_ESCR_EMASK_BIT(P4_EVENT_TC_DELIVER_MODE, DD)</i></td></tr>
<tr><th id="593">593</th><td><i> */</i></td></tr>
<tr><th id="594">594</th><td><b>enum</b> <dfn class="type def" id="P4_ESCR_EMASKS" title='P4_ESCR_EMASKS' data-ref="P4_ESCR_EMASKS">P4_ESCR_EMASKS</dfn> {</td></tr>
<tr><th id="595">595</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__DD = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, DD, <var>0</var>),</td></tr>
<tr><th id="596">596</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__DB = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, DB, <var>1</var>),</td></tr>
<tr><th id="597">597</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__DI = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, DI, <var>2</var>),</td></tr>
<tr><th id="598">598</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__BD = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, BD, <var>3</var>),</td></tr>
<tr><th id="599">599</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__BB = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, BB, <var>4</var>),</td></tr>
<tr><th id="600">600</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__BI = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, BI, <var>5</var>),</td></tr>
<tr><th id="601">601</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_DELIVER_MODE__ID = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_DELIVER_MODE, ID, <var>6</var>),</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>	<a class="macro" href="#65" title="P4_EVENT_BPU_FETCH_REQUEST__TCMISS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BPU_FETCH_REQUEST, TCMISS, <var>0</var>),</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>	<a class="macro" href="#65" title="P4_EVENT_ITLB_REFERENCE__HIT = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_ITLB_REFERENCE, HIT, <var>0</var>),</td></tr>
<tr><th id="606">606</th><td>	<a class="macro" href="#65" title="P4_EVENT_ITLB_REFERENCE__MISS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_ITLB_REFERENCE, MISS, <var>1</var>),</td></tr>
<tr><th id="607">607</th><td>	<a class="macro" href="#65" title="P4_EVENT_ITLB_REFERENCE__HIT_UK = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_ITLB_REFERENCE, HIT_UK, <var>2</var>),</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>	<a class="macro" href="#65" title="P4_EVENT_MEMORY_CANCEL__ST_RB_FULL = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MEMORY_CANCEL, ST_RB_FULL, <var>2</var>),</td></tr>
<tr><th id="610">610</th><td>	<a class="macro" href="#65" title="P4_EVENT_MEMORY_CANCEL__64K_CONF = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MEMORY_CANCEL, <var>64K_CONF</var>, <var>3</var>),</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>	<a class="macro" href="#65" title="P4_EVENT_MEMORY_COMPLETE__LSC = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MEMORY_COMPLETE, LSC, <var>0</var>),</td></tr>
<tr><th id="613">613</th><td>	<a class="macro" href="#65" title="P4_EVENT_MEMORY_COMPLETE__SSC = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MEMORY_COMPLETE, SSC, <var>1</var>),</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>	<a class="macro" href="#65" title="P4_EVENT_LOAD_PORT_REPLAY__SPLIT_LD = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_LOAD_PORT_REPLAY, SPLIT_LD, <var>1</var>),</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>	<a class="macro" href="#65" title="P4_EVENT_STORE_PORT_REPLAY__SPLIT_ST = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_STORE_PORT_REPLAY, SPLIT_ST, <var>1</var>),</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>	<a class="macro" href="#65" title="P4_EVENT_MOB_LOAD_REPLAY__NO_STA = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MOB_LOAD_REPLAY, NO_STA, <var>1</var>),</td></tr>
<tr><th id="620">620</th><td>	<a class="macro" href="#65" title="P4_EVENT_MOB_LOAD_REPLAY__NO_STD = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MOB_LOAD_REPLAY, NO_STD, <var>3</var>),</td></tr>
<tr><th id="621">621</th><td>	<a class="macro" href="#65" title="P4_EVENT_MOB_LOAD_REPLAY__PARTIAL_DATA = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MOB_LOAD_REPLAY, PARTIAL_DATA, <var>4</var>),</td></tr>
<tr><th id="622">622</th><td>	<a class="macro" href="#65" title="P4_EVENT_MOB_LOAD_REPLAY__UNALGN_ADDR = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MOB_LOAD_REPLAY, UNALGN_ADDR, <var>5</var>),</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>	<a class="macro" href="#65" title="P4_EVENT_PAGE_WALK_TYPE__DTMISS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_PAGE_WALK_TYPE, DTMISS, <var>0</var>),</td></tr>
<tr><th id="625">625</th><td>	<a class="macro" href="#65" title="P4_EVENT_PAGE_WALK_TYPE__ITMISS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_PAGE_WALK_TYPE, ITMISS, <var>1</var>),</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_2ndL_HITS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITS, <var>0</var>),</td></tr>
<tr><th id="628">628</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_2ndL_HITE = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITE, <var>1</var>),</td></tr>
<tr><th id="629">629</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_2ndL_HITM = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_HITM, <var>2</var>),</td></tr>
<tr><th id="630">630</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_3rdL_HITS = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITS, <var>3</var>),</td></tr>
<tr><th id="631">631</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_3rdL_HITE = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITE, <var>4</var>),</td></tr>
<tr><th id="632">632</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_3rdL_HITM = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_HITM, <var>5</var>),</td></tr>
<tr><th id="633">633</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_2ndL_MISS = ((1ULL &lt;&lt; 8) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_2ndL_MISS, <var>8</var>),</td></tr>
<tr><th id="634">634</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__RD_3rdL_MISS = ((1ULL &lt;&lt; 9) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, RD_3rdL_MISS, <var>9</var>),</td></tr>
<tr><th id="635">635</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_CACHE_REFERENCE__WR_2ndL_MISS = ((1ULL &lt;&lt; 10) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_CACHE_REFERENCE, WR_2ndL_MISS, <var>10</var>),</td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__DEFAULT = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, DEFAULT, <var>0</var>),</td></tr>
<tr><th id="638">638</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__ALL_READ = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, ALL_READ, <var>5</var>),</td></tr>
<tr><th id="639">639</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__ALL_WRITE = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, ALL_WRITE, <var>6</var>),</td></tr>
<tr><th id="640">640</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__MEM_UC = ((1ULL &lt;&lt; 7) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, MEM_UC, <var>7</var>),</td></tr>
<tr><th id="641">641</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__MEM_WC = ((1ULL &lt;&lt; 8) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, MEM_WC, <var>8</var>),</td></tr>
<tr><th id="642">642</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__MEM_WT = ((1ULL &lt;&lt; 9) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, MEM_WT, <var>9</var>),</td></tr>
<tr><th id="643">643</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__MEM_WP = ((1ULL &lt;&lt; 10) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, MEM_WP, <var>10</var>),</td></tr>
<tr><th id="644">644</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__MEM_WB = ((1ULL &lt;&lt; 11) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, MEM_WB, <var>11</var>),</td></tr>
<tr><th id="645">645</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__OWN = ((1ULL &lt;&lt; 13) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, OWN, <var>13</var>),</td></tr>
<tr><th id="646">646</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__OTHER = ((1ULL &lt;&lt; 14) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, OTHER, <var>14</var>),</td></tr>
<tr><th id="647">647</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ALLOCATION__PREFETCH = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ALLOCATION, PREFETCH, <var>15</var>),</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__DEFAULT = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, DEFAULT, <var>0</var>),</td></tr>
<tr><th id="650">650</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__ALL_READ = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_READ, <var>5</var>),</td></tr>
<tr><th id="651">651</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__ALL_WRITE = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, ALL_WRITE, <var>6</var>),</td></tr>
<tr><th id="652">652</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__MEM_UC = ((1ULL &lt;&lt; 7) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_UC, <var>7</var>),</td></tr>
<tr><th id="653">653</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__MEM_WC = ((1ULL &lt;&lt; 8) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WC, <var>8</var>),</td></tr>
<tr><th id="654">654</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__MEM_WT = ((1ULL &lt;&lt; 9) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WT, <var>9</var>),</td></tr>
<tr><th id="655">655</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__MEM_WP = ((1ULL &lt;&lt; 10) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WP, <var>10</var>),</td></tr>
<tr><th id="656">656</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__MEM_WB = ((1ULL &lt;&lt; 11) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, MEM_WB, <var>11</var>),</td></tr>
<tr><th id="657">657</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__OWN = ((1ULL &lt;&lt; 13) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, OWN, <var>13</var>),</td></tr>
<tr><th id="658">658</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__OTHER = ((1ULL &lt;&lt; 14) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, OTHER, <var>14</var>),</td></tr>
<tr><th id="659">659</th><td>	<a class="macro" href="#65" title="P4_EVENT_IOQ_ACTIVE_ENTRIES__PREFETCH = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_IOQ_ACTIVE_ENTRIES, PREFETCH, <var>15</var>),</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DRDY_DRV = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_DRV, <var>0</var>),</td></tr>
<tr><th id="662">662</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DRDY_OWN = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OWN, <var>1</var>),</td></tr>
<tr><th id="663">663</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DRDY_OTHER = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DRDY_OTHER, <var>2</var>),</td></tr>
<tr><th id="664">664</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DBSY_DRV = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_DRV, <var>3</var>),</td></tr>
<tr><th id="665">665</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DBSY_OWN = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OWN, <var>4</var>),</td></tr>
<tr><th id="666">666</th><td>	<a class="macro" href="#65" title="P4_EVENT_FSB_DATA_ACTIVITY__DBSY_OTHER = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FSB_DATA_ACTIVITY, DBSY_OTHER, <var>5</var>),</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_TYPE0 = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE0, <var>0</var>),</td></tr>
<tr><th id="669">669</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_TYPE1 = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_TYPE1, <var>1</var>),</td></tr>
<tr><th id="670">670</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_LEN0 = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_LEN0, <var>2</var>),</td></tr>
<tr><th id="671">671</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_LEN1 = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_LEN1, <var>3</var>),</td></tr>
<tr><th id="672">672</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_IO_TYPE = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_IO_TYPE, <var>5</var>),</td></tr>
<tr><th id="673">673</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_LOCK_TYPE = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_LOCK_TYPE, <var>6</var>),</td></tr>
<tr><th id="674">674</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_CACHE_TYPE = ((1ULL &lt;&lt; 7) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_CACHE_TYPE, <var>7</var>),</td></tr>
<tr><th id="675">675</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_SPLIT_TYPE = ((1ULL &lt;&lt; 8) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_SPLIT_TYPE, <var>8</var>),</td></tr>
<tr><th id="676">676</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_DEM_TYPE = ((1ULL &lt;&lt; 9) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_DEM_TYPE, <var>9</var>),</td></tr>
<tr><th id="677">677</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__REQ_ORD_TYPE = ((1ULL &lt;&lt; 10) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, REQ_ORD_TYPE, <var>10</var>),</td></tr>
<tr><th id="678">678</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__MEM_TYPE0 = ((1ULL &lt;&lt; 11) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE0, <var>11</var>),</td></tr>
<tr><th id="679">679</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__MEM_TYPE1 = ((1ULL &lt;&lt; 12) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE1, <var>12</var>),</td></tr>
<tr><th id="680">680</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ALLOCATION__MEM_TYPE2 = ((1ULL &lt;&lt; 13) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ALLOCATION, MEM_TYPE2, <var>13</var>),</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_TYPE0 = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE0, <var>0</var>),</td></tr>
<tr><th id="683">683</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_TYPE1 = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_TYPE1, <var>1</var>),</td></tr>
<tr><th id="684">684</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_LEN0 = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN0, <var>2</var>),</td></tr>
<tr><th id="685">685</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_LEN1 = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LEN1, <var>3</var>),</td></tr>
<tr><th id="686">686</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_IO_TYPE = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_IO_TYPE, <var>5</var>),</td></tr>
<tr><th id="687">687</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_LOCK_TYPE = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_LOCK_TYPE, <var>6</var>),</td></tr>
<tr><th id="688">688</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_CACHE_TYPE = ((1ULL &lt;&lt; 7) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_CACHE_TYPE, <var>7</var>),</td></tr>
<tr><th id="689">689</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_SPLIT_TYPE = ((1ULL &lt;&lt; 8) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_SPLIT_TYPE, <var>8</var>),</td></tr>
<tr><th id="690">690</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_DEM_TYPE = ((1ULL &lt;&lt; 9) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_DEM_TYPE, <var>9</var>),</td></tr>
<tr><th id="691">691</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__REQ_ORD_TYPE = ((1ULL &lt;&lt; 10) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, REQ_ORD_TYPE, <var>10</var>),</td></tr>
<tr><th id="692">692</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__MEM_TYPE0 = ((1ULL &lt;&lt; 11) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE0, <var>11</var>),</td></tr>
<tr><th id="693">693</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__MEM_TYPE1 = ((1ULL &lt;&lt; 12) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE1, <var>12</var>),</td></tr>
<tr><th id="694">694</th><td>	<a class="macro" href="#65" title="P4_EVENT_BSQ_ACTIVE_ENTRIES__MEM_TYPE2 = ((1ULL &lt;&lt; 13) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BSQ_ACTIVE_ENTRIES, MEM_TYPE2, <var>13</var>),</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>	<a class="macro" href="#65" title="P4_EVENT_SSE_INPUT_ASSIST__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_SSE_INPUT_ASSIST, ALL, <var>15</var>),</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>	<a class="macro" href="#65" title="P4_EVENT_PACKED_SP_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_PACKED_SP_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>	<a class="macro" href="#65" title="P4_EVENT_PACKED_DP_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_PACKED_DP_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>	<a class="macro" href="#65" title="P4_EVENT_SCALAR_SP_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_SCALAR_SP_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>	<a class="macro" href="#65" title="P4_EVENT_SCALAR_DP_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_SCALAR_DP_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>	<a class="macro" href="#65" title="P4_EVENT_64BIT_MMX_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_64BIT_MMX_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>	<a class="macro" href="#65" title="P4_EVENT_128BIT_MMX_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_128BIT_MMX_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_FP_UOP__ALL = ((1ULL &lt;&lt; 15) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_FP_UOP, ALL, <var>15</var>),</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_MISC__FLUSH = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_MISC, FLUSH, <var>4</var>),</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>	<a class="macro" href="#65" title="P4_EVENT_GLOBAL_POWER_EVENTS__RUNNING = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_GLOBAL_POWER_EVENTS, RUNNING, <var>0</var>),</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>	<a class="macro" href="#65" title="P4_EVENT_TC_MS_XFER__CISC = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_TC_MS_XFER, CISC, <var>0</var>),</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOP_QUEUE_WRITES__FROM_TC_BUILD = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_BUILD, <var>0</var>),</td></tr>
<tr><th id="719">719</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOP_QUEUE_WRITES__FROM_TC_DELIVER = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOP_QUEUE_WRITES, FROM_TC_DELIVER, <var>1</var>),</td></tr>
<tr><th id="720">720</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOP_QUEUE_WRITES__FROM_ROM = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOP_QUEUE_WRITES, FROM_ROM, <var>2</var>),</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE__CONDITIONAL = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CONDITIONAL, <var>1</var>),</td></tr>
<tr><th id="723">723</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE__CALL = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, CALL, <var>2</var>),</td></tr>
<tr><th id="724">724</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE__RETURN = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, RETURN, <var>3</var>),</td></tr>
<tr><th id="725">725</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE__INDIRECT = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_MISPRED_BRANCH_TYPE, INDIRECT, <var>4</var>),</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_BRANCH_TYPE__CONDITIONAL = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_BRANCH_TYPE, CONDITIONAL, <var>1</var>),</td></tr>
<tr><th id="728">728</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_BRANCH_TYPE__CALL = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_BRANCH_TYPE, CALL, <var>2</var>),</td></tr>
<tr><th id="729">729</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_BRANCH_TYPE__RETURN = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_BRANCH_TYPE, RETURN, <var>3</var>),</td></tr>
<tr><th id="730">730</th><td>	<a class="macro" href="#65" title="P4_EVENT_RETIRED_BRANCH_TYPE__INDIRECT = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RETIRED_BRANCH_TYPE, INDIRECT, <var>4</var>),</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>	<a class="macro" href="#65" title="P4_EVENT_RESOURCE_STALL__SBFULL = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_RESOURCE_STALL, SBFULL, <var>5</var>),</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td>	<a class="macro" href="#65" title="P4_EVENT_WC_BUFFER__WCB_EVICTS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_WC_BUFFER, WCB_EVICTS, <var>0</var>),</td></tr>
<tr><th id="735">735</th><td>	<a class="macro" href="#65" title="P4_EVENT_WC_BUFFER__WCB_FULL_EVICTS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_WC_BUFFER, WCB_FULL_EVICTS, <var>1</var>),</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>	<a class="macro" href="#65" title="P4_EVENT_FRONT_END_EVENT__NBOGUS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FRONT_END_EVENT, NBOGUS, <var>0</var>),</td></tr>
<tr><th id="738">738</th><td>	<a class="macro" href="#65" title="P4_EVENT_FRONT_END_EVENT__BOGUS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_FRONT_END_EVENT, BOGUS, <var>1</var>),</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__NBOGUS0 = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, NBOGUS0, <var>0</var>),</td></tr>
<tr><th id="741">741</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__NBOGUS1 = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, NBOGUS1, <var>1</var>),</td></tr>
<tr><th id="742">742</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__NBOGUS2 = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, NBOGUS2, <var>2</var>),</td></tr>
<tr><th id="743">743</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__NBOGUS3 = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, NBOGUS3, <var>3</var>),</td></tr>
<tr><th id="744">744</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__BOGUS0 = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, BOGUS0, <var>4</var>),</td></tr>
<tr><th id="745">745</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__BOGUS1 = ((1ULL &lt;&lt; 5) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, BOGUS1, <var>5</var>),</td></tr>
<tr><th id="746">746</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__BOGUS2 = ((1ULL &lt;&lt; 6) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, BOGUS2, <var>6</var>),</td></tr>
<tr><th id="747">747</th><td>	<a class="macro" href="#65" title="P4_EVENT_EXECUTION_EVENT__BOGUS3 = ((1ULL &lt;&lt; 7) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_EXECUTION_EVENT, BOGUS3, <var>7</var>),</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>	<a class="macro" href="#65" title="P4_EVENT_REPLAY_EVENT__NBOGUS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_REPLAY_EVENT, NBOGUS, <var>0</var>),</td></tr>
<tr><th id="750">750</th><td>	<a class="macro" href="#65" title="P4_EVENT_REPLAY_EVENT__BOGUS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_REPLAY_EVENT, BOGUS, <var>1</var>),</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_RETIRED__NBOGUSNTAG = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_RETIRED, NBOGUSNTAG, <var>0</var>),</td></tr>
<tr><th id="753">753</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_RETIRED__NBOGUSTAG = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_RETIRED, NBOGUSTAG, <var>1</var>),</td></tr>
<tr><th id="754">754</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_RETIRED__BOGUSNTAG = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_RETIRED, BOGUSNTAG, <var>2</var>),</td></tr>
<tr><th id="755">755</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_RETIRED__BOGUSTAG = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_RETIRED, BOGUSTAG, <var>3</var>),</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOPS_RETIRED__NBOGUS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOPS_RETIRED, NBOGUS, <var>0</var>),</td></tr>
<tr><th id="758">758</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOPS_RETIRED__BOGUS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOPS_RETIRED, BOGUS, <var>1</var>),</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOP_TYPE__TAGLOADS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOP_TYPE, TAGLOADS, <var>1</var>),</td></tr>
<tr><th id="761">761</th><td>	<a class="macro" href="#65" title="P4_EVENT_UOP_TYPE__TAGSTORES = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_UOP_TYPE, TAGSTORES, <var>2</var>),</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>	<a class="macro" href="#65" title="P4_EVENT_BRANCH_RETIRED__MMNP = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BRANCH_RETIRED, MMNP, <var>0</var>),</td></tr>
<tr><th id="764">764</th><td>	<a class="macro" href="#65" title="P4_EVENT_BRANCH_RETIRED__MMNM = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BRANCH_RETIRED, MMNM, <var>1</var>),</td></tr>
<tr><th id="765">765</th><td>	<a class="macro" href="#65" title="P4_EVENT_BRANCH_RETIRED__MMTP = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BRANCH_RETIRED, MMTP, <var>2</var>),</td></tr>
<tr><th id="766">766</th><td>	<a class="macro" href="#65" title="P4_EVENT_BRANCH_RETIRED__MMTM = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_BRANCH_RETIRED, MMTM, <var>3</var>),</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>	<a class="macro" href="#65" title="P4_EVENT_MISPRED_BRANCH_RETIRED__NBOGUS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MISPRED_BRANCH_RETIRED, NBOGUS, <var>0</var>),</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_ASSIST__FPSU = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_ASSIST, FPSU, <var>0</var>),</td></tr>
<tr><th id="771">771</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_ASSIST__FPSO = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_ASSIST, FPSO, <var>1</var>),</td></tr>
<tr><th id="772">772</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_ASSIST__POAO = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_ASSIST, POAO, <var>2</var>),</td></tr>
<tr><th id="773">773</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_ASSIST__POAU = ((1ULL &lt;&lt; 3) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_ASSIST, POAU, <var>3</var>),</td></tr>
<tr><th id="774">774</th><td>	<a class="macro" href="#65" title="P4_EVENT_X87_ASSIST__PREA = ((1ULL &lt;&lt; 4) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_X87_ASSIST, PREA, <var>4</var>),</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>	<a class="macro" href="#65" title="P4_EVENT_MACHINE_CLEAR__CLEAR = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MACHINE_CLEAR, CLEAR, <var>0</var>),</td></tr>
<tr><th id="777">777</th><td>	<a class="macro" href="#65" title="P4_EVENT_MACHINE_CLEAR__MOCLEAR = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MACHINE_CLEAR, MOCLEAR, <var>1</var>),</td></tr>
<tr><th id="778">778</th><td>	<a class="macro" href="#65" title="P4_EVENT_MACHINE_CLEAR__SMCLEAR = ((1ULL &lt;&lt; 2) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_MACHINE_CLEAR, SMCLEAR, <var>2</var>),</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_COMPLETED__NBOGUS = ((1ULL &lt;&lt; 0) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_COMPLETED, NBOGUS, <var>0</var>),</td></tr>
<tr><th id="781">781</th><td>	<a class="macro" href="#65" title="P4_EVENT_INSTR_COMPLETED__BOGUS = ((1ULL &lt;&lt; 1) &lt;&lt; 9)" data-ref="_M/P4_GEN_ESCR_EMASK">P4_GEN_ESCR_EMASK</a>(P4_EVENT_INSTR_COMPLETED, BOGUS, <var>1</var>),</td></tr>
<tr><th id="782">782</th><td>};</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><i>/*</i></td></tr>
<tr><th id="785">785</th><td><i> * Note we have UOP and PEBS bits reserved for now</i></td></tr>
<tr><th id="786">786</th><td><i> * just in case if we will need them once</i></td></tr>
<tr><th id="787">787</th><td><i> */</i></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_CONFIG_ENABLE" data-ref="_M/P4_PEBS_CONFIG_ENABLE">P4_PEBS_CONFIG_ENABLE</dfn>		(1ULL &lt;&lt; 7)</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_CONFIG_UOP_TAG" data-ref="_M/P4_PEBS_CONFIG_UOP_TAG">P4_PEBS_CONFIG_UOP_TAG</dfn>		(1ULL &lt;&lt; 8)</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_CONFIG_METRIC_MASK" data-ref="_M/P4_PEBS_CONFIG_METRIC_MASK">P4_PEBS_CONFIG_METRIC_MASK</dfn>	0x3FLL</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_CONFIG_MASK" data-ref="_M/P4_PEBS_CONFIG_MASK">P4_PEBS_CONFIG_MASK</dfn>		0xFFLL</u></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><i>/*</i></td></tr>
<tr><th id="794">794</th><td><i> * mem: Only counters MSR_IQ_COUNTER4 (16) and</i></td></tr>
<tr><th id="795">795</th><td><i> * MSR_IQ_COUNTER5 (17) are allowed for PEBS sampling</i></td></tr>
<tr><th id="796">796</th><td><i> */</i></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_ENABLE" data-ref="_M/P4_PEBS_ENABLE">P4_PEBS_ENABLE</dfn>			0x02000000ULL</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/P4_PEBS_ENABLE_UOP_TAG" data-ref="_M/P4_PEBS_ENABLE_UOP_TAG">P4_PEBS_ENABLE_UOP_TAG</dfn>		0x01000000ULL</u></td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_metric" data-ref="_M/p4_config_unpack_metric">p4_config_unpack_metric</dfn>(v)	(((u64)(v)) &amp; P4_PEBS_CONFIG_METRIC_MASK)</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/p4_config_unpack_pebs" data-ref="_M/p4_config_unpack_pebs">p4_config_unpack_pebs</dfn>(v)	(((u64)(v)) &amp; P4_PEBS_CONFIG_MASK)</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/p4_config_pebs_has" data-ref="_M/p4_config_pebs_has">p4_config_pebs_has</dfn>(v, mask)	(p4_config_unpack_pebs(v) &amp; (mask))</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><b>enum</b> <dfn class="type def" id="P4_PEBS_METRIC" title='P4_PEBS_METRIC' data-ref="P4_PEBS_METRIC">P4_PEBS_METRIC</dfn> {</td></tr>
<tr><th id="806">806</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__none" title='P4_PEBS_METRIC__none' data-ref="P4_PEBS_METRIC__none">P4_PEBS_METRIC__none</dfn>,</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__1stl_cache_load_miss_retired" title='P4_PEBS_METRIC__1stl_cache_load_miss_retired' data-ref="P4_PEBS_METRIC__1stl_cache_load_miss_retired">P4_PEBS_METRIC__1stl_cache_load_miss_retired</dfn>,</td></tr>
<tr><th id="809">809</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__2ndl_cache_load_miss_retired" title='P4_PEBS_METRIC__2ndl_cache_load_miss_retired' data-ref="P4_PEBS_METRIC__2ndl_cache_load_miss_retired">P4_PEBS_METRIC__2ndl_cache_load_miss_retired</dfn>,</td></tr>
<tr><th id="810">810</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__dtlb_load_miss_retired" title='P4_PEBS_METRIC__dtlb_load_miss_retired' data-ref="P4_PEBS_METRIC__dtlb_load_miss_retired">P4_PEBS_METRIC__dtlb_load_miss_retired</dfn>,</td></tr>
<tr><th id="811">811</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__dtlb_store_miss_retired" title='P4_PEBS_METRIC__dtlb_store_miss_retired' data-ref="P4_PEBS_METRIC__dtlb_store_miss_retired">P4_PEBS_METRIC__dtlb_store_miss_retired</dfn>,</td></tr>
<tr><th id="812">812</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__dtlb_all_miss_retired" title='P4_PEBS_METRIC__dtlb_all_miss_retired' data-ref="P4_PEBS_METRIC__dtlb_all_miss_retired">P4_PEBS_METRIC__dtlb_all_miss_retired</dfn>,</td></tr>
<tr><th id="813">813</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__tagged_mispred_branch" title='P4_PEBS_METRIC__tagged_mispred_branch' data-ref="P4_PEBS_METRIC__tagged_mispred_branch">P4_PEBS_METRIC__tagged_mispred_branch</dfn>,</td></tr>
<tr><th id="814">814</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__mob_load_replay_retired" title='P4_PEBS_METRIC__mob_load_replay_retired' data-ref="P4_PEBS_METRIC__mob_load_replay_retired">P4_PEBS_METRIC__mob_load_replay_retired</dfn>,</td></tr>
<tr><th id="815">815</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__split_load_retired" title='P4_PEBS_METRIC__split_load_retired' data-ref="P4_PEBS_METRIC__split_load_retired">P4_PEBS_METRIC__split_load_retired</dfn>,</td></tr>
<tr><th id="816">816</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__split_store_retired" title='P4_PEBS_METRIC__split_store_retired' data-ref="P4_PEBS_METRIC__split_store_retired">P4_PEBS_METRIC__split_store_retired</dfn>,</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>	<dfn class="enum" id="P4_PEBS_METRIC__max" title='P4_PEBS_METRIC__max' data-ref="P4_PEBS_METRIC__max">P4_PEBS_METRIC__max</dfn></td></tr>
<tr><th id="819">819</th><td>};</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><i>/*</i></td></tr>
<tr><th id="822">822</th><td><i> * Notes on internal configuration of ESCR+CCCR tuples</i></td></tr>
<tr><th id="823">823</th><td><i> *</i></td></tr>
<tr><th id="824">824</th><td><i> * Since P4 has quite the different architecture of</i></td></tr>
<tr><th id="825">825</th><td><i> * performance registers in compare with "architectural"</i></td></tr>
<tr><th id="826">826</th><td><i> * once and we have on 64 bits to keep configuration</i></td></tr>
<tr><th id="827">827</th><td><i> * of performance event, the following trick is used.</i></td></tr>
<tr><th id="828">828</th><td><i> *</i></td></tr>
<tr><th id="829">829</th><td><i> * 1) Since both ESCR and CCCR registers have only low</i></td></tr>
<tr><th id="830">830</th><td><i> *    32 bits valuable, we pack them into a single 64 bit</i></td></tr>
<tr><th id="831">831</th><td><i> *    configuration. Low 32 bits of such config correspond</i></td></tr>
<tr><th id="832">832</th><td><i> *    to low 32 bits of CCCR register and high 32 bits</i></td></tr>
<tr><th id="833">833</th><td><i> *    correspond to low 32 bits of ESCR register.</i></td></tr>
<tr><th id="834">834</th><td><i> *</i></td></tr>
<tr><th id="835">835</th><td><i> * 2) The meaning of every bit of such config field can</i></td></tr>
<tr><th id="836">836</th><td><i> *    be found in Intel SDM but it should be noted that</i></td></tr>
<tr><th id="837">837</th><td><i> *    we "borrow" some reserved bits for own usage and</i></td></tr>
<tr><th id="838">838</th><td><i> *    clean them or set to a proper value when we do</i></td></tr>
<tr><th id="839">839</th><td><i> *    a real write to hardware registers.</i></td></tr>
<tr><th id="840">840</th><td><i> *</i></td></tr>
<tr><th id="841">841</th><td><i> * 3) The format of bits of config is the following</i></td></tr>
<tr><th id="842">842</th><td><i> *    and should be either 0 or set to some predefined</i></td></tr>
<tr><th id="843">843</th><td><i> *    values:</i></td></tr>
<tr><th id="844">844</th><td><i> *</i></td></tr>
<tr><th id="845">845</th><td><i> *    Low 32 bits</i></td></tr>
<tr><th id="846">846</th><td><i> *    -----------</i></td></tr>
<tr><th id="847">847</th><td><i> *      0-6: P4_PEBS_METRIC enum</i></td></tr>
<tr><th id="848">848</th><td><i> *     7-11:                    reserved</i></td></tr>
<tr><th id="849">849</th><td><i> *       12:                    reserved (Enable)</i></td></tr>
<tr><th id="850">850</th><td><i> *    13-15:                    reserved (ESCR select)</i></td></tr>
<tr><th id="851">851</th><td><i> *    16-17: Active Thread</i></td></tr>
<tr><th id="852">852</th><td><i> *       18: Compare</i></td></tr>
<tr><th id="853">853</th><td><i> *       19: Complement</i></td></tr>
<tr><th id="854">854</th><td><i> *    20-23: Threshold</i></td></tr>
<tr><th id="855">855</th><td><i> *       24: Edge</i></td></tr>
<tr><th id="856">856</th><td><i> *       25:                    reserved (FORCE_OVF)</i></td></tr>
<tr><th id="857">857</th><td><i> *       26:                    reserved (OVF_PMI_T0)</i></td></tr>
<tr><th id="858">858</th><td><i> *       27:                    reserved (OVF_PMI_T1)</i></td></tr>
<tr><th id="859">859</th><td><i> *    28-29:                    reserved</i></td></tr>
<tr><th id="860">860</th><td><i> *       30:                    reserved (Cascade)</i></td></tr>
<tr><th id="861">861</th><td><i> *       31:                    reserved (OVF)</i></td></tr>
<tr><th id="862">862</th><td><i> *</i></td></tr>
<tr><th id="863">863</th><td><i> *    High 32 bits</i></td></tr>
<tr><th id="864">864</th><td><i> *    ------------</i></td></tr>
<tr><th id="865">865</th><td><i> *        0:                    reserved (T1_USR)</i></td></tr>
<tr><th id="866">866</th><td><i> *        1:                    reserved (T1_OS)</i></td></tr>
<tr><th id="867">867</th><td><i> *        2:                    reserved (T0_USR)</i></td></tr>
<tr><th id="868">868</th><td><i> *        3:                    reserved (T0_OS)</i></td></tr>
<tr><th id="869">869</th><td><i> *        4: Tag Enable</i></td></tr>
<tr><th id="870">870</th><td><i> *      5-8: Tag Value</i></td></tr>
<tr><th id="871">871</th><td><i> *     9-24: Event Mask (may use P4_ESCR_EMASK_BIT helper)</i></td></tr>
<tr><th id="872">872</th><td><i> *    25-30: enum P4_EVENTS</i></td></tr>
<tr><th id="873">873</th><td><i> *       31:                    reserved (HT thread)</i></td></tr>
<tr><th id="874">874</th><td><i> */</i></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#<span data-ppcond="6">endif</span> /* PERF_EVENT_P4_H */</u></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../events/intel/p4.c.html'>linux-4.14.y/arch/x86/events/intel/p4.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
