{
  "name": "verilog-linter",
  "displayName": "Verilog-HDL Linter",
  "publisher": "rhoblack",
  "description": "A Verilog-HDL linter extension for VS Code",
  "author": "Rho JIN-HO(rhoblack)",
  "version": "0.0.13",
  "engines": {
    "vscode": "^1.90.0"
  },
  "categories": [
    "Linters",
    "Programming Languages"
  ],
  "activationEvents": [
    "onLanguage:verilog",
    "onLanguage:systemverilog"
  ],
  "main": "./dist/extension.js",
  "contributes": {
    "languages": [
      {
        "id": "verilog",
        "aliases": [
          "Verilog",
          "verilog"
        ],
        "extensions": [
          ".v",
          ".vh",
          ".vl"
        ]
      },
      {
        "id": "systemverilog",
        "aliases": [
          "SystemVerilog",
          "systemverilog"
        ],
        "extensions": [
          ".sv",
          ".svh"
        ]
      }
    ],
    "grammars": [
      {
        "language": "verilog",
        "scopeName": "source.verilog",
        "path": "./syntaxes/verilog.tmLanguage.json"
      },
      {
        "language": "systemverilog",
        "scopeName": "source.systemverilog",
        "path": "./syntaxes/systemverilog.tmLanguage.json"
      }
    ],
    "themes": [
      {
        "label": "Verilog Dark (Vibrant)",
        "uiTheme": "vs-dark",
        "path": "./themes/verilog-dark.json"
      }
    ],
    "configurationDefaults": {
      "editor.tokenColorCustomizations": {
        "textMateRules": [
          {
            "name": "VerilogM - module/interface/class/package",
            "scope": [
              "storage.type.module",
              "storage.type.interface",
              "storage.type.class",
              "storage.type.package",
              "storage.type.program",
              "storage.type.udp"
            ],
            "settings": { "foreground": "#89DCEB", "fontStyle": "bold" }
          },
          {
            "name": "VerilogM - function/task",
            "scope": [
              "storage.type.function",
              "storage.type.task"
            ],
            "settings": { "foreground": "#89B4FA", "fontStyle": "bold" }
          },
          {
            "name": "VerilogM - control keywords (if/else/always_ff/for)",
            "scope": [
              "keyword.control.verilog",
              "keyword.control.systemverilog",
              "keyword.control"
            ],
            "settings": { "foreground": "#F38BA8" }
          },
          {
            "name": "VerilogM - begin/end/fork/join",
            "scope": [
              "keyword.control.block.systemverilog",
              "keyword.control.block.verilog",
              "keyword.other.block.verilog",
              "keyword.other.block.systemverilog"
            ],
            "settings": { "foreground": "#CBA6F7" }
          },
          {
            "name": "VerilogM - port direction (input/output/inout)",
            "scope": [
              "keyword.other.port.verilog",
              "keyword.other.port.systemverilog"
            ],
            "settings": { "foreground": "#FAB387", "fontStyle": "bold" }
          },
          {
            "name": "VerilogM - built-in types (logic/bit/wire)",
            "scope": [
              "storage.type.built-in.systemverilog",
              "storage.type.built-in.verilog",
              "support.type.verilog",
              "support.type.systemverilog"
            ],
            "settings": { "foreground": "#74C7EC" }
          },
          {
            "name": "VerilogM - storage modifier (rand/virtual/static)",
            "scope": [
              "storage.modifier.systemverilog",
              "storage.modifier.verilog"
            ],
            "settings": { "foreground": "#F5C2E7" }
          },
          {
            "name": "VerilogM - system tasks ($clog2/$display)",
            "scope": [
              "support.function.builtin.verilog",
              "support.function.builtin.systemverilog",
              "entity.name.function.call.system.verilog",
              "entity.name.function.call.system.systemverilog"
            ],
            "settings": { "foreground": "#F9E2AF", "fontStyle": "bold" }
          },
          {
            "name": "VerilogM - compiler directives (`timescale etc)",
            "scope": [
              "entity.name.function.preprocessor.verilog",
              "entity.name.function.preprocessor.systemverilog",
              "keyword.other.compiler-directive.verilog",
              "keyword.other.compiler-directive.systemverilog"
            ],
            "settings": { "foreground": "#CBA6F7", "fontStyle": "italic" }
          },
          {
            "name": "VerilogM - UVM classes",
            "scope": ["support.class.uvm.systemverilog"],
            "settings": { "foreground": "#A6E3A1" }
          },
          {
            "name": "VerilogM - UVM functions",
            "scope": ["support.function.uvm.systemverilog"],
            "settings": { "foreground": "#94E2D5" }
          },
          {
            "name": "VerilogM - numbers",
            "scope": [
              "constant.numeric.integer.verilog",
              "constant.numeric.integer.systemverilog",
              "constant.numeric.float.verilog",
              "constant.numeric.float.systemverilog",
              "constant.numeric.time.verilog",
              "constant.numeric.time.systemverilog"
            ],
            "settings": { "foreground": "#B5CEA8" }
          },
          {
            "name": "VerilogM - number size",
            "scope": [
              "constant.numeric.size.verilog",
              "constant.numeric.size.systemverilog"
            ],
            "settings": { "foreground": "#F5C2E7" }
          },
          {
            "name": "VerilogM - number base (h/b/d/o)",
            "scope": [
              "constant.numeric.base.verilog",
              "constant.numeric.base.systemverilog"
            ],
            "settings": { "foreground": "#FAB387" }
          },
          {
            "name": "VerilogM - number digits",
            "scope": [
              "constant.numeric.digit.verilog",
              "constant.numeric.digit.systemverilog",
              "constant.numeric.sized-integer.verilog",
              "constant.numeric.sized-integer.systemverilog"
            ],
            "settings": { "foreground": "#B5CEA8" }
          },
          {
            "name": "VerilogM - special ('0 '1 'x 'z)",
            "scope": [
              "constant.numeric.special.verilog",
              "constant.numeric.special.systemverilog"
            ],
            "settings": { "foreground": "#F38BA8" }
          },
          {
            "name": "VerilogM - UPPERCASE constants/parameters",
            "scope": [
              "constant.other.parameter.verilog",
              "constant.other.parameter.systemverilog"
            ],
            "settings": { "foreground": "#EBA0AC" }
          },
          {
            "name": "VerilogM - comparison operators",
            "scope": [
              "keyword.operator.comparison.verilog",
              "keyword.operator.comparison.systemverilog"
            ],
            "settings": { "foreground": "#F38BA8" }
          },
          {
            "name": "VerilogM - assignment operators",
            "scope": [
              "keyword.operator.assignment.verilog",
              "keyword.operator.assignment.systemverilog"
            ],
            "settings": { "foreground": "#89B4FA" }
          },
          {
            "name": "VerilogM - bitwise/arithmetic operators",
            "scope": [
              "keyword.operator.bitwise.verilog",
              "keyword.operator.bitwise.systemverilog",
              "keyword.operator.arithmetic.verilog",
              "keyword.operator.arithmetic.systemverilog",
              "keyword.operator.logical.verilog",
              "keyword.operator.logical.systemverilog"
            ],
            "settings": { "foreground": "#89DCEB" }
          },
          {
            "name": "VerilogM - strings",
            "scope": [
              "string.quoted.double.verilog",
              "string.quoted.double.systemverilog"
            ],
            "settings": { "foreground": "#A6E3A1" }
          },
          {
            "name": "VerilogM - comments",
            "scope": [
              "comment.block.verilog",
              "comment.line.verilog",
              "comment.block.systemverilog",
              "comment.line.double-slash.systemverilog"
            ],
            "settings": { "foreground": "#585B70", "fontStyle": "italic" }
          }
        ]
      }
    },
    "snippets": [
      {
        "language": "verilog",
        "path": "./snippets/verilog.json"
      },
      {
        "language": "systemverilog",
        "path": "./snippets/verilog.json"
      }
    ],
    "configuration": [
      {
        "title": "Verilog & SystemVerilog: OS Linter Selection",
        "properties": {
          "verilogLinter.linting.windowsLinter": {
            "type": "string",
            "enum": [
              "xvlog",
              "vcs",
              "xcelium",
              "none"
            ],
            "default": "xvlog",
            "description": "Linter to use on Windows when linter is set to 'auto'."
          },
          "verilogLinter.linting.linuxLinter": {
            "type": "string",
            "enum": [
              "vcs",
              "xvlog",
              "xcelium",
              "none"
            ],
            "default": "vcs",
            "description": "Linter to use on Linux when linter is set to 'auto'."
          },
          "verilogLinter.linting.linter": {
            "type": "string",
            "enum": [
              "auto",
              "vcs",
              "xvlog",
              "xcelium",
              "none"
            ],
            "default": "auto",
            "description": "Select the Verilog/SystemVerilog linter. 'auto' will use the OS-specific linter configured above."
          }
        }
      },
      {
        "title": "Verilog & SystemVerilog: Linting Details",
        "properties": {
          "verilogLinter.linting.vcs.executable": {
            "type": "string",
            "default": "vcs",
            "description": "Path to the VCS executable (e.g. /tools/synopsys/vcs/bin/vcs). Supports ${env:VAR}."
          },
          "verilogLinter.linting.vcs.vcsHome": {
            "type": "string",
            "default": "",
            "description": "Path to the VCS installation root (VCS_HOME). If set, the extension will look for bin/vcs here. Supports ${env:VAR}."
          },
          "verilogLinter.linting.vcs.arguments": {
            "type": "string",
            "default": "-lint=all -sverilog",
            "description": "Add Synopsys VCS arguments here."
          },
          "verilogLinter.linting.vcs.includePath": {
            "type": "array",
            "items": { "type": "string" },
            "default": [],
            "description": "Include paths for VCS linting."
          },
          "verilogLinter.linting.vcs.uvmSupport": {
            "type": "boolean",
            "default": false,
            "description": "Enable UVM support for VCS (adds -ntb_opts uvm)."
          },
          "verilogLinter.linting.xcelium.executable": {
            "type": "string",
            "default": "xrun",
            "description": "Absolute path to the xrun executable (or 'xrun' if in PATH)."
          },
          "verilogLinter.linting.xcelium.arguments": {
            "type": "string",
            "default": "-compile -sv",
            "description": "Add Cadence Xcelium arguments here."
          },
          "verilogLinter.linting.xcelium.includePath": {
            "type": "array",
            "items": { "type": "string" },
            "default": [],
            "description": "Include paths for Xcelium linting."
          },
          "verilogLinter.linting.xcelium.uvmSupport": {
            "type": "boolean",
            "default": false,
            "description": "Enable UVM support for Xcelium (adds -uvm)."
          },
          "verilogLinter.linting.xvlog.executable": {
            "type": "string",
            "default": "xvlog",
            "description": "Absolute path to the xvlog executable (or 'xvlog' if in PATH)."
          },
          "verilogLinter.linting.xvlog.arguments": {
            "type": "string",
            "default": "",
            "description": "Add Xilinx Vivado xvlog arguments here."
          },
          "verilogLinter.linting.xvlog.includePath": {
            "type": "array",
            "items": { "type": "string" },
            "default": [],
            "description": "Include paths for xvlog linting."
          },
          "verilogLinter.linting.xvlog.uvmSupport": {
            "type": "boolean",
            "default": false,
            "description": "Enable UVM support for xvlog (adds -L uvm and uvm_macros.svh)."
          },
          "verilogLinter.linting.xvlog.uvmIncludePath": {
            "type": "string",
            "default": "",
            "description": "Manual path to UVM library (where uvm_macros.svh is). If empty, it attempts auto-detection."
          }
        }
      },
      {
        "title": "Verilog & SystemVerilog: Formatting",
        "properties": {
          "verilogLinter.formatting.formatter": {
            "type": "string",
            "enum": [
              "verible-verilog-format",
              "istyle-verilog-formatter",
              "none"
            ],
            "default": "verible-verilog-format",
            "description": "Select the Verilog/SystemVerilog document formatter."
          },
          "verilogLinter.formatting.verible.executable": {
            "type": "string",
            "default": "verible-verilog-format",
            "description": "Absolute path to the verible-verilog-format executable (or 'verible-verilog-format' if in PATH)."
          },
          "verilogLinter.formatting.verible.autoDownload": {
            "type": "boolean",
            "default": true,
            "description": "Automatically download Verible binary if not found."
          },
          "verilogLinter.formatting.verible.arguments": {
            "type": "string",
            "default": "",
            "description": "Add verible-verilog-format arguments here."
          },
          "verilogLinter.formatting.istyle.executable": {
            "type": "string",
            "default": "istyle-verilog-formatter",
            "description": "Absolute path to the istyle-verilog-formatter executable (or 'istyle-verilog-formatter' if in PATH)."
          },
          "verilogLinter.formatting.istyle.arguments": {
            "type": "string",
            "default": "",
            "description": "Add istyle-verilog-formatter arguments here."
          },
          "verilogLinter.formatting.indentationSpaces": {
            "type": "number",
            "default": 4,
            "description": "Number of spaces for indentation (used by Verible and iStyle)."
          }
        }
      }
    ]
  },
  "scripts": {
    "vscode:prepublish": "npm run package",
    "compile": "tsc -p ./",
    "watch": "tsc -watch -p ./",
    "package": "esbuild src/extension.ts --bundle --outfile=dist/extension.js --external:vscode --format=cjs --platform=node",
    "test": "echo \"Error: no test specified\" && exit 1"
  },
  "devDependencies": {
    "@types/vscode": "^1.90.0",
    "@types/node": "20.x",
    "typescript": "^5.4.5",
    "esbuild": "^0.21.5"
  }
}
