// Seed: 4267728216
module module_0 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    output tri id_9
);
  wire id_11;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    output tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9
);
  always @(*) begin : LABEL_0
    id_2 <= -1 / 1'd0;
  end
  module_0 modCall_1 (
      id_7,
      id_3,
      id_5,
      id_9,
      id_5,
      id_6,
      id_1,
      id_4,
      id_1,
      id_3
  );
endmodule
