[2025-09-17 12:29:41] START suite=qualcomm_srv trace=srv89_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv89_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2629505 heartbeat IPC: 3.803 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5060324 heartbeat IPC: 4.114 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5060324 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5060324 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13993515 heartbeat IPC: 1.119 cumulative IPC: 1.119 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23079577 heartbeat IPC: 1.101 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 31969193 heartbeat IPC: 1.125 cumulative IPC: 1.115 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 40877939 heartbeat IPC: 1.122 cumulative IPC: 1.117 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 49797699 heartbeat IPC: 1.121 cumulative IPC: 1.118 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 58772041 heartbeat IPC: 1.114 cumulative IPC: 1.117 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv89_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000006 cycles: 67604487 heartbeat IPC: 1.132 cumulative IPC: 1.119 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 76390575 heartbeat IPC: 1.138 cumulative IPC: 1.122 (Simulation time: 00 hr 10 min 26 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 85141670 heartbeat IPC: 1.143 cumulative IPC: 1.124 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 88988685 cumulative IPC: 1.124 (Simulation time: 00 hr 12 min 50 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 88988685 cumulative IPC: 1.124 (Simulation time: 00 hr 12 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv89_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.124 instructions: 100000002 cycles: 88988685
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.34 Average ROB Occupancy at Mispredict: 29.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.136
BRANCH_INDIRECT: 0.3578
BRANCH_CONDITIONAL: 11.41
BRANCH_DIRECT_CALL: 0.4936
BRANCH_INDIRECT_CALL: 0.5144
BRANCH_RETURN: 0.4284


====Backend Stall Breakdown====
ROB_STALL: 125477
LQ_STALL: 0
SQ_STALL: 365701


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 36.809196
REPLAY_LOAD: 43.4
NON_REPLAY_LOAD: 9.163272

== Total ==
ADDR_TRANS: 16012
REPLAY_LOAD: 20398
NON_REPLAY_LOAD: 89067

== Counts ==
ADDR_TRANS: 435
REPLAY_LOAD: 470
NON_REPLAY_LOAD: 9720

cpu0->cpu0_STLB TOTAL        ACCESS:    2057782 HIT:    2043985 MISS:      13797 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2057782 HIT:    2043985 MISS:      13797 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 83.66 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9718705 HIT:    8423104 MISS:    1295601 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7934505 HIT:    6781579 MISS:    1152926 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598333 HIT:     487508 MISS:     110825 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1162874 HIT:    1141927 MISS:      20947 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22993 HIT:      12090 MISS:      10903 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15283840 HIT:    7790753 MISS:    7493087 MSHR_MERGE:    1797622
cpu0->cpu0_L1I LOAD         ACCESS:   15283840 HIT:    7790753 MISS:    7493087 MSHR_MERGE:    1797622
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29734540 HIT:   25164462 MISS:    4570078 MSHR_MERGE:    1709704
cpu0->cpu0_L1D LOAD         ACCESS:   16572402 HIT:   13837565 MISS:    2734837 MSHR_MERGE:     495792
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13134250 HIT:   11322133 MISS:    1812117 MSHR_MERGE:    1213781
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27888 HIT:       4764 MISS:      23124 MSHR_MERGE:        131
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12516564 HIT:   10382173 MISS:    2134391 MSHR_MERGE:    1087233
cpu0->cpu0_ITLB LOAD         ACCESS:   12516564 HIT:   10382173 MISS:    2134391 MSHR_MERGE:    1087233
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.315 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28285333 HIT:   26920469 MISS:    1364864 MSHR_MERGE:     354240
cpu0->cpu0_DTLB LOAD         ACCESS:   28285333 HIT:   26920469 MISS:    1364864 MSHR_MERGE:     354240
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.796 cycles
cpu0->LLC TOTAL        ACCESS:    1477663 HIT:    1449711 MISS:      27952 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1152926 HIT:    1133576 MISS:      19350 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     110825 HIT:     105206 MISS:       5619 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     203009 HIT:     202961 MISS:         48 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10903 HIT:       7968 MISS:       2935 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        903
  ROW_BUFFER_MISS:      26998
  AVG DBUS CONGESTED CYCLE: 3.215
Channel 0 WQ ROW_BUFFER_HIT:         92
  ROW_BUFFER_MISS:       2302
  FULL:          0
Channel 0 REFRESHES ISSUED:       7416

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499411       546375       114835         2508
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           62         1980         1318          250
  STLB miss resolved @ L2C                0         1658         2056         1348          138
  STLB miss resolved @ LLC                0          936         1206         3883          705
  STLB miss resolved @ MEM                0            0          537         2152         1314

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             190734        53766      1368622       191629          137
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          852          808           29
  STLB miss resolved @ L2C                0         1164         6591         2976            0
  STLB miss resolved @ LLC                0          231         1890         1466           23
  STLB miss resolved @ MEM                0            0           76          119          124
[2025-09-17 12:42:32] END   suite=qualcomm_srv trace=srv89_ap (rc=0)
