// Seed: 32160167
module module_0 (
    output wire id_0
);
  integer id_2;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input wire id_2,
    input tri id_3,
    inout wire id_4,
    input supply0 id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 id_9,
    output supply0 id_10,
    input supply1 id_11
);
  assign id_10 = 1 == 1'b0;
  assign id_6  = 1;
  wire id_13;
  initial begin
    id_1 <= 1;
    disable id_14;
  end
  wire id_15;
  module_0(
      id_6
  );
  wire id_16 = id_13;
  wire id_17;
endmodule
