================================================================================ 
Commit: d40e1223d0a6a33ceab9cb4785f92665304d2178 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.04,
LOGANVL.0.RPB.0030.D.88,
KSYVLLE.1.RPB.0025.D.17,
GNRSPWS.0.RPB.0029.D.20,
Server-RC-0x02.0x00.0x01.0227

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 01:03:53 2024 -0700
Original commit hash: a18e5aa6ff3f4841ce420f0804f59117a51a8bbf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ca5b81e4bb5417d40dd895f669e231880f8ddb16 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:11 2024 -0700 
-------------------------------------------------------------------------------- 
SLF Enable setup knob and B2P

[Feature Description]
Add BIOS setup knob to enable or disable SLF.
SLF may be enabled on GNR, GNRD, or CWF.
AUTO means SLF will be enabled if the CPU Type supports it.

Package/Module: ServerSiliconPkg/PcuMailBoxLib

[Impacted Platform]
GNR, GNRD, CWF

Hsd-es-id: 14022681694

Original commit date: Mon Jun 24 14:15:26 2024 -0700
Change-Id: Iebf77f224608187a7c1cf4296799c90b28adcc65
Original commit hash: 98d98d1e01587f67364434e3900dea68b5fb5e9a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Upi/KtiHost.h
ServerPlatformPkg/Library/PeiUpiPolicyUpdateLib/PeiUpiPolicyUpdateLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/KtiSetupStrings.uni
ServerSiliconPkg/Include/Guid/SocketMpLinkVariable.h
ServerSiliconPkg/Include/Library/PcuMailBoxLib.h
ServerSiliconPkg/Library/PcuMailBoxLib/10nmWave4/PcuApiCmd.c
ServerSiliconPkg/Library/PcuMailBoxLib/PcuMailBoxLibNull.c
ServerSiliconPkg/Library/PeiUpiPolicyLib/PeiUpiPolicyLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: be3336a49e1ed5739a42ed0bfdc94f2725e9f5a1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:09 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS][I3C] configuration option is not present in BIOS

[Feature Description]
LPSS serial IO configuration option is not preset in BIOS.
Without this configuration option available test can not
be performed in EFI.

Resolution:
- Enabled I3C knob.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039545474

Original commit date: Thu Aug 8 12:12:21 2024 +0200
Change-Id: I899889bda38e477c4dd667473838f08870888733
Original commit hash: b914f9daa67db16b9ba92f044b0267ede43902c5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr

================================================================================ 
Commit: 3d4615f978639ed86850bc6785adf96e22a9f16b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:03 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Enable the upper 128-byte bank of RTC RAM

[Feature Description]
Enable the upper 128-byte bank of RTC RAM

Package/Module:
OneSiliconPkg/Fru/MtlPch

[Impacted Platform]
GNRWS

Hsd-es-id: 15015633598

Original commit date: Thu Aug 8 20:49:12 2024 +0800
Change-Id: Ic96b920428a0f3a8e68678c8a2a7eb37c4afb33a
Original commit hash: 6aa27d1423800697d44d1733cb723f128e12f408

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/CommonLib.dsc
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRtc.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf

================================================================================ 
Commit: 0509c4faf3e491220b530881fe03f37c0445c3df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:02 2024 -0700 
-------------------------------------------------------------------------------- 
GNR HMAT entries will be shuffled based on UPI 2S toplogy

[Feature Description]
Current HMAT latency representation are same for all nodes. The new latency entries
provides accurate entries for each numa node and it varies for each GNR sku
and its upi topology(2S)

Package/Module:
ServerPlatformPkg/Library/AcpiPlatformTableLib

[Impacted Platform]
GNR AP/SP.

Hsd-es-id: 14023049795

Original commit date: Mon Aug 5 13:11:22 2024 -0700
Change-Id: I51608e139452fbe9da262957ed1b8d5c9df9d76b
Original commit hash: e5a7ad093f2ac86e90a634a3a456760bdfd08935

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c

================================================================================ 
Commit: ab9cad4be4872736ac89d428a1e232a46fa98a2f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:54:00 2024 -0700 
-------------------------------------------------------------------------------- 
Improve the runtime protocol installation and remove unused module.

[Issue Description]
Original one installs the protocol address with BootServiceCode type
in gSmst->SmmInstallProtocolInterface. So it cannot be accessed after
boot which causes the exception error in MiscVendor.

[Resolution]
Implement a global variable to install the protocol which will be used
in runtime.

Package/Module:
AcpiPlatformSmm
AcpiSmmPlatform

[Impacted Platform]
ALL

Hsd-es-id: 15016566715

Original commit date: Mon Aug 5 09:30:02 2024 +0800
Change-Id: I37a3bcbc57871d191d05a432e5cc744e809ae560
Original commit hash: f729e729580ba90796ac43f9c3a5165396b3cc91

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
ServerPlatformPkg/Features/Acpi/AcpiPlatformSmm/AcpiPlatformSmm.c
ServerPlatformPkg/Features/Acpi/AcpiPlatformSmm/AcpiPlatformSmm.h
ServerPlatformPkg/Features/Acpi/AcpiPlatformSmm/AcpiPlatformSmm.inf
ServerPlatformPkg/Features/Acpi/DxeSmm/AcpiSmm/AcpiSmmPlatform.c

================================================================================ 
Commit: 346f51d4918691eaec6c64a6d2e7ff13651f1cce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:58 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Add P0 Ratio and Voltage capability (OCMB 0x07) to BIOS setup

[Feature Description]
Expose P0 Ratio and Voltage Menu in Overclocking Information menu

Package/Module:
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
Granirapids Workstation

Hsd-es-id: 14023045624

Original commit date: Tue Aug 6 15:38:46 2024 +0800
Change-Id: I8e5bad2d262f94b775a201a9796984f90b7122a7
Original commit hash: c9e44f76f7cba129a9eac96486e118079da58c3a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Overclocking/Include/OcDataHob.h
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/Include/OverclockingLimits.h
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: b8f62ef74b884aca733cf7fc1ef56a9b7ae92f11 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Update Lookup table for R1S

[Issue Description]
PE8 IEH RCEC capability registers are wrongly programmed

[Resolution]
Add R1S look up table.
Disable HC1, change UPI7's stack id from 13 to 3.

Package/Module: ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/

[Impacted Platform]
GNR

Hsd-es-id: 15016582480

Original commit date: Wed Aug 7 13:26:51 2024 +0800
Change-Id: I51a54a3720db7664fa72909c325a751bcaaf90a7
Original commit hash: 84b22bcfc7cad7938c84d5806a1d075267e46871

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/IehSiliconLibGnrSrf.inf
ServerRasPkg/Library/LibraryGen3/IehSiliconLibGnrSrf/LookupTable.c

================================================================================ 
Commit: 027cd2a26e669b408548214b18eea9d889564ae2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:53 2024 -0700 
-------------------------------------------------------------------------------- 
[Uncore] Remove unused functions and minor code clean up

[Feature Description]
- Remove Get and Set UmaBasedClusteringDowngradeInScratchpad functions and
CheckUmaBasedClusteringDowngrade function as they are not consumed by
Gen3 UMA feature implementation.
- Remove Cpu Revision check when calling UpdateOutUmaClustering() to
determine OutUmaClustering setting. The UpdateOutUmaClustering() is
capable of handling every supported Gen3 SOC.

Package/Module:
CpRcPkg/Include/Guid
CpRcPkg/Include/
ServerSiliconPkg/Include/Library
ServerSiliconPkg/Library/UboxIpLib/Gen3
ServerSiliconPkg/Library/UboxIpLibNull
ServerSiliconPkg/Library/WildHorse/UboxIpLib
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf
ServerSiliconPkg/Upi/Library/SoftStrapLib

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS-AP

Hsd-es-id: 14023081362

Original commit date: Mon Aug 5 16:39:28 2024 -0700
Change-Id: Icc756e2ddc989b4a1f90a7658fb34a714fb51aad
Original commit hash: afc15047aeab4d96fb9f8353311efedafeee63e6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Guid/UboxIpInterface.h
CpRcPkg/Include/ScratchpadList.h
ServerSiliconPkg/Include/Library/SncPrefetchLib.h
ServerSiliconPkg/Library/UboxIpLib/Gen3/UboxScratchpad.c
ServerSiliconPkg/Library/UboxIpLibNull/UboxScratchpadNull.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/UmaClustering.c
ServerSiliconPkg/Upi/Library/SoftStrapLib/SoftStrapLibCommon.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: bd72213cf63091fd681a0c4d45952535b6a4d1ff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:51 2024 -0700 
-------------------------------------------------------------------------------- 
Add External Write leveling fine sweep EWL

[Issue Description]
External Write leveling fine sweep is setting RC_FATAL_ERROR instead of an EWL entry.

[Resolution]
Add entry for EWL when External Write Leveling Fine sweep can not find rising edge

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.graniterapids_workstation,bios.kaseyville_graniterapids-d,bios.loganville_grandridge

Hsd-es-id: 14023015363

Original commit date: Mon Jul 29 16:43:03 2024 -0600
Change-Id: Ic78d96f094dcabcc3a1f07a93c6c1d52ef2927a2
Original commit hash: d82e2eb1da379efb766bfbd806806af7ee25915d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/MemWrLevelingDdr5.c

================================================================================ 
Commit: 22a90a96efd8dfb1ed434670f54da67b36a032b1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:49 2024 -0700 
-------------------------------------------------------------------------------- 
NEM code size optimization to unblock patch integration

[Issue Description]
Remove excessive debug strings and optimize to save NEM code space.

[Resolution]
Optimize and remove excessive serial debug prints

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 18039485004

Original commit date: Tue Aug 6 22:53:26 2024 -0700
Change-Id: Ie0a11dae4ffb1865d6bcf9773c00e72305fd4ef0
Original commit hash: a39307b5c284fbd0ec984d47a0c8a1daf61b4938

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioAccessLib/IioAccessLibPrv.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/IioConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/HiopConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/IioDomainDataConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/PciConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/VmdConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/VtdConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioCxlApiLib/CxlNodeInfoInit.c
ServerSiliconPkg/Iio/Library/IioCxlApiLib/IioCxlApiLib.c
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlEnumDxe.c
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlEnumPei.c
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlInit.c
ServerSiliconPkg/Iio/Library/IioCxlInit/IioCxlInitSocGen3.c
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiInit.c
ServerSiliconPkg/Iio/Library/IioHiopInit/HiopCxlRcd.c
ServerSiliconPkg/Iio/Library/IioHiopInit/HiopIoat.c
ServerSiliconPkg/Iio/Library/IioHiopInit/IioHiop.c
ServerSiliconPkg/Iio/Library/IioIoatLib/HcxInitGnrSrf.c
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatLibGnrSrf.c
ServerSiliconPkg/Iio/Library/IioIoatLib/IioIoatResourceLibGnrSrf.c
ServerSiliconPkg/Iio/Library/IioNpkInit/IioNpkInit.c
ServerSiliconPkg/Iio/Library/IioNtbInit/IioNtbInit.c
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPcieControllerInit.c
ServerSiliconPkg/Iio/Library/IioPcieInit/IioRecipeInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioCxpSmb/IioCxpSmbInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioDmiConf/DmiGen4/IioDmiConf.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdCxlcm/IioIpsdCxlcm.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen4/IioPortInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioPcieLib/Gen5/IioCxlSpecific.c
ServerSiliconPkg/Iio/LibraryPrivate/IioVmdConf/IioVmdConf.c

================================================================================ 
Commit: dc03db8ab5a03bcd86100f7cba5e0b7832ea2a05 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.03,
LOGANVL.0.RPB.0030.D.87,
KSYVLLE.1.RPB.0025.D.16,
GNRSPWS.0.RPB.0029.D.19,
Server-RC-0x02.0x00.0x01.0226

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 11:10:59 2024 -0700
Original commit hash: 1ec4a8b348c65bd402a0ec38e62a17f0187560b4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d14685fbf567a8e8c0b8107b3a2d2fac5534772d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:44 2024 -0700 
-------------------------------------------------------------------------------- 
Remove Gen4 code

[Feature Description]
- Remove IioSocketIsGen3() check and Gen4 code after else
- Remove Infra code
- Remove Acc ports code
- Remove Gen4 libs and IPSDs

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
GNR AP

Hsd-es-id: 18039492187

Original commit date: Mon Aug 5 10:49:07 2024 +0200
Change-Id: I1d2765f6fc097f7807fcdac18745200396279ad4
Original commit hash: 55bb9658d5b230264f5db8698bcc91ab7fd3bc98

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormsListPerStackIoatTpl.hfr
ServerSiliconPkg/Iio/Dxe/IioInit/IioPcieMap.c
ServerSiliconPkg/Iio/Dxe/IioInit/IioTopology.c
ServerSiliconPkg/Iio/Include/ConfigBlock/IioIoat.h
ServerSiliconPkg/Iio/Include/Library/IioApiLib.h
ServerSiliconPkg/Iio/Include/Library/IioConfigBlocks.h
ServerSiliconPkg/Iio/Include/Library/IioDataHubLib.h
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioSubSysIoat.h
ServerSiliconPkg/Iio/Include/LibraryPrivate/SocCfg/IioPrvSocCfgGnrD.h
ServerSiliconPkg/Iio/Include/LibraryPrivate/SocCfg/IioPrvSocCfgGnrSrf.h
ServerSiliconPkg/Iio/Library/DxeIioInitLib/IioInitDxeLib.inf
ServerSiliconPkg/Iio/Library/DxeIioInitLib/IioPostLateInitialize.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.inf
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLibSocGen3.inf
ServerSiliconPkg/Iio/Library/IioConfigBlocks/IioConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/IioConfigBlocksLib.inf
ServerSiliconPkg/Iio/Library/IioConfigBlocks/IioConfigBlocksPrivate.h
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/HiopConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/IoatConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/PciConfigBlocks.c
ServerSiliconPkg/Iio/Library/IioDataHubLib/IioPortUtils.c
ServerSiliconPkg/Iio/Library/IioDataHubLib/IioSocketTopology.c
ServerSiliconPkg/Iio/Library/IioDataHubLib/IioStackUtils.c
ServerSiliconPkg/Iio/Library/IioHiopInit/HiopIoat.c
ServerSiliconPkg/Iio/Library/IioHiopInit/IioHiop.c
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.c
ServerSiliconPkg/Iio/Library/IioPostMemInitLib/IioPostMemInitLib.inf
ServerSiliconPkg/Iio/Library/IioSecurePlatformLib/SecureMethodGnrSrf.c
ServerSiliconPkg/Iio/Library/PeiIioInitLib/IioEarlyInit.c
ServerSiliconPkg/Iio/Library/PeiIioInitLib/PeiIioInitLib.inf
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Iio/LibraryPrivate/IioCxlIpLib/IioCxlIpLib.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdEipPcie/IioIpsdEipPcie.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdEipPcie/IioIpsdEipPcie.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdEipPcie/IioIpsdEipPciePrivate.h
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdFblp/IioIpsdFblp.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdFblp/IioIpsdFblp.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdFblp/IioIpsdFblpPrivate.h
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdHiop/IioIpsdHiop.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdHiop/IioIpsdHiop.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdHiop/IioIpsdHiopPrivate.h
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdIommu/IioIpsdIommu.c
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdIommu/IioIpsdIommu.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioIpsdIommu/IioIpsdIommuPrivate.h
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysIoat/IioIoatPcie.c
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysIoat/IioIoatPcieNull.c
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysIoat/IioSubSysIoat.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysIoat/IioSubSysIoatNull.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysMio/IioMioPcie.c
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysMio/IioMioPcieNull.c
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysMio/IioSubSysMio.inf
ServerSiliconPkg/Iio/LibraryPrivate/IioSubSysMio/IioSubSysMioNull.inf
ServerSiliconPkg/Include/Guid/SocketIioVariable.h
ServerSiliconPkg/Include/Iio/IioSocCfgGnrD.h
ServerSiliconPkg/Include/Iio/IioSocCfgGnrSrf.h
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 3e000c35d20a4ab6acb7983ca8649b25f5d5510d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:42 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ARL-S] Top swap bit can't be accessed from PEI phase

[Issue Description]
Top swap bit is mapping to above 4G MMIO on ARL-S/HX.
It can't be accessed from PEI phase

[Resolution]
- Switch P2SB acccess type on P2SB device availability.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039518015

Original commit date: Thu Aug 8 12:47:42 2024 +0200
Change-Id: I444721bda38e367d4ce535d41dd88853302b9843
Original commit hash: 47c6fe24375c40d9896ff94ac203f5d104f8df90

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c

================================================================================ 
Commit: 779293a3e8135d5dd0fb3814fc087ed17ab987a2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.02,
LOGANVL.0.RPB.0030.D.86,
KSYVLLE.1.RPB.0025.D.15,
GNRSPWS.0.RPB.0029.D.18

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 04:10:56 2024 -0700
Original commit hash: c0a13dbbfef62aa50d1ccd4773e178b36b557716

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fa60d280a56d501050675f12ab4863f7e7dec299 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] PCH PCIe Port LinkDownGpios_X values fix

[Issue Description]
GPP_B_0_PCIE_LNK_DOWN is configured to native mode 1
for PCH PCIe root ports. it's enabled by default.
This is in conflict with platform gpio configuration.

[Resolution]
- Changed knob LinkDownGpios to disabled.

Package/Module:
GnrwsPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 22020353945

Original commit date: Thu Aug 8 07:37:38 2024 +0200
Change-Id: I877621bbb38e367d4ce533123238f087601c4731
Original commit hash: 3e396337eaf734a0318333cb33daa9a57b4ba231

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: 8317a24ce137c23c9fd29b4079ef82662508a02e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:36 2024 -0700 
-------------------------------------------------------------------------------- 
Bluetooth Low Energy (BLE) HID in UEFI - Part1: Adjust FVBINARY_COMPACT size

[Feature Description]
Need to enable Bluetooth Low Energy (BLE) HID in UEFI for GNR WS and
this requires the expansion of FVBINARY_COMPACT size to accommodate
necessary binaries for this feature.

[Resolution]
Expand the size of FVBINARY_COMPACT from 0x12F000 bytes to 0x168000 bytes.

Package/Module:GnrwsRpPkg

[Impacted Platform]
GNR WS.

Hsd-es-id: 15016579358

Original commit date: Tue Aug 6 16:29:04 2024 +0800
Change-Id: Ia6e133d28e612e97981409a777394ea1d6b147fa
Original commit hash: 82e1d463ab70244eca0d4c063a8d22a1562e2b80

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Fdf/BinaryFd.fdf

================================================================================ 
Commit: e90f3bee2106ee832519a39d81f8300153886374 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:34 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0035.D.01,
LOGANVL.0.RPB.0030.D.85,
KSYVLLE.1.RPB.0025.D.14,
GNRSPWS.0.RPB.0029.D.17

Hsd-es-id: N/A"
Original commit date: Wed Aug 7 11:09:00 2024 -0700
Original commit hash: f318a198f8dada6e19c121823b374917fad11a2d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b497ad0b69278f19298db768ea539f6f4c562a5e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.99,
LOGANVL.0.RPB.0030.D.84,
KSYVLLE.1.RPB.0025.D.13,
GNRSPWS.0.RPB.0029.D.16,
Server-RC-0x02.0x00.0x01.0225

Hsd-es-id: N/A"
Original commit date: Wed Aug 7 04:08:55 2024 -0700
Original commit hash: db8ddb6e4bdf1e4b54f5e1db734f85e4c4d71f2a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: effa0d0ac7182e7260d21c5e832487c1f6a78143 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR AP] External API to expose CXL hetero enabled status

[Feature Description]
Memory decode reference code should expose external API for CXL heterogeneous interleave
enabling status for security RC to refine HII in DXE phase.

Package/Module: ServerSiliconPkg/MemDecode

[Impacted Platform]
BHS-AP

Hsd-es-id: 15016578099

Original commit date: Tue Aug 6 14:55:06 2024 +0800
Change-Id: I1cb6827e45386bf4e5d6a129932554972ac6ec02
Original commit hash: f5a2d83ace99de84e8598ae26130d5d430515aa3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Library/MemDecodeLib.h
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: 54afefc5668bcddab6fb8ffe0a46c5e52d0e844a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:27 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14023095110

Original commit date: Wed Aug 7 01:45:53 2024 -0700
Change-Id: Irqg05so0zv0btjfa8volge66qmm5rnfziwk89nwd
Original commit hash: a84f47103bf3646fed4ceb8ad6be8fd428673a65

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: e090e44c4f2fba912571a480bf1d8ce2b01c151b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:25 2024 -0700 
-------------------------------------------------------------------------------- 
Gray-out surprise hot plug knob when global hot plug is disabled

[Issue Description]

After enabling Surprise Hot Plug Capable knob, Hotplug status was showing
Hotplug capable == "1" regardless of the global Hot-Plug setting.

[Resolution]

This change provides grayout to Surprise Hot Plug Capable knob if
global Hot-Plug is disabled and also right setting HotPlugSurprise in
PciPortConfigBlock

Package/Module:

ServerPlatformPkg/Iio

[Impacted Platform]
GNR-AP

Hsd-es-id: 18039477930

Original commit date: Fri Aug 2 12:10:43 2024 +0200
Change-Id: I63405075fa624602ea002e73cb136d4b66d45a24
Original commit hash: 1364d66e25bbfc9db2f996f55841004a643e506b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormPortPciTpl.hfr
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c

================================================================================ 
Commit: 8a06b3ad4686da622deafe433fd131b3e8cc0458 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:23 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Adding EcDxe support into GNRWS.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16025025701
Original commit date: Wed Jul 24 15:15:53 2024 +0530
Change-Id: Ib12819504fc2d8cabcfad575aeb0f10f49a99ce9
Original commit hash: 133ace0f59ec986c81174a5326e545dbb5261929

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcAcpiTables.inf
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcDevice.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcSsdt.asl
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/EcDxe/EcDxe.inf
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
GnrwsRpPkg/Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.inf
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
ServerPlatformPkg/Include/Guid/SetupVariable.h

================================================================================ 
Commit: 28db6064736558cbdff426be280aaa85a44db84e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:21 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should restore the PMIC VDD correctly in SetAdvMemTestCondition

[Issue Description]
SetAdvMemTestCondition does not restore the PMIC VDD correctly

[Resolution]
BIOS should restore the PMIC VDD correctly in SetAdvMemTestCondition

Package/Module: ServerSiliconPkg/AdvMemTestChipLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016548950

Original commit date: Wed Jul 31 20:17:08 2024 +0800
Change-Id: I37465275ce056f30acc6273d916d19d7ec58cc5c
Original commit hash: d7832f127f3321ef21177c996f9817b1919ffed0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/AdvMemTestChipLib/Gen3/MemTestCond.c

================================================================================ 
Commit: 3d769dcabac0cacc997b93369a577208380e6b4d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:19 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should set Ddr5ConfigurationBasedDefaultRefreshMode in InitStructuresLate in case MEM NVRAM got cleared

[Issue Description]
Memory UCE or System hang in BIOS post during second warm reboot after PPR invoked on socket 1

[Resolution]
BIOS should set Ddr5ConfigurationBasedDefaultRefreshMode in InitStructuresLate in case MEM NVRAM got cleared

Package/Module: CpRcPkg/BaseMemoryCoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016558940

Original commit date: Fri Aug 2 13:40:52 2024 +0800
Change-Id: I0b3c1e5d50481e6817adc0c80d565cc156efe91e
Original commit hash: d9cfb3b476d6d831e0619d9d1794743103a24cf7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: 97379f6af8a0fc9f5db96d72a61b743dd7ad441e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:17 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should restore the bcom delays for target channels

[Issue Description]
DisableRank after UCE SPPR will cause RMT and MIOHC failure in MiscVendor QRx8 MCRDIMM

[Resolution]
BIOS should restore the bcom delays for target channels

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016579724

Original commit date: Tue Aug 6 16:09:10 2024 +0800
Change-Id: Ic625ea185b7f9745f5af6a91addee20d193ce40c
Original commit hash: 0f64c19813edf0a50eef1407c3f03d896543184f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemBcom.c

================================================================================ 
Commit: fe37c5dd5460c4f42a032115d77952d650111a9a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:15 2024 -0700 
-------------------------------------------------------------------------------- 
Set TPR_MSG_OFF=0 before any future APIC state changes

[Feature Description]
BIOS must follow Atom POR for sequencing TPR_MSG_OFF=0
before any future APIC state changes

Package/Module: ServerSiliconPkg\Cpu\Library\CpuPerThreadInitPreMpLib

[Impacted Platform]
ALL

Hsd-es-id: 15016568861

Original commit date: Mon Aug 5 15:29:48 2024 +0800
Change-Id: Ib75b3dae456faa9e0825b9244275c8aa80c316b5
Original commit hash: b5016352dbd56f72754e672df5baf71856aca4da

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/AsmCpuPerThreadInitPreMp.nasm
ServerSiliconPkg/Cpu/Library/CpuPerThreadInitPreMpLib/CpuPerThreadInitPreMpLib.c

================================================================================ 
Commit: 7388bfd78261fc14e4073aab80cd2a1b3d508f66 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:13 2024 -0700 
-------------------------------------------------------------------------------- 
BirchStreamOpenBoardPkg: Enlarge the FVOPROM size

[Issue Description] or [Feature Description]
The new ACM(1_0_6) needs more space for FVOPROM.

[Resolution]
Enlarge the FVOPROM to satisfy increased size requirement.

Package/Module:
BirchStreamOpenBoardPkg

[Impacted Platform]
BHS MinPlatform

Hsd-es-id: 15016578316

Original commit date: Tue Aug 6 15:26:06 2024 +0800
Change-Id: I0b8ff6a89392e9cf1586e3452b4494d008f889eb
Original commit hash: 118cf2288b80d73f8a59644623e27595e1fd98ba

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Fdf/BinaryFd.fdf

================================================================================ 
Commit: 0733da2087c2bd0f8dcd70f817c5ea4fd5783fd8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:11 2024 -0700 
-------------------------------------------------------------------------------- 
Address Incorrectly Spelled in Memory Configuration Menu

[Issue Description]
Address Incorrectly Spelled in Memory Configuration Menu

[Resolution]
Replace "Adress" for "Address"

Package/Module:

[Impacted Platform]
Granite Rapids, Sierra Forest, Clear Water Forest, Loganville

Hsd-es-id: 18039427226

Original commit date: Tue Jul 30 15:08:42 2024 -0600
Change-Id: Ib0f47449f737a02d6f89f80b411822a534ef0793
Original commit hash: 9b0c87181af69477e9f8e97f6e192c53f79c5bb7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetupStrings.uni

================================================================================ 
Commit: 71ba78fab1bddc7c44f16708b9e43b23ce1af913 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.98,
LOGANVL.0.RPB.0030.D.83,
KSYVLLE.1.RPB.0025.D.12,
GNRSPWS.0.RPB.0029.D.15,
Server-RC-0x02.0x00.0x01.0224

Hsd-es-id: N/A"
Original commit date: Tue Aug 6 11:10:49 2024 -0700
Original commit hash: f12ecf42727368a5748f0cc376462fa761722e62

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a9eb6fa3a47c932660a2d10a2366790449f36804 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP][HCC] Remove HCC SKU from Port ID change

There was a code that change the port ID for HCC SKUs for PXP4/PXP5
After that change, these ports are not training.

Therefore, reverting this change for HCC SKU.

ServerSiliconPkg/HsphyIpLib:

[Impacted Platform]
BHS-SP

Hsd-es-id: 16025032199

Original commit date: Mon Aug 5 18:47:23 2024 -0700
Change-Id: I9b868a8289332511370e27d0165b4d726a52d27c
Original commit hash: 2163bda45e05867d7cb66c87bc795ee7db64979f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/HsphyIpLib/GnrSrf/HsphyIpLib.c

================================================================================ 
Commit: f9e4959c1fe8132e8b21eb86cd11021c336c8120 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ARL-S] Top swap bit can't be accessed from PEI phase

[Issue Description]
Top swap bit is mapping to above 4G MMIO on ARL-S/HX.
It can't be accessed from PEI phase

[Resolution]
- Switch P2SB acccess type on P2SB device availability.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039517849

Original commit date: Tue Aug 6 11:53:06 2024 +0200
Change-Id: I444721bda38e367d4ce535d41dd88853301b9843
Original commit hash: 15b3012fc107dc9f1d5d3748725c66be233597ef

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c

================================================================================ 
Commit: 68b0de331c5e8aa1dc4aaa5e7aad3c89a8ffb43a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:03 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] LPSS I3C is entering D3 at PEI phase instead OS entry

[Issue Description]
LPSS I3C is entering D3 at PEI phase instead OS entry like other LPSS.
This prevent accessing I3C at EFI shell.

[Resolution]
- Moved putting LPSS I3C at OS entry handler.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039517976

Original commit date: Tue Aug 6 11:14:02 2024 +0200
Change-Id: I999421bda39e367d4ce567473239b087601b5653
Original commit hash: d7cf2131dae82433069e01158074e646ce780243

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Dxe/PchSerialIo.c
OneSiliconPkg/IpBlock/LpssI3c/LibraryPrivate/PeiI3cInitLib/PeiI3cInitLib.c

================================================================================ 
Commit: a50465a9756b5d9f0cb782a408181ef18fe88f3d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:53:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.97,
LOGANVL.0.RPB.0030.D.82,
KSYVLLE.1.RPB.0025.D.11,
GNRSPWS.0.RPB.0029.D.14,
Server-RC-0x02.0x00.0x01.0223

Hsd-es-id: N/A"
Original commit date: Tue Aug 6 04:11:30 2024 -0700
Original commit hash: 73b5fde37d60a9ccf9782a83fe84b0adff1ff980

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5884cfa261465e4acb1d03c364284ccaae05dd6c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.96,
LOGANVL.0.RPB.0030.D.81,
KSYVLLE.1.RPB.0025.D.10,
GNRSPWS.0.RPB.0029.D.13

Hsd-es-id: N/A"
Original commit date: Tue Aug 6 03:44:54 2024 -0700
Original commit hash: 063f3896a8e6c759d9dfd567e62d038f88612178

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 57972d8bb1001c5e5e0d39a7b47f7945c52b2688 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:55 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.95,
LOGANVL.0.RPB.0030.D.80,
KSYVLLE.1.RPB.0025.D.09,
GNRSPWS.0.RPB.0029.D.12

Hsd-es-id: N/A"
Original commit date: Tue Aug 6 01:19:08 2024 -0700
Original commit hash: f057c8af9e95a1f58bd165ed2b28b2457264502b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8560edcfa4b7c889d451b25b729991c9e79f86fd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][ERB] SMI# handler solution for PMC register bit copy hang

[Feature Description]
For GNRWS program original FR for MTL PCH
"SMI# handler solution for PMC register bit copy hang"
require different approach.

S3M FW does not have the capability to update PM1_EN_RTC
on IO space.

The copying needs to be done before Sx entry, the SMI# on
sleep enable code would need to copy over to the PCH
instead of waiting for the bits (PM1_PCIEXP_WAKE and PM1_EN_RTC)
to be in sync.

It would just be RTC_EN that we'd care about conveying over
to the PCH. PM1_PCIEXP_WAKE is the other wake policy in PM1_EN
but is no longer relevant here due to connecting WAKE# only
to the CPU. Everything else would be local to the PCH's GPE_EN
registers for its local IPs.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039515066

Original commit date: Tue Aug 6 08:06:12 2024 +0200
Change-Id: I87736659577e367d4cf5874736338012301b2456
Original commit hash: a5171c0c09396ccf1809994fa8aafbc19ee5663a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 6a2b365a75e98b3685fd5f915df2b067f0f2e589 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:51 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.94,
LOGANVL.0.RPB.0030.D.79,
KSYVLLE.1.RPB.0025.D.08,
GNRSPWS.0.RPB.0029.D.11,
Server-RC-0x02.0x00.0x01.0222

Hsd-es-id: N/A"
Original commit date: Tue Aug 6 00:37:11 2024 -0700
Original commit hash: 67ae196e924c34de98cda280e5ee49458aedabe9

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 84017eb41b0aeef2bb5b97b2a20a66c191638559 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:48 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNRWS] SMI storm with IMC error handler getting control on S3 resume"
to unblock the S3 function test.

This reverts commit 4d0d45bddc8620e3069d2fcc4d067f0c9cad21ec.

Hsd-es-id: 16024516773

Original commit date: Tue Aug 6 13:33:35 2024 +0800
Change-Id: Ic12b1862556ea2872544b1303e72c184f278078b
Original commit hash: 4e72273f07f01c7c2ee55c62d210802099f3f129

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblPmc.c
OneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
OneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c

================================================================================ 
Commit: a0e6c30b7a5b9c243f3e2d261adea859b4e64313 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:46 2024 -0700 
-------------------------------------------------------------------------------- 
Use SmmServicesTableLib not MmServicesTableLib in SmmSmiTelemetryLib

Resolution:Use SmmServicesTableLib not MmServicesTableLib in SmmSmiTelemetryLib

Package/Module:OneSiliconPkg/SmiTelemetryLib

Impacted Platform:GNR SRF

Hsd-es-id: 15016568878

Original commit date: Mon Aug 5 14:07:04 2024 +0800
Change-Id: I8be81d1d6a6c96ac362d0f404b94886fa41c163f
Original commit hash: 1209320fc2eb831a94c57d89a78a99326f9b5e60

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Library/SmiTelemetryLib/SmiTelemetry.h
OneSiliconPkg/Library/SmiTelemetryLib/SmiTelemetryCommon.c

================================================================================ 
Commit: 47e1c20056447f03a8b29283fd2687a0bf54165a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:44 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Use a PCD build token to remove training steps to save NEM space

[Feature Description]
Use a PCD build token to remove below training steps from regular build
1. CommandNormalization
2. RoundTripLatencyOptimization
3. RxJitterCancellationTraining
4. TrainingForMlDataCollection
5. RcdDcsDfeTraining
6. RcdDcsVrefTraining
This helps reduce FSP-M space, which impacts NEM size utilization

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
bios.birchstream_graniterapids-ap
bios.birchstream-sp_graniterapids-sp
bios.birchstream_sierraforest-ap
bios.birchstream-sp_sierraforest-fb
bios.kaseyville_graniterapids-d

Hsd-es-id: 14023061095

Original commit date: Mon Aug 5 13:12:00 2024 -0600
Change-Id: I76797a1cd393866b90cc7060858b7e95dcabbe9f
Original commit hash: b0bb7cb7ade0e2af73534ee30664ab6a3cad5d62

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Library/BaseDdr5CoreLib/BaseDdr5CoreLib.inf
CpRcPkg/Library/BaseDdr5CoreLib/MemCmdNormalization.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDcsDcaDfeDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRxOptimization.c
CpRcPkg/Library/BaseMemoryTrainingLib/MemRecEnable.c
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningSupportLib.inf
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningTrainingAlgorithm.c

================================================================================ 
Commit: ada94424e8ddc271101b25cc26fa67a586014bdf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.93,
LOGANVL.0.RPB.0030.D.78,
KSYVLLE.1.RPB.0025.D.07,
GNRSPWS.0.RPB.0029.D.10

Hsd-es-id: N/A"
Original commit date: Mon Aug 5 11:10:54 2024 -0700
Original commit hash: 195985531c8faf632d02ea995e0e157cc59695b9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 887ad012327c9a21f96f3f54ff184d4d34e7438a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.92,
LOGANVL.0.RPB.0030.D.77,
KSYVLLE.1.RPB.0025.D.06,
GNRSPWS.0.RPB.0029.D.09,
Server-RC-0x02.0x00.0x01.0221

Hsd-es-id: N/A"
Original commit date: Mon Aug 5 04:08:48 2024 -0700
Original commit hash: 6fadb7b8f8566ab72322bf4a2d49ec46383f9135

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a1a338a40c2403ebfb5df795c90b2a537b36b7cb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:37 2024 -0700 
-------------------------------------------------------------------------------- 
[OC]Add Per-core Ratio Limits capability (OCMB 0x02) to BIOS setup

[Feature Description]
Expose Per-core Turbo Ratio Limit for each Avx Level into buckets

Package/Module:
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 14023029182

Original commit date: Thu Aug 1 10:43:51 2024 +0800
Change-Id: Ib989e5931cda6e7edaf458db4ce5176d65daf7c5
Original commit hash: c6ee096ac218be84fdd73ba5f1abf390355dc037

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
ServerPlatformPkg/Include/Configuration.h
ServerSiliconPkg/Overclocking/Include/OcLimits.h

================================================================================ 
Commit: 015460db200c1825a8fd2f4a97e90d5a76e817e3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:35 2024 -0700 
-------------------------------------------------------------------------------- 
Remove deprecated functions from Uncore domain code.

[Feature Description]
Remove deprecated BIOS-to-PCode mailbox commands.
Remove SPR MBA Calibration data structure.
Remove deprecated functions from UncoreLib.
Remove Pi5Protocol from KTI_HOST_OUT data structure.
Remove SetPi5ProtocolStatus and GetPi5ProtocolStatus APIs from KtiApiLib.

Package/Module:
CpRcPkg/Include/Guid
CpRcPkg/Include/Upi
ServerPlatformPkg/Test/StubLibrary/KtiApiLibMock
ServerSiliconPkg/Include/Library
ServerSiliconPkg/Library/KtiSimLib/Common
ServerSiliconPkg/Library/PcuMailBoxLib/10nmWave4
ServerSiliconPkg/Library/PcuMailBoxLib/Common
ServerSiliconPkg/Library/WildHorse/KtiApiLib
ServerSiliconPkg/Library/WildHorse/PcuMailBoxLib
ServerSiliconPkg/Upi/Library/KtiApiLib
ServerSiliconPkg/Upi/Library/MultiSocketLib/GnrSrf
ServerSiliconPkg/Upi/Library/MultiSocketLib
ServerSiliconPkg/Upi/Library/UncoreLib

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS-AP
BIRCHSTREAM-SP GRANITERAPIDS-SP

Hsd-es-id: 14023064284

Original commit date: Fri Aug 2 15:48:11 2024 -0700
Change-Id: I28ba93d6957702992a034cfc80ca8f07f7697ee7
Original commit hash: 591fd34e8f54f7685d7ec82684bafa619695b0e8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Guid/UboxIpInterface.h
CpRcPkg/Include/Upi/KtiHost.h
ServerPlatformPkg/Test/StubLibrary/KtiApiLibMock/KtiApiMock.c
ServerSiliconPkg/Include/Library/PcuMailBoxLib.h
ServerSiliconPkg/Library/PcuMailBoxLib/10nmWave4/PcuApiCmd.c
ServerSiliconPkg/Library/PcuMailBoxLib/Common/PcuApiCmd.c
ServerSiliconPkg/Library/PcuMailBoxLib/PcuMailBoxLibNull.c
ServerSiliconPkg/Upi/Library/KtiApiLib/KtiApi.c
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiAdapt_GnrSrf.c
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiLinks.c
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/MultiSocketLib.c
ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiAdapt.c
ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiLibMultiSocket.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/KtiCoh.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibInternal.h

================================================================================ 
Commit: 0cc15716200d5e964aba7ae76ec2eeeb1e853b57 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.91,
LOGANVL.0.RPB.0030.D.76,
KSYVLLE.1.RPB.0025.D.05,
GNRSPWS.0.RPB.0029.D.08

Hsd-es-id: N/A"
Original commit date: Sun Aug 4 23:11:54 2024 -0700
Original commit hash: 0bc249eb1afaf814f37907c1a6f4fc6733965b9f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fe71ccc15941a6ccc4db64db910b915671233049 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.90,
LOGANVL.0.RPB.0030.D.75,
KSYVLLE.1.RPB.0025.D.04,
GNRSPWS.0.RPB.0029.D.07

Hsd-es-id: N/A"
Original commit date: Sun Aug 4 22:16:44 2024 -0700
Original commit hash: 7bffca5eb3c04f17031902204bcf9e65c51d459b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 53e0c13292b045bc37b9c1f68fa1e516ee0103ce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.89,
LOGANVL.0.RPB.0030.D.74,
KSYVLLE.1.RPB.0025.D.03,
GNRSPWS.0.RPB.0029.D.06

Hsd-es-id: N/A"
Original commit date: Sun Aug 4 19:17:25 2024 -0700
Original commit hash: c22ed8e9a0f0b294cd1ce8947ddee3720eecd7e9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 30486f7459f3032aee702b588ffbfa0d8dc7da06 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:25 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] BIOS change needed to support seamless recovery in TopSwap

[Feature Description]
1. IBBr region should be the same as IBB region.
Not only the FVs, but also the FIT table/BPM table/Key Manifest/FIT4...etc.

2. After do the recovery and set TS bit in RTC as 0.
There need to trigger a Global reset to let S3M re-initialize
the storage flash service and recovery from TopSwap state.

Package/Module:

[Impacted Platform]
GNRWS

Hsd-es-id: 15016553906

Original commit date: Thu Aug 1 15:25:03 2024 +0800
Change-Id: I1d898bd666c5f815d052a0dff02251e1f7f132f1
Original commit hash: 082613f46f06c0ffad392e97992bcb2c53034d88

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
GnrwsRpPkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
GnrwsRpPkg/Platform/Smm/SmmPlatform.c
GnrwsRpPkg/PlatformBIOSBuild.py
OneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchRtcAccessLib.h
OneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdateGnrWs.c

================================================================================ 
Commit: 227ba47ed0c1f564c4bfc2ed350de7c1a1847fc7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:23 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.88,
LOGANVL.0.RPB.0030.D.73,
KSYVLLE.1.RPB.0025.D.02,
GNRSPWS.0.RPB.0029.D.05

Hsd-es-id: N/A"
Original commit date: Sun Aug 4 11:10:56 2024 -0700
Original commit hash: 0c232bd80a2e6a3c4a41d219092af506765490e9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8c5b25a2cd6f62c0f13e8bb366abacd08425b97f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.87,
LOGANVL.0.RPB.0030.D.72,
KSYVLLE.1.RPB.0025.D.01,
GNRSPWS.0.RPB.0029.D.04

Hsd-es-id: N/A"
Original commit date: Sun Aug 4 04:10:54 2024 -0700
Original commit hash: b84a3c0df0879a4effc1fe033b24c1382bc17fbd

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 18a1e186b735984a80d2e3957c2ddeb6ac49599d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.86,
LOGANVL.0.RPB.0030.D.71,
KSYVLLE.1.RPB.0024.D.99,
GNRSPWS.0.RPB.0029.D.03

Hsd-es-id: N/A"
Original commit date: Sat Aug 3 11:10:53 2024 -0700
Original commit hash: 6cdedfae09ceeff86b15834ad8830909aaa60ba8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fd171dafc08379b4ce24fb1987b30a6fe7658704 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.85,
LOGANVL.0.RPB.0030.D.70,
KSYVLLE.1.RPB.0024.D.98,
GNRSPWS.0.RPB.0029.D.02,
Server-RC-0x02.0x00.0x01.0220

Hsd-es-id: N/A"
Original commit date: Sat Aug 3 04:10:43 2024 -0700
Original commit hash: dbee312a926f412083b5f761e7cb807cabc03fd0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c068bd802706e10f4e27cf146142d2fc61064b13 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:15 2024 -0700 
-------------------------------------------------------------------------------- 
Add high speeds for read & write command delay in different logic rank

[Feature Description]
It's needed to support high speeds. But high speeds are missed in the
function GettCCDdlrMin and GettCCDWRdlrMin that are for read & write
command delay in different logic rank.

The change add high speeds case in the functions.

Package/Module: CpRcPkg/Library/BaseDdr5CoreLib/

[Impacted Platform]
GNR.

Hsd-es-id: 15016521850

Original commit date: Fri Jul 26 11:11:27 2024 +0800
Change-Id: I33265ccbe3a35db65950f0d73ae09c73aa2763c0
Original commit hash: b52d6e55d5d765a63891aca014b28367f96578e8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 27eba5074da0cd68ea6d336ec611e20973986f9e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:13 2024 -0700 
-------------------------------------------------------------------------------- 
Add non-interleaved Flat2LM far memory support for SNC6 on GNR-AP UCC

[Feature Description]
Supporting SNC6 with CXL devices having 2 HDM decoders.

Package/Module:
ServerSiliconPkg/Mem/Library/MemDecodeLib

[Impacted Platform]
BHS

Hsd-es-id: 14022825282

Original commit date: Mon Jul 15 10:30:44 2024 -0700
Change-Id: I6bd0ba138243dfa543e0019d184637db6c48a1ce
Original commit hash: feee403f7f39d5e2a188c5e7b237859695130ff1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecode.h
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeCxl.c

================================================================================ 
Commit: 97fc67488101d0c37deb25e509757e24278360b4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:10 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.84,
LOGANVL.0.RPB.0030.D.69,
KSYVLLE.1.RPB.0024.D.97,
GNRSPWS.0.RPB.0029.D.01,
Server-RC-0x02.0x00.0x01.021F

Hsd-es-id: N/A"
Original commit date: Fri Aug 2 11:08:31 2024 -0700
Original commit hash: 9a6449603983c851f8911bdac75d5641c4f94698

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9793d38ca4853682c163656691862592f0f2e412 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:08 2024 -0700 
-------------------------------------------------------------------------------- 
[CWF] Update programming of tCPDED for RDIMM and MCR DIMM

The register description for MEMORY_TIMINGS_ADJ2.ranksafe_tcpded is incorrect. The register must be
programmed with HCLK (tCPDED).
Additionally, the value of tCPDED is max(16nCK, 10ns) for MCR DIMMs.
tCPDED for RDIMMs has not changed and is max (8nCK, 5ns).

[Impacted Platform]
CWF

Hsd-es-id: 16024879832

Original commit date: Sun Jun 23 16:03:53 2024 -0700
Change-Id: Ia10ebdfacdad1c414815d688f7b002ff1fbe6ef9
Original commit hash: 0c4ee6ec766393da1c741c191e2b5e962b5ff4ba

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryTrainingLib.h
CpRcPkg/Library/BaseMemoryTrainingLib/MemJedec.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemTimingChipSpecific.c

================================================================================ 
Commit: d18c78855beb66140e088b6a6a5379f9eb5d17c0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.83,
LOGANVL.0.RPB.0030.D.68,
KSYVLLE.1.RPB.0024.D.96,
GNRSPWS.0.RPB.0028.D.99

Hsd-es-id: N/A"
Original commit date: Fri Aug 2 04:10:56 2024 -0700
Original commit hash: 35090f215afabb1065b28af42796ed0ca66c4163

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 56b46b27e55698dd17f49e292f46bb12d9722708 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:04 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.82,
LOGANVL.0.RPB.0030.D.67,
KSYVLLE.1.RPB.0024.D.95,
GNRSPWS.0.RPB.0028.D.98,
Server-RC-0x02.0x00.0x01.021E

Hsd-es-id: N/A"
Original commit date: Thu Aug 1 19:46:31 2024 -0700
Original commit hash: c3c671335271024e3758188c601d0a9d688b1b20

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e87136c06c9f1b45928fbd6457db089c24e94734 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:02 2024 -0700 
-------------------------------------------------------------------------------- 
DRAM high region on SVOS is not evenly created across sockets.

[Issue Description]
When UPI affinity with partial mirroring is enabled, the address
starting from Socket1 cluster1 is reserved in system memory map.

[Resolution]
When SADs are shifted to add an NXM for balancing number of DRAM
rules per SNC cluster, zero out the SAD entry before adding NXM.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
BHS UCC XCC

Hsd-es-id: 22020330763

[Testing Completed] Test BIOS verification RcSim

Original commit date: Wed Jul 31 00:52:21 2024 -0700
Change-Id: I31d8652158361329d1b91880a7f3c4a2fdf2cad0
Original commit hash: f9a16ee6d0be8c7d989e5d7235e66279bf42ad3b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c

================================================================================ 
Commit: 76368851c1606178f470378d0446e69ef043dd45 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:52:00 2024 -0700 
-------------------------------------------------------------------------------- 
Enable HMAT Memory Side Cache Information Address Mode

[Feature Description]
Enable Address Mode to HMAT and set to extended-linear for 2LM Memory

Package/Module:
ServerPlatformPkg/AcpiPlatformTableLib
ServerSiliconPkg/Library

[Impacted Platform]
BHS

Hsd-es-id: 22020311707

Original commit date: Tue Jul 23 13:27:47 2024 -0700
Change-Id: I436c1334adfaddc6f5cace06e01645ab647f4f4e
Original commit hash: b9e24af78093391e1a9350bf90033382cb78f927

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c
ServerSiliconPkg/Include/Library/NumaAcpiTableLib.h

================================================================================ 
Commit: 73466065fb854fa37fab477a9706ecc2ddea975b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:58 2024 -0700 
-------------------------------------------------------------------------------- 
GNR Memory access latencies from 0-1, 0-2 sub numa domains are not uniform

Feature Description]
Current HMAT latency representation are same for all nodes. The new latency entries
provides accurate entries for each numa node and it varies for each GNR sku.

Package/Module:
ServerPlatformPkg/Library/AcpiPlatformTableLib

[Impacted Platform]
GNR AP/SP.

Hsd-es-id: 22020325128

Original commit date: Mon Jul 29 12:22:19 2024 -0700
Change-Id: Ic6e622fcbef17635d9a2b6cf0b71a8843fa4b208
Original commit hash: 953cd1a0f45acf2ff01893fff8c441efef4f48b9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibHmat.c
ServerSiliconPkg/Include/Library/NumaAcpiTableLib.h

================================================================================ 
Commit: 97e0a93741c5f838c857bd07b95623e608297b2c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:56 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR]DWL training step updates for deduction 0 to 1 edge

[Feature Description]
For DWL training step
Both external/internal fine sweep:
1. Implement the detecting the 0->1 transition
2. If a 1 is deducted in very first offset, log non-fatal warning and continue
3. If all 0 deducted in sweep range, log fatal warning as usual
4. Add the additional 16ticks after seeing first1 in the sweep and show in verbose log
5. Move back by 2 cycles before external and internal fine training
6. Extend sweep range from 80 to 192 ticks

Package/Module:

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp
bios.birchstream_clearwaterforest-ap
bios.birchstream_graniterapids-ap

Hsd-es-id: 14022630889

Original commit date: Tue Jun 18 12:16:18 2024 -0600
Change-Id: Ie264e5d8ac191d79ad1cb099b3fa53b7dc8bc2b0
Original commit hash: 8fc9c2c1edc91a85c356b78c987abedd97fb98c8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/DefaultWarnings.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: a3877d1f21175ab77d8b8a10afd886115f7d6881 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.81,
LOGANVL.0.RPB.0030.D.66,
KSYVLLE.1.RPB.0024.D.94,
GNRSPWS.0.RPB.0028.D.97,
Server-RC-0x02.0x00.0x01.021D

Hsd-es-id: N/A"
Original commit date: Thu Aug 1 11:10:53 2024 -0700
Original commit hash: 2a52f01262583851c97de0cdb118f61726b05c99

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 22faaf5e239a61debe3e5d91e54786bfac5690bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:51 2024 -0700 
-------------------------------------------------------------------------------- 
Drop SRF Ax credit support to save NEM size

[Issue Description]
FSP-M FV size is almost full and other patches can't get integrated
after modifying silicon code

[Resolution]
SRF Ax is not supported and can drop its credit to save NEM size

Package/Module:

[Impacted Platform]
BHS

Hsd-es-id: 15016551595

Original commit date: Thu Aug 1 11:40:31 2024 +0800
Change-Id: I49e9629a0b70f2bdcdc0cc295d634273d29d69c1
Original commit hash: cd163ae02e54d078778e3f7099aa9f4e615d936f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/Credits.h

================================================================================ 
Commit: 78e246fc141b52fb38259e6c9a8b353fd99d1af2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.80,
LOGANVL.0.RPB.0030.D.65,
KSYVLLE.1.RPB.0024.D.93,
GNRSPWS.0.RPB.0028.D.96,
Server-RC-0x02.0x00.0x01.021C

Hsd-es-id: N/A"
Original commit date: Thu Aug 1 04:10:51 2024 -0700
Original commit hash: aa06203b906026505ae258eb4326e2970d1673c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dcf144dae3ca67c7c25797c857f6b41c9b6ecaad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:45 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Using MEM NVRAM data in DXE phase instead of PEI phase provided functions

[Feature Description]
GetNumberOfRanksOnDimm and GetRankNvList are memory related functions
provided in DXE phase, the memory range may be overwriten in DXE phase,
using them in DXE phase will cause potential risk.

[Resolution]
Using MEM NVRAM data in SystemMemoryMap

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15016539466

Original commit date: Tue Jul 30 15:24:48 2024 +0800
Change-Id: I8b73d221d3307b61d167c194a04e87b116db2237
Original commit hash: f0afb45b1fc0e3027d0cbd1d8ada3a396adceb00

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/MemorySubClass/MemorySubClass.c

================================================================================ 
Commit: aaa25848645bd10a17e35c3ecf60c2ae40aa228c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:41 2024 -0700 
-------------------------------------------------------------------------------- 
set all mask bits in ktilingerrmask0 as part of IpUpiDisable

[Feature Description]
UPI SPEC Gap. When going through the credit reference initialization steps in the BIOS disable UPI flow, an uncorrectable error regarding credit overflows will appear.
When viral is enabled, all errors will translate to a QACTIVE and hence we will lose PkgC residency on the die with the disabled UPI.
The additional step to mask credit overflow errors which was missing from the other error masking in the original UPI disable spec. BIOS Feature implementation

Package/Module:
ServerSiliconPkg/Library

[Impacted Platform]
BHS-AP

Hsd-es-id: 22020323190

Original commit date: Fri Jul 26 09:59:03 2024 -0700
Change-Id: Ie3c8b6688ab39fa1b203c1445c9b314e932a358f
Original commit hash: f6aa6dc848b2ae454742347158e66962e45e0941

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/UpiIpBlock/Gen3/Ipfw/LibraryPrivate/IpUpiLib/IpUpi.c

================================================================================ 
Commit: 8e1fea68bf1cac748eb0582765cc63f554dcadbb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:39 2024 -0700 
-------------------------------------------------------------------------------- 
Issue Description:DxeSetupLibConstructor missing error handling. This could lead to a buffer overflow.

Resolution:Add error status check between GetVariable() and CopyMem().

Package/Module:SetupLib/DxeSetupLib

Impacted Platform:GNR SRF

Hsd-es-id: 15016536547

Original commit date: Wed Jul 31 11:16:46 2024 +0800
Change-Id: I0c0f1ff293de48e62da50fda0eda6b4d0ec65e1a
Original commit hash: 9a9faa359578af4396ce703f034e6577a91a5d37

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/SetupLib/DxeSetupLib.c

================================================================================ 
Commit: c6d47b3a25a85998dd25ad78db1d2c18d6c382cb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:37 2024 -0700 
-------------------------------------------------------------------------------- 
DQS_RTT_PARK print

[Feature Description]
The implementation of printing the DQS_RTT_PARK readings, start and ending.

Package/Module: CpRcPkg

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_graniterapids-ap

Hsd-es-id: 14023024889

Original commit date: Fri Jul 26 00:47:28 2024 -0600
Change-Id: I1493a5f13db38d89796c24fd07ecc01fe6a61ccd
Original commit hash: e7b305af8c42f33cd96c3a7bdfef2017e6064717

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/MrcCommonTypes.h
CpRcPkg/Library/BaseDdr5CoreLib/MemDisplayDdr5.c
CpRcPkg/Library/BaseMemoryServicesLib/MemStrings.c
CpRcPkg/Library/BaseMemoryTrainingLib/InitMem.c

================================================================================ 
Commit: c10049ff143024e732fa28e5fdd9f41eed95ac12 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.79,
LOGANVL.0.RPB.0030.D.64,
KSYVLLE.1.RPB.0024.D.92,
GNRSPWS.0.RPB.0028.D.95

Hsd-es-id: N/A"
Original commit date: Wed Jul 31 11:11:11 2024 -0700
Original commit hash: 71452dc3a78613eafe264aa439aebe9771c6b41e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 74c999faeea3c79a4b5c77ca024ffdc6acba4c12 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:33 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.78,
LOGANVL.0.RPB.0030.D.63,
KSYVLLE.1.RPB.0024.D.91,
GNRSPWS.0.RPB.0028.D.94

Hsd-es-id: N/A"
Original commit date: Wed Jul 31 04:10:54 2024 -0700
Original commit hash: 75be081dcb325670ea56e26ebb5e3702b81fd9c6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 04993a7109533dd6c4f695dc9c273f2a9479e271 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.77,
LOGANVL.0.RPB.0030.D.62,
KSYVLLE.1.RPB.0024.D.90,
GNRSPWS.0.RPB.0028.D.93,
Server-RC-0x02.0x00.0x01.021B

Hsd-es-id: N/A"
Original commit date: Wed Jul 31 02:45:51 2024 -0700
Original commit hash: 86df90d4cce12b77e64990428387b42b13e2adf7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 185323363d8b66829d18d64b24e5b695ac6cb76f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:28 2024 -0700 
-------------------------------------------------------------------------------- 
Wrong lane-result mapping printed during CTLE offset correction

[Issue]
CTLE Offset Correction training results are stored and displayed in an order that does not align to the DDRIO bit swizzle.
This makes it difficult to align CTLE Offset Correction training results with the package pin name.

[Resolution]
Store the training results in linear bit order. When displaying the results, apply DDRIO strobe and bit swizzle.
Also add RcSim feedback captured from HW.

[Impacted Platform]
Birchstream AP
Birchstream SP

Hsd-es-id: 22020311857

Original commit date: Thu May 9 20:20:59 2024 -0700
Change-Id: I7dafa6002f733bcac201d7721b1f22a5b706ffdd
Original commit hash: 4c123739c03374a583339d2da1c121b7fe4e0e2e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/ReferenceCodeFatalErrors.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemCtleOffsetCorrection.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemCtleOffsetCorrection.c

================================================================================ 
Commit: 2f4454b86c4c570d8068b923905359eff6569d9f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:26 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should skip disabled rank during turnaround training

[Issue Description]
system Fatal Error with MCR dimms after UCE SPPR

[Resolution]
BIOS should skip disabled rank during turnaround training

Package/Module: ServerSiliconPkg/MemTurnaroundTimingLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016508904

Original commit date: Tue Jul 16 10:46:57 2024 +0800
Change-Id: Ia07b8c54734c6ef011f96410d3d17fbe30992e05
Original commit hash: c1cf9e48be99598acb9987ed58305f0dec7d9174

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemTurnaroundDdr5.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingLib/Soc/MemTurnaroundTimingSoc.c

================================================================================ 
Commit: 6230ab354263b9289926dc8b28cfe490ccaa77cb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:24 2024 -0700 
-------------------------------------------------------------------------------- 
Update GNR-AP MBA Profiles with latest calibration data

[Feature Description]
Update GNR-AP MBA Profiles with latest calibration data to optimize
memory bandwidth at different throttling levels, including zero
throttle.

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
GNR-AP

Hsd-es-id: 14022918264

Original commit date: Thu Jul 18 17:56:38 2024 -0700
Change-Id: I0a68c4e6ec8272da0108d651210068e3dead3c79
Original commit hash: 952bc29f56675da176a4a424245116a75d3b0db9

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/MbePerfSettings.c

================================================================================ 
Commit: 1ae235b455a1d3c04e68800bd11a8528699ecab3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:20 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020328005

Original commit date: Tue Jul 30 18:53:51 2024 -0700
Change-Id: I0j81qs6j79cp522mjvl2zsnm85ww4h6pkeo6ap3u
Original commit hash: 0d7f65838a59ea495871903ec4e11bf5f8043047

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: a56d4851a264b998379eabadd22fb58c369828f9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:18 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Capsule build script changes for Linux

[Feature Description]
Add Linux support to capsule script

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016532257

Original commit date: Fri Jul 19 16:53:46 2024 +0800
Change-Id: I4b2b2c4fea10d0eebe80fdabc9748334a0f0c57b
Original commit hash: ad2d5a2893459cbdc1ca575442d79baea3fd683b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: c44874667af7f9f9b9a94d81bcb0e9883f71f880 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:16 2024 -0700 
-------------------------------------------------------------------------------- 
[OC] Add OC capability (OCMB 0x01) to BIOS setup

[Feature Description]
1 Create Overclocking Information Form
2 Add OC Capability information

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 14022793676

Original commit date: Tue Jul 23 10:03:24 2024 +0800
Change-Id: I276941aea6a4f672d2ec2a6defa1d4772dde1c4d
Original commit hash: 792f58e0801feb6c30191083d67af682139310f3

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h

================================================================================ 
Commit: 89dd6d60254256e0c482e3112f0838d7114fc33b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:13 2024 -0700 
-------------------------------------------------------------------------------- 
Host Memory Frequency knob setting for 7200MT/s

[Feature Description]
For BHS-AP GNR, add 7200 speed option to Host Memory Frequency setup knob for RDIMM.

Package/Module: ServerPlatformPkg

[Impacted Platform]
bios.birchstream_graniterapids-ap

Hsd-es-id: 14022786003

Original commit date: Wed Jul 3 13:06:58 2024 -0600
Change-Id: I4490fd9178a4c8c9d1c3bec801a02b04efdf05b7
Original commit hash: 6bb672b8e3f90ce661ea9dfae2a73431c958d480

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr
ServerSiliconPkg/Include/Guid/SocketMemoryVariable.h

================================================================================ 
Commit: 1de6cb792621e9c5c5df4f31aaa594739e2d9ce3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.76,
LOGANVL.0.RPB.0030.D.61,
KSYVLLE.1.RPB.0024.D.89,
GNRSPWS.0.RPB.0028.D.92,
Server-RC-0x02.0x00.0x01.021A

Hsd-es-id: N/A"
Original commit date: Tue Jul 30 11:11:44 2024 -0700
Original commit hash: c3620f653ea95ede086b88d3cf6976a39672868f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 23c5673d9b00e1466ccf9c7903bd60ed76cd5ab5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:09 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020325175

Original commit date: Tue Jul 30 08:09:52 2024 -0700
Change-Id: Izozzhjn0gmoxfh6evszai632frtubk40e2fxxw6i
Original commit hash: d7d7e24dc8d459a90b88cef3723d3431c67606cd

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 0a573e912ea97044de71175352f946c586d38254 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD]Snoop hold off Response Timer Value programming through BIOS knob needs to exclude NAC Stacks

[Feature description]
BIOS Snoop Response Hold Off for IOAT needs to be excluded from configuring NAC stacks.

[Resolution]
- BIOS to program Snoop Response Hold Off value of GNRD NAC stacks as per POR config value,
- IoatSnoopResponseHoldOff knob will be applicable only for IOAT stacks (i.e., HCTA, TA stacks) in GNRD

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
KVL

Hsd-es-id: 16024893598

Original commit date: Thu Jul 25 17:36:54 2024 +0530
Change-Id: I40cf9f1e5561b3246dffa54cca1f60d52c8358c6
Original commit hash: 3e698ffce730e02c9ca34481ae66e050513885f0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/LibraryPrivate/IioMiscWorkArounds/IioMiscWorkArounds.c

================================================================================ 
Commit: fbfdf428959db77e2ecc145431f964491489f750 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:05 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Machine learning algorithm fails when RTT_PARK is 0

[Issue Description]
Machine learning algorithm fails and halts at read post dfe when
RTT_PARK is 0

[Resolution]
Program Write ODT settings appropriately before
Machine learning algorithm flow starts

Package/Module:
CpRcPkg
ServerSiliconPkg

[Impacted Platform]
bios.birchstream_clearwaterforest-ap

Hsd-es-id: 14022992546

Original commit date: Thu Jul 25 16:36:05 2024 -0600
Change-Id: I3ee9d49f702409c712553de20bb0f8484f0fb37f
Original commit hash: 6e2a86506bb78dd42aa580e3d285a25de2a2de73

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c
CpRcPkg/Library/MrcMachineLearningSupportLib/DisplayTrainingInformation.c
CpRcPkg/Library/MrcMachineLearningSupportLib/MrcMachineLearningTrainingAlgorithm.c
CpRcPkg/Library/MrcMachineLearningSupportLib/ScratchpadInterface.c
ServerSiliconPkg/Mem/Library/OdtTableLib/MemODTTable.c

================================================================================ 
Commit: 4a92a4aae58cbfad20298dee22113fb7cd454735 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:02 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][X3] Add new mechanism to force loading TDX binaries via knobs

[Feature Description]
1. Rename Bios knob: DfxSkipTdxSeamLoadFromEsp
To: DfxSeamLdrSrc

2. Add new DFX knob: DfxTdxModuleSrc
3. Both knobs to have list of values:
Value: 2 Name: Auto Meaning: Choose higher SVN value between ESP and IFWI source
Value: 0 Name: Force ESP
Value: 1 Name: Force IFWI

Package/Module:
ServerSiliconPkg/SecurityPolicy
ServerSecurityPkg/TdxSeamldr
ServerPlatformPkg

[Impacted Platform]
BHS

Hsd-es-id: 18039431912

Original commit date: Mon Jul 29 18:13:10 2024 +0200
Change-Id: Ifdab5b9847809b7e6d6754602f5c7ac64d768724
Original commit hash: e9863ed507d94602eb7d1b5b7036d8fd31c26ca7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c

================================================================================ 
Commit: 02f7df7e74d2fd411f5a1e8b5407db969911c9ee 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:51:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.75,
LOGANVL.0.RPB.0030.D.60,
KSYVLLE.1.RPB.0024.D.88,
GNRSPWS.0.RPB.0028.D.91

Hsd-es-id: N/A"
Original commit date: Tue Jul 30 04:10:51 2024 -0700
Original commit hash: 22251dcc813b6fde21c430add2ba7aca1d5cf5fb

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5ac58d4f7d2597495c6d25caab22136eba0001bd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:58 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.74,
LOGANVL.0.RPB.0030.D.59,
KSYVLLE.1.RPB.0024.D.87,
GNRSPWS.0.RPB.0028.D.90,
Server-RC-0x02.0x00.0x01.0219

Hsd-es-id: N/A"
Original commit date: Tue Jul 30 01:22:19 2024 -0700
Original commit hash: db81dc6990cbefd30250646bceb03857d0a27837

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 616f81e697816fa7f11f888ea2638c09fcc5a385 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:56 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fixed reporting RPE CSME Unconfigure capability

[Issue Description]
BIOS should report RPE CSME Unconfigure capability in
Asf Table.

[Resolution]
Added setting "ConfigurationDataReset" bit in AsfRmcp
RemoteControlCapabilities field.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039403447

Original commit date: Fri Jul 26 16:24:15 2024 +0200
Change-Id: I7614f4f420ec3fb5bff21bbbafa22e4dd8a21cc3
Original commit hash: d5ffc854ca0e324eab92b284f41f9750f1906a25

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Me/Client/Amt/AsfTable/AsfTable.c
ServerPlatformPkg/Features/Me/Client/Amt/AsfTable/AsfTable.inf

================================================================================ 
Commit: 745501f5186728663930a9bbeeaf7e6849cc799e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:54 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 RMT DCA CPGC Pattern Change

[Feature Description]
RMT DCA Timing and DCA Vref to use alternating victim aggressor pattern.
Change is only for GNR SP, XCC, MCR DIMM.

[Resolution]

Package/Module: ServerSiliconPkg

[Impacted Platform]
GNR SP XCC

Hsd-es-id: 15016530090

Original commit date: Fri Jul 12 17:02:23 2024 +0800
Change-Id: I0af3dd98277f4759c57b1774f40911705e5ea5d6
Original commit hash: 583a5ccc479eab4483288bd5b9a78caaed3f1ef4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Gen3/MemCpgcDdr5.c

================================================================================ 
Commit: 0546c09e39fe4877fc646f5b867771c0c6c72c8e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:52 2024 -0700 
-------------------------------------------------------------------------------- 
UPI and PCIE HSPHY recipe 0.020

[Feature Description]
Update UPI and HSPHY recipe to version 0.020.

Package/Module:
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 22020322730

Original commit date: Wed Jul 17 16:06:54 2024 -0700
Change-Id: I1e36a175c3bfcd5a3f55830aefea336beef171ba
Original commit hash: 5e5ae52e0d93146ec3677b597b70a7267ee85dea

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiEvRecipeTable_GNR.h

================================================================================ 
Commit: b6670954c0260ab77b5006827e93febd04d1d06f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.73,
LOGANVL.0.RPB.0030.D.58,
KSYVLLE.1.RPB.0024.D.86,
GNRSPWS.0.RPB.0028.D.89,
Server-RC-0x02.0x00.0x01.0218

Hsd-es-id: N/A"
Original commit date: Mon Jul 29 11:10:45 2024 -0700
Original commit hash: 2fa3647f4c1642fb9eb5cd91af8081f8bd5b06f2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 78caf17d320e9cef21df111ced6a2cef77af7b9b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:47 2024 -0700 
-------------------------------------------------------------------------------- 
Add Back Missing Handling Error case
[Issue Description]
Missing Error Handling it will run into the cornor case, if CxlCdatPtr
successfully get but the data got cut off during the DOE transaction,
then we will run into GetCxlEndDevMemInfo which caused unexpected
behavior.

[Resolution]

Package/Module:

[Impacted Platform]
ALL
Hsd-es-id: 15016521596

Original commit date: Wed Jul 24 04:16:18 2024 -0400
Change-Id: Iffe494d0d4282a9231e9cd83869dddb5137277e8
Original commit hash: b8ead22dd394b7364d8bdb942350c0be253881c1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlMemHwSoc.c

================================================================================ 
Commit: acc1c9bf25984e4a2924969c1cde3eafb33dfec2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:45 2024 -0700 
-------------------------------------------------------------------------------- 
Change device name in GpeWs.asl and UsbPortXhciGnrWs.asl

[Feature Description]

Device name in GpeWs.asl and UsbPortXhciGnrWs.asl should be ACPI_RCIL_DEVNAME (PD01)
This change is fixing it.

[Impacted Platform]
GNRWS

Hsd-es-id: 18039400847

Original commit date: Fri Jul 26 12:55:34 2024 +0200
Change-Id: Icb06eea7a53ddcf6bf163e3ed30f1b80ccf0fc92
Original commit hash: d0046fc01db148ee38f11f96d44a2654a8106ed8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/GpeWs.asl
ServerPlatformPkg/Features/Acpi/AcpiTables/SsdtXhci/UsbPortXhciGnrWs.asl

================================================================================ 
Commit: f7850f06f4ac6d450a46374f93df4de3138c10a6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:43 2024 -0700 
-------------------------------------------------------------------------------- 
GNR-WS: PE#1 shouldn't be disabled via soft strap and BIOS menu

[Feature Description]
GNR-SP on Workstation Platform uses PE#1 (8L) for RCiL connection to PCH.

Package/Module:
ServerSiliconPkg/Upi/

[Impacted Platform]
GNR-WS

Hsd-es-id: 22020317140

Original commit date: Thu Jul 25 15:33:00 2024 -0700
Change-Id: Ie070b7d911f5ee3fac98238fb12e837857234796
Original commit hash: 77f1b7a4ca59bd50977f024a0fc48070e8d329dd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/B2Hot.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 8ceb28d0b117a4cbbf896a855fd7f7939f949ee5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.72,
LOGANVL.0.RPB.0030.D.57,
KSYVLLE.1.RPB.0024.D.85,
GNRSPWS.0.RPB.0028.D.88,
Server-RC-0x02.0x00.0x01.0217

Hsd-es-id: N/A"
Original commit date: Mon Jul 29 04:10:42 2024 -0700
Original commit hash: 96311d20488959646f8d57efbd5706311c88218f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c42d72740889d2d71c8a555fef286741b1f14ee0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Chassis Intrusion TCO base fix

[Issue Description]
BIOS doesn't report chassis intrusion.

[Resolution]
BIOS should use MTL PCH IoBase + TcoIo offset instead
of fixed Tco Io address from PCD.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024748843

Original commit date: Tue Jul 23 21:22:41 2024 +0200
Change-Id: Ief870ff2cab43a46f911be9ffb2d3a7844d13dcc
Original commit hash: 5297ba1fbf5e38269adee401e41fc28d7cca278c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/Psr/PsrControlDxe/PsrControlDxe.c
GnrwsRpPkg/Features/Me/Psr/PsrControlDxe/PsrControlDxe.inf
GnrwsRpPkg/Features/Me/Psr/PsrPei/PsrPei.c
GnrwsRpPkg/Features/Me/Psr/PsrPei/PsrPei.inf
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf

================================================================================ 
Commit: 116868342c9d85fb96ea916951c9cf3d5c58bb37 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:37 2024 -0700 
-------------------------------------------------------------------------------- 
Fix for 05_14_23_32_41_50 UPI Affinity Routing Table in CHA

[Issue Description]
Req and Resp may take different paths when D2K is enabled with specific
UPI Topology and UPI Affinity enabled. This was leading to coherency
MCA.

[Resolution]
SNC clusters on Socket1 should be programmed with UPI routing tables
that point to the nearest UPI ports. Use the same UPI Ports in the table
on both Socket0 and on Socket1. Cluster remap table will handle the
remapping on socket 1, so req and resp will take the same path.

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
GNR-AP UCC

Hsd-es-id: 15016393245

Original commit date: Tue Jul 23 16:51:41 2024 -0700
Change-Id: I4fdd97b27d720a1effe7cafe1b488cba353eb751
Original commit hash: 19f79dfca048e6b9b43d671fc863caa142dba2a6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 42cd1e9e787b557c7bf8614b0585c6b1237ab544 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:35 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should initialize SPD DRAM errors Anchor String

[Feature Description]
BIOS should initialize SPD DRAM errors Anchor String

Package/Module: CpRcPkg/SpdDecodeLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016508396

Original commit date: Wed Jul 24 13:52:17 2024 +0800
Change-Id: Idb999e2bea599afe6042665a6df442abb86dac08
Original commit hash: 5268a521f96bc5edea44af3132bdf4788beb531b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/Ddr5SpdRegisters.h
CpRcPkg/Library/SpdDecodeLib/Ddr5/SpdDecodeLibDdr.c

================================================================================ 
Commit: 22a1124ce2a66187ae43d2ffbd2e509e0d12af38 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:33 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.71,
LOGANVL.0.RPB.0030.D.56,
KSYVLLE.1.RPB.0024.D.84,
GNRSPWS.0.RPB.0028.D.87

Hsd-es-id: N/A"
Original commit date: Sun Jul 28 11:10:58 2024 -0700
Original commit hash: c00d8e8468065b4ad1a9266a608f1d713d5dd536

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 527f133b1bbed38ee5ce54d903e6e5baa4c64249 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.70,
LOGANVL.0.RPB.0030.D.55,
KSYVLLE.1.RPB.0024.D.83,
GNRSPWS.0.RPB.0028.D.86

Hsd-es-id: N/A"
Original commit date: Sun Jul 28 04:11:04 2024 -0700
Original commit hash: 80a79f9b8570df35916f843389f9afcefd4e8077

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9432fe15a6457d6477f3ca6e534736397ad579d1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.69,
LOGANVL.0.RPB.0030.D.54,
KSYVLLE.1.RPB.0024.D.82,
GNRSPWS.0.RPB.0028.D.85

Hsd-es-id: N/A"
Original commit date: Sat Jul 27 11:10:49 2024 -0700
Original commit hash: c7a7b7bb5c4a45598a2e779ae9181876594eff67

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9886e3c62651055c1eac6d1dbf6c29e5ec1a7833 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.68,
LOGANVL.0.RPB.0030.D.53,
KSYVLLE.1.RPB.0024.D.81,
GNRSPWS.0.RPB.0028.D.84,
Server-RC-0x02.0x00.0x01.0216

Hsd-es-id: N/A"
Original commit date: Sat Jul 27 04:10:55 2024 -0700
Original commit hash: 29323e233e64ac423bc5515970a31ece37dea9bd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 951b125047c7320cb30164729a065274b1f65773 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:24 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Add hotpluggable flag in SRAT memory affinity structure for 1LM type3 CXL memory

[Feature Description]
Gen3 platform supports CXL hotplug for all type 3 memory (except for flat2LM and hetero)
and we need to add hot pluggable hint in memory affinity structures

Package/Module:ServerSiliconPkg/MemDecode

[Impacted Platform]
ALL

Hsd-es-id: 15016521998

Original commit date: Fri Jul 26 11:18:52 2024 +0800
Change-Id: I30d2e7e0d25ab8b40b55e8f583a5a88fbfab21e9
Original commit hash: e45fa9328ba91254b379e95bafff05dfddc75adc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Guid/CxlNodeHob.h
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeCxl.c
ServerSiliconPkg/Universal/Dxe/CxlInit/MemMap/CxlSrat.c

================================================================================ 
Commit: c8fb08bc534471e68e7fe08af0c91390d39c92df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:22 2024 -0700 
-------------------------------------------------------------------------------- 
Update GNR frontside ODT tables for RDIMM 7200

[Feature Description]
Apply ODT value table 24ww27 which includes entries for RDIMM @7200 and adds DDRIO DQ/CA/CS Imode settings.
Update non-GNR tables to match the new format that includes the Imode entries.
No change for ODT activation table.
Remove HDC OdtTableLib files since that platform is not supported by this repository.

Package/Module:
ServerSiliconPkg

[Impacted Platform]
Birchstream AP
Birchstream SP

Hsd-es-id: 22020241080

Original commit date: Tue Jul 2 18:21:38 2024 -0700
Change-Id: I3dd94eef035b1cda57fb5e014827309196bd904f
Original commit hash: 91d39753dec26d3e707e8ad09eb82ebbf00e6c56

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/OdtTableLib/DdrOdtPrivate.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtValueTable.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/Ddr5OdtValueTableCwf.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Gnr/MemODTTableChip.c
ServerSiliconPkg/Mem/Library/OdtTableLib/Hdc/Ddr5OdtActivationTable.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Hdc/Ddr5OdtValueTable.h
ServerSiliconPkg/Mem/Library/OdtTableLib/Hdc/MemOdtTableChip.c
ServerSiliconPkg/Mem/Library/OdtTableLib/OdtTableLibHdc.inf

================================================================================ 
Commit: be699256f0316b9a680b6a9b80b350e93f5f386e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:20 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.67,
LOGANVL.0.RPB.0030.D.52,
KSYVLLE.1.RPB.0024.D.80,
GNRSPWS.0.RPB.0028.D.83

Hsd-es-id: N/A"
Original commit date: Fri Jul 26 11:10:49 2024 -0700
Original commit hash: 2b475457b7ff078bf9d160d1cec6ae3a6675e316

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ee54359b7962786aff4af39126dba07ff31b88c0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.66,
LOGANVL.0.RPB.0030.D.51,
KSYVLLE.1.RPB.0024.D.79,
GNRSPWS.0.RPB.0028.D.82

Hsd-es-id: N/A"
Original commit date: Fri Jul 26 04:08:42 2024 -0700
Original commit hash: 76b80c383507d9e4a3c50edc6315272d96a029c4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a4a7314777d9c088a1b1cd87cf0f408e4a054171 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.65,
LOGANVL.0.RPB.0030.D.50,
KSYVLLE.1.RPB.0024.D.78,
GNRSPWS.0.RPB.0028.D.81,
Server-RC-0x02.0x00.0x01.0215

Hsd-es-id: N/A"
Original commit date: Fri Jul 26 03:26:46 2024 -0700
Original commit hash: 42b6b604288f4394c6968421448d47727c338ed7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 47406675d190440fc525b269a408ad2253738c42 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:14 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "HSTI errors seen in Boot Log"

[Issue Description]
This reverts commit 4e83733cb6b4da1099effab56efeae21be9940bd.

[Resolution]
Due to missed requirement HSTI BRWA test fix
was not aligned with HAS

[Impacted Platform]
ALL

Hsd-es-id: 18039371332

Original commit date: Wed Jul 24 04:21:41 2024 -0700
Change-Id: I02f1dfe5cf3cdfabc76c6909408cce94294f78b6
Original commit hash: e09c55a2c25d30f8b74ea863df12a3e430747fbb

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 123494638fcdf8790ad33e4fa340e60c89520e73 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:12 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Set DfxClearAllPPRData default as disable
[Issue Description]
There is no default value for DfxClearAllPPRData and ClearAllPPRData.
[Resolution]
set DfxClearAllPPRData and ClearAllPPRData default value to disable.

Package/Module: BirchStreamOpenBoardPkg/
ServerRasPkg/PolicySample/

[Impacted Platform]
GNR

Hsd-es-id: 15016473295

Original commit date: Wed Jul 17 13:02:59 2024 +0800
Change-Id: I92e401cb2d924c3705f50a1ab8538a0fbb3024f0
Original commit hash: 068b6bc0bbe03cacf4a70caa942691f3ae221a71

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: 0d939c0b323b226943b3500c10901e85a639dad8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:10 2024 -0700 
-------------------------------------------------------------------------------- 
LTR enablement for RCIL component

[Issue Description]
LTR not enabled for RCIL

[Resolution]
LTR enablemet for RCIL component
Assign support for LTR to control register from capability through WA Enablement for RCIL

Package/Module:ServerSiliconPkg/Iio

[Impacted Platform]
GNRWS

Hsd-es-id: 16024890934

Original commit date: Thu Jul 25 13:15:20 2024 +0530
Change-Id: I164128a15dc725051ed820ccbf99d2f3e0ed36ce
Original commit hash: 7775ac4713aa3978e55a26991e06beeffeea4f83

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: ac1cbfa0481eb61fc9f2e386c2c387dd981792f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:08 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF B0] Wrong UP info in IFWI name

[Issue Description]
The UP info in IFWI names are incorrect

[Resolution]
Use Alias in Microcode section for naming and correct the naming order

Package/Module:
ServerPlatformPkg

[Impacted Platform]
BHS

Hsd-es-id: 14022947380

Original commit date: Wed Jul 24 15:57:12 2024 +0800
Change-Id: If848bb4214074f095602200ea4ed59be868e5df1
Original commit hash: 847eb42e2825b530eeb57058b0f1a12fddde9fe4

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/BiosIdGen.py

================================================================================ 
Commit: 2e7289ab2d926f46ac9a2957509930163831cd83 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.64,
LOGANVL.0.RPB.0030.D.49,
KSYVLLE.1.RPB.0024.D.77,
GNRSPWS.0.RPB.0028.D.80

Hsd-es-id: N/A"
Original commit date: Thu Jul 25 22:54:01 2024 -0700
Original commit hash: 1265f0a8b45bc54ec603420653724d4091de7cac

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d83ed9cdfc9378f859b8860c6ef397fc5c49c7cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.63,
LOGANVL.0.RPB.0030.D.48,
KSYVLLE.1.RPB.0024.D.76,
GNRSPWS.0.RPB.0028.D.79

Hsd-es-id: N/A"
Original commit date: Thu Jul 25 22:08:22 2024 -0700
Original commit hash: da86706ef1eb869d652335adf5651809a3dedcde

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 791a9d93d46bd1f752bc52b8efc06b563d7da49a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:50:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.62,
LOGANVL.0.RPB.0030.D.47,
KSYVLLE.1.RPB.0024.D.75,
GNRSPWS.0.RPB.0028.D.78,
Server-RC-0x02.0x00.0x01.0214

Hsd-es-id: N/A"
Original commit date: Thu Jul 25 21:57:06 2024 -0700
Original commit hash: 70cc8ad89b7229cd139b2e3f096b7426fe28c63e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a00d58f267169d3b849f7005a636ab284a6127e7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:59 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Cpu: Avoid unnecessary cold reset

[Issue Description]
When VMX disabled and SMX enabled in setup, SMX won't
be enabled due to the dependecy. A unnecessary cold
reset will happen during warm reset.

[Resolution]
Change the conditon of cold reset for programing SMX.
Only when VMX and SMX are both enabled in setup option,
the cold reset will happen for programing SMX.

Package/Module: ServerSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id: 15016507433

Original commit date: Wed Jul 24 11:17:59 2024 +0800
Change-Id: Iab8640d6e8014c067e1a532f936240bf573e7c7e
Original commit hash: 71a79168c04a9b3b7685ea47594ffcf0327e081a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuInitLib/CpuInitPeiLib.c

================================================================================ 
Commit: 946099b98cac0453fecb95fb6611b6065dcb94ec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:57 2024 -0700 
-------------------------------------------------------------------------------- 
Disable SNC by default on GNR WS

[Feature Description]
Disable SNC by default on GNR WS

Package/Module:
ServerSiliconPkg/Upi

[Impacted Platform]
GNRWS

Hsd-es-id: 22020296969

Original commit date: Thu Jul 18 20:27:53 2024 -0700
Change-Id: I3a888b561d98cf545bf7381b373c29debf25db12
Original commit hash: 474ac1b5ff567854a3e6c87edaadfe844fe978ad

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/KtiMain.c

================================================================================ 
Commit: 47735c421661081cd6ab2244b480ca7963dc4f28 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:55 2024 -0700 
-------------------------------------------------------------------------------- 
GNR-AP D2K Mesh Credit Threshold programming

[Feature Description]
Program B2CMI D2kMeshCreditThresh bitfield with recommended value for
GNR-AP. There are different recommended values for SNC or UMA Based
Clustering modes.

Package/Module: ServerSiliconPkg/Mesh2MemIpLib

[Impacted Platform]
GNR-AP

Hsd-es-id: 14022799566

Original commit date: Mon Jul 8 10:32:03 2024 -0700
Change-Id: Idee0ecdad28c1de5169c5062e74fbe40009e1443
Original commit hash: a4531bd0b3a3e04d1d54036f06619972896daf10

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Mesh2MemIpLib.h
CpRcPkg/Include/Upi/KtiSi.h
ServerSiliconPkg/Library/Mesh2MemIpLib/Common/Mesh2MemCommon.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c
ServerSiliconPkg/Upi/Library/UncoreLib/UncoreLibInternal.h

================================================================================ 
Commit: ac1965c831c4af7cb9cd0d3bc8cb5a4286cac3fe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:53 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.61,
LOGANVL.0.RPB.0030.D.46,
KSYVLLE.1.RPB.0024.D.74,
GNRSPWS.0.RPB.0028.D.77,
Server-RC-0x02.0x00.0x01.0213

Hsd-es-id: N/A"
Original commit date: Thu Jul 25 11:10:56 2024 -0700
Original commit hash: fbfd784b5be7d4cd1b684cb979b120e10f7ea89f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6854ffaeb10a458e90ea6c02e295918166e8ca6f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:51 2024 -0700 
-------------------------------------------------------------------------------- 
[TME][IHV][Microchip] BIOS do not handle HDM Decoder Capability Header values for
Non-Power of 2 interleaving

[Issue Description]
Valid CXL hdm decoder capability revision numbers are 1, 2, 3. Mark as invalid
capability revision if it is 0.

Package/Module:
ServerSiliconPkg/Mem/Library/CxlMemLib
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf

[Impacted Platform]
BHS

Hsd-es-id: 14022944835

Original commit date: Mon Jul 22 12:49:03 2024 -0700
Change-Id: Ie6b01b4620a9383a6aba2e164f85c9b400b12b56
Original commit hash: 1e6f793d3460c9a97a884e3f7fb0cc6d85361606

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasCxl.c
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/CxlMemHwGen.c
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/HdmDecoderRegAccess.c

================================================================================ 
Commit: 7f63c8521e995945d9299e0f9a18cb658835629b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:49 2024 -0700 
-------------------------------------------------------------------------------- 
Virtual GPIO Reset Config fix

[Issue Description]
Virtual GPIO Reset configuration is not configured to desired state.

[Resolution]
Thre was redundant shift operation during the Reset Configuration
programing in Virtual GPIO procedure.

Package/Module:
IBL vGPIO

[Impacted Platform]
GNR

Hsd-es-id: 18039388869

Original commit date: Mon Jul 22 13:28:16 2024 +0200
Change-Id: I070e9e9f0f4a638ea80b2636a30945db16a6ddab
Original commit hash: 459216df96aefb28f762a0a2e8f7292515504580

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Ibl/GpioV2Virtual.c

================================================================================ 
Commit: 6b5623ca1924a2b830f8c34a9aabf73ff003076e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:47 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS shall expose both PCH PCIe hierarchy and RCIL root bus hierarchy to OS in ACPI

[Feature Description]
In PCIe stack with PCH connected via RCIL there are two PCIe hierarchies:
- There is the PCH hierarchy with PCH root devices and PCH root ports, and
- there is hierarchy with RCIEP devices in the stack root bus.
Both need to be exposed to OS in ACPI.

Package/Module:
GnrwsRpPkg/Tool/BoardInfo/GNRWS
ServerPlatformPkg/AcpiPlatformTableLib

[Impacted Platform]
GNRWS

Hsd-es-id: 18038796043

Original commit date: Sun Jun 9 23:45:03 2024 +0200
Change-Id: I2498d2eb30dd61552ab7559194ad7822fe4f20eb
Original commit hash: 17ab2257afba5f637257aa38e98945b9891d2c4c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/BoardInfo/GNRWS/ConnectivityGnrWs.asl
GnrwsRpPkg/Tool/BoardInfo/GNRWS/EPRPPlatform.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/Iio/IioRbRcil.asi
GnrwsRpPkg/Tool/BoardInfo/GNRWS/PchRpPxsxWrapperGnrWs.asl
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPch.asl
OneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
ServerPlatformPkg/Library/AcpiPlatformTableLib/AcpiPlatformLibDsdt.c
ServerSiliconPkg/Iio/Library/PeiIioInitLib/IioPublishUdsHob.c
ServerSiliconPkg/Include/AcpiMacro.h

================================================================================ 
Commit: 551af10a48696ec714de1cc9c727d466730216cd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:45 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR][RAS] Disable signaling CMCI only for UCNA errors

[Issue Description]
Enabling UcnaCloakingEn knob also masks CE CMCI to OS

[Resolution]
Disabled signaling CMCI and clearing Mcbank status only for UCNA errors when UcnaCloakingEn knob is enabled. UcnaCloakingEn value should not affect CE flow

Package/Module:ServerRasPkg/Library/LibraryGen3/ProcessorRasLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 16024670179

Original commit date: Thu Jul 4 16:41:13 2024 +0530
Change-Id: I374a3d787f56f707c680837576c53c53b21b7807
Original commit hash: e897b1be793b83cc54718b95651e925ba8d5d17a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c

================================================================================ 
Commit: 0fe5ecea9f4b8872901bb351288fc3ec1dd8f041 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:43 2024 -0700 
-------------------------------------------------------------------------------- 
[OSXML] change "class" definition on IP OSXML definition

[Issue Description]
C++ "class" keyword is used as field name in RID_NPK_MAIN_REG definition.
GoogleTest is written in cpp, so the keyword "class" used inside thid data structure
causes the GoogleTest fail due to conflict with reserved keyword.

[Resolution]
Rename field name from class to class_

[Package/Module]
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/

[Impacted Platform]
Gen3

Hsd-es-id: 18039350159

Original commit date: Tue Jul 23 11:46:25 2024 +0200
Change-Id: Ia3035d63aca2869ef9af7cefc676583c901d6ad9
Original commit hash: a38dfd36352a8ccb6bcc5afadd17df2e3f4b165c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Registers/GnrSrf/Cwf/NPK_MAIN.h
ServerSiliconPkg/Include/Registers/GnrSrf/NPK_MAIN.h

================================================================================ 
Commit: bb2911edc4252ea807c0032bf9cc8e8655b34805 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:41 2024 -0700 
-------------------------------------------------------------------------------- 
Implement device path of IPMC device to _SB scope for IBL platform.

[Issue Description]
MiscVendor OS can not recognize IPMC device without ACPI device path.

[Resolution]
On the IBL platform, the IPMC device connects to the host via eSPI,
In theory, the IPMC's device path should be defined under eSPI device.
But the yellow BAR issue occur when using this full device path.
So, only implement device path of aspeed and its subsystem devices to
_SB scope for IBL platform.

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016519021

Original commit date: Mon Jul 22 09:57:25 2024 +0800
Change-Id: I5bb5fbfd511bff3059957740c9c80c5963dd9fab
Original commit hash: a6330440784b0bff9ba51d474d27fe3a9c322abf

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/BmcAcpiTables/AspeedSsdt/AspeedSsdt.asl
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.h

================================================================================ 
Commit: 4f88cb48d47e38b7efcc49e1b8883b4d6c8abb17 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.60,
LOGANVL.0.RPB.0030.D.45,
KSYVLLE.1.RPB.0024.D.73,
GNRSPWS.0.RPB.0028.D.76,
Server-RC-0x02.0x00.0x01.0212

Hsd-es-id: N/A"
Original commit date: Thu Jul 25 04:11:04 2024 -0700
Original commit hash: d28b9e3d0002f25c6cef77b094955e53186cf283

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4db5ff2615e3797faded9b784f64a90106612be8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:37 2024 -0700 
-------------------------------------------------------------------------------- 
PCIE UPI phy recipes data db0.019_v2.19.0_20240624

[Issue Description]
Phy settings apply for PCIE and UPI ver 019

[Resolution]

[Package/Module]
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/

[Impacted Platform]
Gen3 GNR SRF CWF

Hsd-es-id: 18039355072

Original commit date: Tue Jun 25 15:24:06 2024 +0200
Change-Id: I43cea0359f68845e2dd3a12161c1abc01dc8d3c9
Original commit hash: aae4981ec59ba469d876f5a5a501974e521876e2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLib.aslc
ServerSiliconPkg/Iio/Library/IioEvRecipeInjectionLib/Pcie/Gen5/GnrSrf/PcieEvRecipeInjectionLibPrivate.h
ServerSiliconPkg/Upi/Library/MultiSocketLib/ChipGnrSrf/KtiEvRecipeTable_GNR.h

================================================================================ 
Commit: c5d9fb93d41faa7d78426c61e7ef1c7edd27aa26 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:34 2024 -0700 
-------------------------------------------------------------------------------- 
CapsuleUpdateConfig temp folder didn't get cleaned after build

[Issue Description]
CapsuleUpdateConfig is a temp file folder during capsule build.
It should be cleaned after build.

[Resolution]
Clean the temp folder in build script

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016516449

Original commit date: Thu Jul 25 14:00:30 2024 +0800
Change-Id: I0c9c5b839f9d4d0c44f157753c4c3fc933c322c3
Original commit hash: fc515ace9ff2e8560c69bf682464024ff5c7475d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py

================================================================================ 
Commit: 653f3f670e45cee71d09e8f2efd31efb36b22183 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] [RCIL][DMI] LTR not enabled for RCIL component

[Issue Description]
LTR not enabled for PCH DMI3.

[Resolution]
- Added LTR enable to LTR only flow. L1SS flow is not supported.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039379840

Original commit date: Mon Jul 22 09:52:48 2024 +0200
Change-Id: I877622bd118e938d773567473238f087641b2233
Original commit hash: 39f7345efcc9b3c176b6294aa9d2b1ec8ee81e25

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 2cef0444dd90599a4a0e1e1e61f57d7c3f8032f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:30 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "[GNR][X3]ESP method TDX module load not working when IFWI has higher SVN"

This reverts commit 585d69f3b0b939f5b35dd35616b3957b5b88fb46.
Hsd-es-id: 15016506567

Original commit date: Tue Jul 23 21:58:21 2024 -0400
Change-Id: I647e8ee8ce22ebc7200e65cb94582f60c57e4ba1
Original commit hash: 18abf7c9855a4d1808dc35c2bf225a5977c1ba37

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c

================================================================================ 
Commit: 6856fa352329e10465175f1da5f75aac4bcc7f54 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:28 2024 -0700 
-------------------------------------------------------------------------------- 
Fix Uncore memory POR enforcement that may incorrectly disable SNC

[Issue Description]
Uncore RC was incorrectly enforcing a POR for memory controllers per
socket on multisocket platform, before enabling SNC feature. This was
causing inconsistent behavior that sometimes enabled SNC feature, and
sometimes disabled SNC feature (degraded All2All clustering) when each
socket has a different memory configuration.

[Resolution]
BIOS memory decode reference code enforces platform memory population
POR, and sets up the appropriate memory clustering mode for each memory
configuration. Uncore BIOS will align to the clustering mode chosen by
memory reference code.
e.g. In the case GNR-AP 2S platform with full 12 channel population has
DdrChannelMask_0 knob = 0xf555, then socket0 will reduce to 6 channel
configuration, and socket1 will keep the 12 channel configuration.
Although this is not an optimal memory configuration, SNC3 clustering
mode is supported by GNR-AP silicon, and will be enabled by MemDecode
RC. Uncore will also consistently enable the SNC3 feature in this case.

Package/Module: ServerSiliconPkg/SncPrefetchLib

[Impacted Platform]
GNR, CWF

Hsd-es-id: 22020223689

Original commit date: Thu Jul 18 11:52:45 2024 -0700
Change-Id: Icd029e3a0826830a026334e8f56b8421875070fa
Original commit hash: 5f8e431576ea0403aa062b5fc6d9b32c4f390ac2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/SncPrefetchLib/ChipGnrSrf/ClusterBase.c
ServerSiliconPkg/Upi/Library/SncPrefetchLib/SncDeterminingCommon.c

================================================================================ 
Commit: 6bb4f3f66536b2303a3929dcc0cd97587e8e349b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.59,
LOGANVL.0.RPB.0030.D.44,
KSYVLLE.1.RPB.0024.D.72,
GNRSPWS.0.RPB.0028.D.75

Hsd-es-id: N/A"
Original commit date: Wed Jul 24 11:10:43 2024 -0700
Original commit hash: e476bd0ef4565ec9921381b43fc073ec73d156ad

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c7f3c46b49f4f21208293e81cd5290a24f939960 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:24 2024 -0700 
-------------------------------------------------------------------------------- 
Remove the Enable Flag of Workstation and Overclocking

[Feature Description]
Change them to Prevent Revision Mismatch

Package/Module:
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc

[Impacted Platform]
GNR

Hsd-es-id: 15016508735

Original commit date: Wed Jul 24 14:15:39 2024 +0800
Change-Id: I9390585f67d6016c467ec1e0e1491a3ff3ca4c52
Original commit hash: a35e00771a7c828c5642a7fbf774f444e91155f8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: 5ee53c49ed6b946ffba8010704e6592bf14d38b0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.58,
LOGANVL.0.RPB.0030.D.43,
KSYVLLE.1.RPB.0024.D.71,
GNRSPWS.0.RPB.0028.D.74

Hsd-es-id: N/A"
Original commit date: Wed Jul 24 04:12:16 2024 -0700
Original commit hash: af72eb15b71847a24e9bbd729dc08f139c89927c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 734b3733d3e87f3eab6f6042e6133b6f41d758d4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:20 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] SMI storm with IMC error handler getting control on S3 resume

[Feature Description]
S3 exit gets stuck with an SMI storm on BIOS if PME_STS bit
is not cleared. PMC is taking care of the SMI from PCH to stop
triggering but still, BIOS needs to clear PME_STS.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039315270

Original commit date: Thu Jul 18 17:04:20 2024 +0200
Change-Id: I834777bda44e367dccc567233aa9f087701b9967
Original commit hash: 4d0d45bddc8620e3069d2fcc4d067f0c9cad21ec

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblPmc.c
OneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
OneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c

================================================================================ 
Commit: 2b96b2eab737dbb751c3baa86577eba136a47f3f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.57,
LOGANVL.0.RPB.0030.D.42,
KSYVLLE.1.RPB.0024.D.70,
GNRSPWS.0.RPB.0028.D.73

Hsd-es-id: N/A"
Original commit date: Tue Jul 23 23:42:20 2024 -0700
Original commit hash: 8cf1fbdc5f042cd47a619948fa981b36e2b63233

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fd883047fb92202f7015324e0313d1cae7d32d75 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:15 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "Add Override in GnrwsRpPkg for PCD PcieResizableBar"

[Feature Description]
This reverts commit 6d620be388c2f15bb442ce5ba9c4769c448af2f9

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024851259

Original commit date: Tue Jul 23 16:42:33 2024 +0800
Change-Id: I0054deca61a2e8ac561a103e9d27ca4a8aeb74d8
Original commit hash: ff6f1fc1bd14a4e73afa632c86a582839dc74873

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformBIOSBuild.py

================================================================================ 
Commit: 1e9bb1069b4e919822ab1ae027f795b3ba393d3e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.56,
LOGANVL.0.RPB.0030.D.41,
KSYVLLE.1.RPB.0024.D.69,
GNRSPWS.0.RPB.0028.D.72

Hsd-es-id: N/A"
Original commit date: Tue Jul 23 11:10:44 2024 -0700
Original commit hash: c0360cdb45e33445c16b68d90b3e3e9db6c3c4f0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ae025d05587845f5f2c82e612ef803b77592dab3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:11 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022952829

Original commit date: Tue Jul 23 08:38:32 2024 -0700
Change-Id: Iwqqxr16qrk8htdiv4xzse4338f6l92lpx9x1owoa
Original commit hash: 757bb6c529a143643c84b28110c8259be50be8bf

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 0d8fabf904fb6c8e734aac5c6046eb19a8a341b6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.55,
LOGANVL.0.RPB.0030.D.40,
KSYVLLE.1.RPB.0024.D.68,
GNRSPWS.0.RPB.0028.D.71,
Server-RC-0x02.0x00.0x01.0211

Hsd-es-id: N/A"
Original commit date: Tue Jul 23 08:52:40 2024 -0700
Original commit hash: 6f8f21cab853927f55f74a07652965d92e08b153

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8918300630bd39c68a589efbd5c0b3f536c2002a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:07 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][X3]ESP method TDX module load not working when IFWI has higher SVN

[Feature Description]
1. Rename Bios knob: DfxSkipTdxSeamLoadFromEsp
To: DfxSeamLdrSrc

2. Add new DFX knob: DfxTdxModuleSrc
3. Both knobs to have list of values:
Value: 2 Name: Auto Meaning: Choose higher SVN value between ESP and IFWI source
Value: 0 Name: Force ESP
Value: 1 Name: Force IFWI

Package/Module:

[Impacted Platform]
BHS

Hsd-es-id: 18039261673

Original commit date: Wed Jul 17 13:01:21 2024 +0200
Change-Id: Iac9eb136ee6068ff4b7f41af75959b69a9b98c50
Original commit hash: 585d69f3b0b939f5b35dd35616b3957b5b88fb46

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecurityDfxSetup.uni
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.c
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/Helpers/FindBinaries.h
ServerSecurityPkg/Cct/Feature/TdxSeamldr/4v0/TdxSeamldrLate.c
ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityPolicyDefinitions.h
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c

================================================================================ 
Commit: fe7764a38e6d1794a9ed4b22d1112b793965f527 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:04 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.54,
LOGANVL.0.RPB.0030.D.39,
KSYVLLE.1.RPB.0024.D.67,
GNRSPWS.0.RPB.0028.D.70,
Server-RC-0x02.0x00.0x01.0210

Hsd-es-id: N/A"
Original commit date: Tue Jul 23 04:11:58 2024 -0700
Original commit hash: dbb214cf6cb48ede262202e7afce06bf5afa94fb

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3bf4393e6ac72eb34686ddfd553dbfad91d30eef 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:02 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Save OEM PBA entries

[Issue Description]
BIOS should update boot options in AMT for the OCR feature.
Currently no PBA options are available.

[Resolution]
Added list of PBA entries that will be sent to AMT for OCR.

Package/Module:
Features/Manageability/OneClickRecoveryFeaturePkg
GnrwsRpPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039319828

Original commit date: Fri Jul 19 16:57:31 2024 +0200
Change-Id: I08b1ac81751696e2994c393d3f427da767df5550
Original commit hash: 67076ebd96933a4c99797ea36027825278ed893d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/OneClickRecoveryFeaturePkg/Include/OemOcrBootOptionList.h
Features/Manageability/OneClickRecoveryFeaturePkg/Library/OneClickRecoveryBdsLib/OcrBdsLib.c

================================================================================ 
Commit: d55641a3d271cf2a72dfda791a1b309797ea3c33 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:49:00 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Remove some legacy code about IO port and IoMwaitRedirection related logic for CState

[Feature Description]
Remove some legacy code about IO port and IoMwaitRedirection related logic for CState,
then OS will not see ACPI _CST entry with IO port,
and then there will no IO operation from OS which will cause OS boot latency.

Package/Module:
ServerSiliconPkg/Cpu/AcpiTable/Ssdt
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib
ServerSiliconPkg/Cpu/Library/PeiCpuPolicyLib
ServerPlatformPkg/Library/CpuPolicyUpdateCommonLib
BirchStreamFspPkg
BirchStreamOpenBoardPkg

[Impacted Platform]
All

Hsd-es-id: 15016489907

Original commit date: Wed Jul 10 11:32:43 2024 -0700
Change-Id: I6d499d5007b6272b3dd2e3a8996d6b3d77fae028
Original commit hash: ac2705d39dd93461501788e03d529ef2bbc4719c

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePostMemLib/PeiCpuPolicyUpdatePostMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/PeiCpuPolicyUpdateFspLib.c
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/UnitTest/PeiCpuPolicyUpdateFspLibTestCase.c
ServerPlatformPkg/Library/CpuPolicyUpdateCommonLib/CpuPolicyUpdateCommonLib.c
ServerSiliconPkg/Cpu/AcpiTable/Ssdt/CcxProc.asi
ServerSiliconPkg/Cpu/AcpiTable/Ssdt/CpuCst.asl
ServerSiliconPkg/Cpu/Include/CpuPolicyPeiDxeCommon.h
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib/CState.c
ServerSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: c905af3cf349cd52a5bec0ea3c5eb145882ad405 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:58 2024 -0700 
-------------------------------------------------------------------------------- 
GNR-AP 7200 DIMMs - Updated 1DPC Max POR Freq

[Feature Description]
To allow all GNR-AP 1DPC RDIMM configs to run at 7200

Package/Module: ServerSiliconPkg/Mem/Library/MemPorLib

[Impacted Platform]
GNR AP

Hsd-es-id: 15016386349

Original commit date: Thu Jul 4 05:55:58 2024 +0800
Change-Id: I2201b88b31f335d85b758bfc38f479d5b9c82198
Original commit hash: cadf1d76ed2a75c4fa5ede824f197e4f849e8591

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableAp.c

================================================================================ 
Commit: 709287ea8c3b2f405a0ca63d5c523e03d7a60523 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.53,
LOGANVL.0.RPB.0030.D.38,
KSYVLLE.1.RPB.0024.D.66,
GNRSPWS.0.RPB.0028.D.69,
Server-RC-0x02.0x00.0x01.020F

Hsd-es-id: N/A"
Original commit date: Tue Jul 23 00:58:59 2024 -0700
Original commit hash: 547b3019c24bc144bafc67742dc7fded4253a39e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 10adcf05f0d589dbe26c768f8d3a6c69a42e8e07 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:54 2024 -0700 
-------------------------------------------------------------------------------- 
Random Win Cap build fail fix

[Issue Description]
Windows capsule build script randomly fail due to temp file occupied

[Resolution]
Move work place into build folder.

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016498828

Original commit date: Mon Jul 22 17:25:32 2024 +0800
Change-Id: Ibb68da9cd479b73184f5a268aa71c8e8c19c21a3
Original commit hash: 5bee8b99bccd65dc23e49bacec3fd17d25bb253a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py

================================================================================ 
Commit: 499a4399a8eeb71e3f68df68b30c2507c5d26672 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:52 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-AP][B0][2S] Use Pcd for LT Reset Delay in Gen3

[Issue Description]
During BIOS Cold Reset, LT Reset synchronization fails when handling PROD FW with DEBUG Part
OR debug FW with QS part due to too short wait time.

[Resolution]
LT Reset wait time delay is extended from 300ms to 1.2s
Ported use of PcdLtResetSequenceWaitTimeDelay to Gen3 SEC code to make delay easily configurable

Package/Module:
ServerSiliconPkg/Library/ProcessorStartup

[Impacted Platform]
Birchstream GNR/SRF

Hsd-es-id: 14022915719

Original commit date: Thu Jul 18 13:20:48 2024 -0700
Change-Id: I20c7c68bf0c411b01bd4b23b67ed13fc20acfda3
Original commit hash: 948685fd5a9982bb3d803d79f2bafc636dba9635

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/ProcessorStartup/Ia32/ProcessorStartupUncoreGen3.nasm
ServerSiliconPkg/Library/ProcessorStartup/X64/ProcessorStartupUncoreGen3.nasm
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 190da78d58d5c68db1d034f0c280efc30ccdc78b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:50 2024 -0700 
-------------------------------------------------------------------------------- 
Change MRDIMM RCD CA termination to 48 ohm and DDRIO CA IMode to 15 for CH2 and CH8 on GNR BHS-AP

For MRDIMMs, for GNR, for BHS-AP, for CH2 and CH8:
1) Change RCD Termination to 48 ohm (RW10[1:0] = 1)
2) Enable CA imode and set equalization value to 15 (only for CH2/CH8 both subch): ddrcc_tx_ctl0.ca_imode_en =0x1 ; ddrcc_tx_ctl0.ca_imode_eq_code = 0xf

Hsd-es-id: 14022913864

Original commit date: Mon Jul 8 16:06:14 2024 -0700
Change-Id: I5ce9e89ac596dfa8dd84f37806d8365e97efe0ef
Original commit hash: cfe0dca2665d9c104c6960a776627331c66f321e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemIOControl.c

================================================================================ 
Commit: a60cfc778633586acd36652f0245f5beac14a465 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:46 2024 -0700 
-------------------------------------------------------------------------------- 
MCRDIMMs with Renesas RCD fails with correctable errors (CE)

Apply vendor workaround to avoid CE occurring after self-refresh entry/exit

Package/Module:
ServerSiliconPkg

[Impacted Platform]
birchstream-sp_graniterapids-sp
birchstream_clearwaterforest-ap
birchstream_clearwaterforest-sp
birchstream_graniterapids-ap
graniterapids_mainstream_workstation
graniterapids_workstation
kaseyville_graniterapids-d

Hsd-es-id: 14022894733

Original commit date: Tue Jul 16 15:36:15 2024 -0700
Change-Id: I5ad8180fe208195a148f0ec95917c2bd6fc05f5c
Original commit hash: d09864ecf3c9a78ce3bffb02c2c64e3b10fe7e71

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMcrLib/McrSupport.c

================================================================================ 
Commit: 72cfc75e15fcedbab392d410110e116593db9db1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:44 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.52,
LOGANVL.0.RPB.0030.D.37,
KSYVLLE.1.RPB.0024.D.65,
GNRSPWS.0.RPB.0028.D.68,
Server-RC-0x02.0x00.0x01.020E

Hsd-es-id: N/A"
Original commit date: Mon Jul 22 11:11:03 2024 -0700
Original commit hash: 0ce684121f9232c5f5ad626882ea34ddb4ca5400

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 1e7a769ff624f00ee7ae1f081e319411786addc8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:42 2024 -0700 
-------------------------------------------------------------------------------- 
Fix CXL hetero interleave static route table for XCC semi-row major.

[Issue Description]
MC bank MCA address mismatch on bits [10:9] in DDR+CXL hetero.
Address mismatch where the MC is reporting an incorrect address
with bitflips that point to a different MC, but the DCU is reporting
the correct address
Error injected in DDR gets reported in an address that points to CXL.

[Resolution]
Define CXL hetero interleave static route table for XCC semi-row major
in addition to column major.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR XCC

Hsd-es-id: 22020271195

[Testing Completed] RcSim Test BIOS verification

Original commit date: Tue Jul 16 13:14:13 2024 -0700
Change-Id: Ibe83e9fd0d2dd5e9738388cd71392567cc97cd45
Original commit hash: 2706215e662356fcf4d0f21759e4b91f14c3c05e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeCxlHeteroNode.c

================================================================================ 
Commit: f7700acbe19cad9e12b590f5fbcc14422fda09e1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.51,
LOGANVL.0.RPB.0030.D.36,
KSYVLLE.1.RPB.0024.D.64,
GNRSPWS.0.RPB.0028.D.67

Hsd-es-id: N/A"
Original commit date: Mon Jul 22 04:10:44 2024 -0700
Original commit hash: 4d29ed4decafbbb4346767d806dd00c448e7f923

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 675513ebceb0117cb4067f7da5d9b075de448c0b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:38 2024 -0700 
-------------------------------------------------------------------------------- 
Flat2lm Test Hang
[Issue Description]
Fixing missing logic

[Resolution]
If this commit is an issue/bug resolution, this field is required and
should describe generally how was this fixed
If this commit is a feature, this section should be removed

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id:15016492808

Original commit date: Sat Jul 20 21:38:47 2024 -0400
Change-Id: I02e0e2d7b03d44df3ad6954587c4b022eb67ac0d
Original commit hash: 329d7431688fbfc2ea3f756f2f7fe42219562a8c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.inf

================================================================================ 
Commit: d529e6a92f4cdb0fbbccfd3f692e04eb0d25064c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.50,
LOGANVL.0.RPB.0030.D.35,
KSYVLLE.1.RPB.0024.D.63,
GNRSPWS.0.RPB.0028.D.66

Hsd-es-id: N/A"
Original commit date: Mon Jul 22 00:32:20 2024 -0700
Original commit hash: 6b20c4c14e2b94c1b2aa1efebc7f38a46df6746b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 064af5379365a268508abd6c03d5bd1e14539017 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.49,
LOGANVL.0.RPB.0030.D.34,
KSYVLLE.1.RPB.0024.D.62,
GNRSPWS.0.RPB.0028.D.65

Hsd-es-id: N/A"
Original commit date: Sun Jul 21 21:55:46 2024 -0700
Original commit hash: 2eef406bd8ca7d1038d97d8084b60bd9de3f8385

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 540352a85028a691089c00287370510b3a39a67d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.48,
LOGANVL.0.RPB.0030.D.33,
KSYVLLE.1.RPB.0024.D.61,
GNRSPWS.0.RPB.0028.D.64

Hsd-es-id: N/A"
Original commit date: Sun Jul 21 18:07:48 2024 -0700
Original commit hash: deef005208bcc8c9829636611ae21efe001738d2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 614f2083290f024924236c4637ad1a11e1c85aac 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:25 2024 -0700 
-------------------------------------------------------------------------------- 
use zip.bin instead of zip to bypass CI buildPkg filter

[Feature Description]
CI has a filter to rule out .zip file during gathering buildPkg
Use .zip.bin instead of .zip file to bypass the filter for WinCap

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016490696

Original commit date: Fri Jul 19 20:09:30 2024 +0800
Change-Id: I8e3ffb0da7b651dcea473b32124585ae946a8fdd
Original commit hash: 41c58ed1bd5c2f3bdfa1bf929e056221e970a547

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
ServerPlatformPkg/BuildScript/Source/Common/BuildArgParser.py

================================================================================ 
Commit: 32d7089c6e8184eb21aebf7aeb3d14c80696ec3a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:23 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.47,
LOGANVL.0.RPB.0030.D.32,
KSYVLLE.1.RPB.0024.D.60,
GNRSPWS.0.RPB.0028.D.63

Hsd-es-id: N/A"
Original commit date: Sun Jul 21 11:10:53 2024 -0700
Original commit hash: 79c60e380202135361faa16f970da45fd47b23ce

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 045b31d99779fc5f3fce58925a3c1fa18413045d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.46,
LOGANVL.0.RPB.0030.D.31,
KSYVLLE.1.RPB.0024.D.59,
GNRSPWS.0.RPB.0028.D.62

Hsd-es-id: N/A"
Original commit date: Sun Jul 21 04:10:45 2024 -0700
Original commit hash: ef2b14ae7b51f220751c1eae2b8ba42772f32723

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4517102150c331890c5018cbe38296b0eedb327a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:19 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.45,
LOGANVL.0.RPB.0030.D.30,
KSYVLLE.1.RPB.0024.D.58,
GNRSPWS.0.RPB.0028.D.61

Hsd-es-id: N/A"
Original commit date: Sat Jul 20 11:10:48 2024 -0700
Original commit hash: b1299b4dd1651866ba783407607c62db5f8dbc3f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 94828f64ff0bd1e4988c57cd4b0f98d9a6aa018e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.44,
LOGANVL.0.RPB.0030.D.29,
KSYVLLE.1.RPB.0024.D.57,
GNRSPWS.0.RPB.0028.D.60

Hsd-es-id: N/A"
Original commit date: Sat Jul 20 04:08:45 2024 -0700
Original commit hash: adc30117ae826967265560bbcf09971099605d35

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6bd22c0100ccd98707a5f3d6a876134dc0c7f871 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.43,
LOGANVL.0.RPB.0030.D.28,
KSYVLLE.1.RPB.0024.D.56,
GNRSPWS.0.RPB.0028.D.59

Hsd-es-id: N/A"
Original commit date: Fri Jul 19 11:10:42 2024 -0700
Original commit hash: f88d470d190aa28bd3d83bec52c767750e7cf4b7

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4c8e2caed000ab475a49964a1812f06dec2c4234 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.42,
LOGANVL.0.RPB.0030.D.27,
KSYVLLE.1.RPB.0024.D.55,
GNRSPWS.0.RPB.0028.D.58

Hsd-es-id: N/A"
Original commit date: Fri Jul 19 05:25:54 2024 -0700
Original commit hash: 884b40caac624872ab56fda34422a66c71cfc975

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5703ec0037bd2a3511e9ab1fafc5935e397290f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:10 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.41,
LOGANVL.0.RPB.0030.D.26,
KSYVLLE.1.RPB.0024.D.54,
GNRSPWS.0.RPB.0028.D.57

Hsd-es-id: N/A"
Original commit date: Fri Jul 19 04:10:55 2024 -0700
Original commit hash: 4b856a20ca6c313d5fb0274e6cac415e760e427c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: adb786f608d0650dfd4696a563f56b96f5cee368 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:08 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.40,
LOGANVL.0.RPB.0030.D.25,
KSYVLLE.1.RPB.0024.D.53,
GNRSPWS.0.RPB.0028.D.56

Hsd-es-id: N/A"
Original commit date: Fri Jul 19 02:29:55 2024 -0700
Original commit hash: bba2f3de30cdecd5e5a7242de0bc4966a893243f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d5162e198fa6ff6e412883841085c3cae3f4eff9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:06 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.39,
LOGANVL.0.RPB.0030.D.24,
KSYVLLE.1.RPB.0024.D.52,
GNRSPWS.0.RPB.0028.D.55,
Server-RC-0x02.0x00.0x01.020D

Hsd-es-id: N/A"
Original commit date: Thu Jul 18 23:27:57 2024 -0700
Original commit hash: b26fd1a35e93b15e5664653279988e67b10e45e5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: af36e1e7628a484f00cf652ae713e5771f5082a6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:03 2024 -0700 
-------------------------------------------------------------------------------- 
AdvMemTestCondPmicVdd should not skip when changing DfxPmicVdd

[Issue Description]
AdvMemTestCondPmicVdd should not skip when changing DfxPmicVdd

[Resolution]
AdvMemTestCondPmicVdd should not skip when changing DfxPmicVdd

Package/Module: ServerSiliconPkg/AdvMemTestChipLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016473457

Original commit date: Wed Jul 17 15:25:35 2024 +0800
Change-Id: Id0a03d19deb769122df716a4e06dd3978f5f1b35
Original commit hash: 327ac0df3f2932cef2d5f1853154df1bc886d480

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/AdvMemTestChipLib/Gen3/MemTestCond.c

================================================================================ 
Commit: a970a61d5b15a25e937f3e4506ad84a6d8693e37 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:48:01 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.38,
LOGANVL.0.RPB.0030.D.23,
KSYVLLE.1.RPB.0024.D.51,
GNRSPWS.0.RPB.0028.D.54

Hsd-es-id: N/A"
Original commit date: Thu Jul 18 19:56:08 2024 -0700
Original commit hash: c90a1a73f6bd3447d037e0729d350c7a0df71131

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f60a88361b706a9d05250a07925829711c03b26e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.37,
LOGANVL.0.RPB.0030.D.22,
KSYVLLE.1.RPB.0024.D.50,
GNRSPWS.0.RPB.0028.D.53,
Server-RC-0x02.0x00.0x01.020C

Hsd-es-id: N/A"
Original commit date: Thu Jul 18 19:32:21 2024 -0700
Original commit hash: 45198c52ab6cde6620fd46649e57da52bdb88876

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 60cd55e8982ee7add16f17e62c9ddc444f585edc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:57 2024 -0700 
-------------------------------------------------------------------------------- 
Enable Windows Capsule generating during build

[Feature Description]
Windows capsule should also be generated during build

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016487671

Original commit date: Thu Jul 18 17:28:20 2024 +0800
Change-Id: Iaadfc5889505bbe9a326b59ae4f382bb06828f3c
Original commit hash: dfa0dcdf153f017977e188b06aaea7fecf38d42e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py
ServerPlatformPkg/BuildScript/Source/Common/BuildArgParser.py

================================================================================ 
Commit: 38bad04cacbcca0e37e1d72b544a5c6fadd4851a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][MCR] Enabled Xtalk in final DCA timing and Vref centering steps

[Issue Description] or [Feature Description]
Observed low DCA timing margins in RMT due to asymmetry. This asymmetry
has been attributed to final DCA centering steps using a NoXtalk pattern
and RMT using an Xtalk pattern.

[Resolution]
Modified the training steps for final DCA timing and Vref to use the
Xtalk pattern for MCR configs.

Package/Module: CpRcPkg\BaseDdr5CoreLib

[Impacted Platform]
All

Hsd-es-id: 14022914043

Original commit date: Tue Jul 16 16:05:23 2024 -0500
Change-Id: Ia707cb860584270de040cae44f4712e6e251eef6
Original commit hash: a6568073423c4cc0840c8e567026fb6c1bf913e4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemCaClk.c

================================================================================ 
Commit: 1aaf6c17e6406b5d20f109d472f9817e3c86b101 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:53 2024 -0700 
-------------------------------------------------------------------------------- 
Add 2DPC 2Rx4 32Gb POR to SRF

[Feature Description]
2DPC 2R x4 32Gb needs to be added as POR configuration on SRF-SP systems

[Resolution]
add 2DPC 2R x4 32Gb as POR configuration on GNR SP

Package/Module:

[Impacted Platform]
bios.birchstream-sp_sierraforest-fb

Hsd-es-id: 14022825051

Original commit date: Wed Jul 10 14:26:52 2024 -0600
Change-Id: Id4cb6c1862d4722ebdcd0fb772d547c80794f791
Original commit hash: 1b6701852820c46a2383c569533ef41f18d5653b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorTableSp.c

================================================================================ 
Commit: a630449cec29f25eb535a7dea6688c09f7a5c312 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:51 2024 -0700 
-------------------------------------------------------------------------------- 
CXL RAS: Mefn handler should take care of buffer overflow during event handling

[Issue Description] During MEFN event handling, when there is an internal buffer overflow need to clear the events on the device side from the host
such that device can clear the "device status register" which would avoid the infinite loop.

[Resolution]
When there is a internal buffer overflow, make sure to clear the overflow events from the device before continuing the execution/handling.

Package/Module: ServerRasPkg\CxlRasLib20

[Impacted Platform] ALL

Hsd-es-id: 14022730869

Original commit date: Tue Jul 2 11:24:25 2024 -0700
Change-Id: I895366fc300b8a324078ca6b1158fcd49d821260
Original commit hash: 3a14e14bca893fba4285a2cd82acdfd2531d1be8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlMefnRouting.c

================================================================================ 
Commit: 38b71a61ab63502caa05137b45ae056960d44330 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.36,
LOGANVL.0.RPB.0030.D.21,
KSYVLLE.1.RPB.0024.D.49,
GNRSPWS.0.RPB.0028.D.52

Hsd-es-id: N/A"
Original commit date: Thu Jul 18 11:10:59 2024 -0700
Original commit hash: 125727e02fcb61f3fd996ca2f34d2b356270a805

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 83ea51ad20a2afce83fade23126dfe063f7b17b8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.35,
LOGANVL.0.RPB.0030.D.20,
KSYVLLE.1.RPB.0024.D.48,
GNRSPWS.0.RPB.0028.D.51,
Server-RC-0x02.0x00.0x01.020B

Hsd-es-id: N/A"
Original commit date: Thu Jul 18 04:10:53 2024 -0700
Original commit hash: 672208290fe7f5efbea844f97cece6fac3bddbdd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b6cbef6e569329c9372ff5d7b5efd87c9d4ef79c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:45 2024 -0700 
-------------------------------------------------------------------------------- 
PSR Chassis intrusion event not reporting

[Issue Description]
PSR Chassis intrusion event not reporting

[Resolution]
Added missing board code.

Package/Module:
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 16024748843

Original commit date: Thu Jul 11 18:32:46 2024 +0200
Change-Id: I78261fdee9ac63b640f0f7f7f805cc36f2aac182
Original commit hash: ef70ddbbb9295adcb3e979d35d64d1fe3d8ceef0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/PsrControlDxe/PsrControlDxe.c
GnrwsRpPkg/Features/Me/PsrControlDxe/PsrControlDxe.inf
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
ServerPlatformPkg/Include/ChassisIntrDetHob.h
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.inf
ServerPlatformPkg/PlatformPkg.dec

================================================================================ 
Commit: 7b048f41c8936f4de9f55ebcd3f3c867634953e5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:43 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added Remote Assistance boot option

[Issue Description]
BIOS should show "MEBx Remote Assistance" boot option
if certain conditions are met. Currently this option
is never listed.

[Resolution]
Added checking if conditions are met, and if so, BIOS
will show "MEBx Remote Assistance" boot option.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024802994

Original commit date: Wed Jul 17 15:07:08 2024 +0200
Change-Id: I129032c9dd9c2bd4e6ea655b4c6d5ba881b504dd
Original commit hash: 3aed575d789362cc6c33632cf0c2e2b466b4c3f7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: b6ec3defd7a75a6678a995287633d1e75f8ae88f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:41 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added AMT policy update

[Issue Description]
BIOS doesn't update AMT policy with values from the BIOS Setup

[Resolution]
- Added AMT policy update
- Added installation of AmtDisplayMsgProtocol
- Added callback to restore UnconfigureMe/AmtCiraRequest defaults
as these two knobs are valid for one boot only

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024775747

Original commit date: Wed Jul 17 08:45:36 2024 +0200
Change-Id: Iad176e470ecd10e15593d7ed92453a7b595cbc8e
Original commit hash: 2c957ee0caae9406043bc3a1deb6c1d8ecdcc554

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: 24510c4ce8d751f09e8cd50d8e78ad7deb1be2ba 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:39 2024 -0700 
-------------------------------------------------------------------------------- 
with IERR condition, the SMM handler to Keep Error logs, Valid bits intact..

[Feature Description]
The ask from the FR is BIOS not to clear the Valib bits in IERR condition

[Resolution]
If IERR is detected,
only allow RasViralHandler, McaErrorHandler and IioErrorDetectAndHandle in RAS SMI handler to cause MCE or NMI if SMI handler runs.
Inside McaErrorHandler handler only allow McaDetectAndHandle and McaNotifyOs.
Inside Process mcbank error, skip logging portion inside SmmMceLoggingState and keep the Severity update which is used to cause signal.
Set the mRasPolicyData->IioPolicy.IioErrRegistersClearEn to 0

Package/Module:
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler

[Impacted Platform]
Default ALL

Hsd-es-id: 14022353738

Original commit date: Wed May 15 11:45:22 2024 -0700
Change-Id: I09542c0c287384b41fd9f3813dfc9adaafafd050
Original commit hash: 79d314234893b2a87feea457da3b5fa3d86157d0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Smm/Gen3/RasSmiHandler/RasSmiHandlerSmm.c
ServerRasPkg/Include/Library/ProcessorRasLib.h
ServerRasPkg/Include/Library/RasMailBoxLib.h
ServerRasPkg/Include/Library/RasSiliconLib.h
ServerRasPkg/Library/IehRasLib/IehErrorHandling.c
ServerRasPkg/Library/LibraryGen3/ProcessorRasLib/ProcessorErrorHandling.c
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasUbox.c

================================================================================ 
Commit: a869305bb1f8ca87475db4a20f3c588aa5f22e95 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:37 2024 -0700 
-------------------------------------------------------------------------------- 
Rank alias with 3DS ranks in PPR

[Issue Description]
Calculation for logical rank is incorrect for 3DS ranks.
RankOnCh aliases several ranks as a result.

[Resolution]
Fix the equation. (Dimm * MAX_RANK_DIMM_3DS * MAX_SUBRANK_3DS) + (Rank * MAX_SUBRANK_3DS) + SubRank;

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 22020267861

Original commit date: Mon Jul 15 11:07:47 2024 +0800
Change-Id: I7207d9798bf0a7de55d44e8097de76758d28281b
Original commit hash: d73f5ab521b2888585895330b9b702e9e1ed2541

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemPpr.c

================================================================================ 
Commit: 93bf25cdc5391264e2c777fb08d68041c519af9c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:35 2024 -0700 
-------------------------------------------------------------------------------- 
Incorrect Average calculation for the DDR PHY Nbias Based Settings Adjust

[Issue Description] or [Feature Description]
The average of per-byte Nbias ADC codes is done on per subch per PHY basis instead of per subch/per channel.
This can result in an incorrect Rx Dqs offset adjustment being applied.

[Resolution]
Change Nbias ADC code average calculation from "per-subch per phy" to "per-subchannel/per-channel".

Package/Module:
ServerSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 14022813008

Original commit date: Tue Jul 9 16:33:38 2024 -0700
Change-Id: I8dac1282b41ac1a12d4740c14ea491b397c891a1
Original commit hash: 7a6735521f6f501e2e25c03b2a5ca0fc3e8db512

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/Dsc/MrcCommonConfigBuildOptions.dsc
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/Include/MemDdrioPrivate.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 0b89238471bfb6fb5edb86c5db5eb6e6bb94fd57 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP][LCC][LCC] Pcie ports pxp4 and pxp5 are not enabled in PO parts

LLC-based SKU's(server, WS, R1s, etc.) use Port IDs for PE4/5 based on pc5_5u2.5 and pc5_5u2.6 ,
instead of pc5_5.3/pc5_5.2

ServerSiliconPkg/HsphyIpLib:

[Impacted Platform]
GNR LCC/HCC

Hsd-es-id: 16024800807

Original commit date: Mon Jul 15 15:15:48 2024 -0700
Change-Id: Ifadb64f70e5b0c7c57171aba69abf543852e1086
Original commit hash: e1f05726b572f56f06c54767d479da9047741cf7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/HsphyIpLib/GnrSrf/HsphyIpLib.c

================================================================================ 
Commit: b00ee178781604ad629258732cba41156283a852 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.34,
LOGANVL.0.RPB.0030.D.19,
KSYVLLE.1.RPB.0024.D.47,
GNRSPWS.0.RPB.0028.D.50,
Server-RC-0x02.0x00.0x01.020A

Hsd-es-id: N/A"
Original commit date: Wed Jul 17 11:10:51 2024 -0700
Original commit hash: a32594fae0a58ac527885be907b5392a3e1a4afe

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2c0d8a424143a60d0caef3c60cfe0cf1eb60032b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:28 2024 -0700 
-------------------------------------------------------------------------------- 
Extend PRMRR request API for non-security usages - Clean up

[Feature Description]
Clean-up remainings of old definition for PrmRequested API.
No functional impact.

Package/Module:
ServerSiliconPkg/Library/ProcMemInit/Simulation/RcSim/RcSimini/MemDecode/Gnr
ServerSiliconPkg/Library/SimulationServicesLib
ServerSiliconPkg/Mem/Library/MemDecodeLib
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BIRCHSTREAM-AP GNR

Hsd-es-id: 18039257019

Original commit date: Mon Jul 8 15:00:35 2024 +0200
Change-Id: I3c13b9dba56dcdb05c405947e3f534bf4fa6f698
Original commit hash: 03485add4e3ee99edf083742d9b0b9404d8d4aba

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityIdeConfigBlock4v0Lib.h

================================================================================ 
Commit: 08f042a432ebe758e5a1655147ffb85c08961b02 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.33,
LOGANVL.0.RPB.0030.D.18,
KSYVLLE.1.RPB.0024.D.46,
GNRSPWS.0.RPB.0028.D.49,
Server-RC-0x02.0x00.0x01.0209

Hsd-es-id: N/A"
Original commit date: Wed Jul 17 04:10:59 2024 -0700
Original commit hash: 306d0033e5dea014cdb895f0e78e38c076491ea0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 14e3a8d14d92bb5a92c4289d5173cd38e557788b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:24 2024 -0700 
-------------------------------------------------------------------------------- 
[IIO] Report to TDX all ports that are enabled, regardless of connection status

[Issue Description]
MCHECK reports failure on HIOP banks configuration after link disabled.

[Resolution]
Link status should not be checked when reporting ports to TDX.
When port is enabled it should be reported.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
BHS/GNR

Hsd-es-id: 18039193692

Original commit date: Mon Jul 8 23:15:36 2024 +0200
Change-Id: I2313cd3239cce6ea0c8b764a130cd6555dc81464
Original commit hash: c65095b117ba99f669bb9e899c1480373e6a128f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Dxe/IioInit/IioInit.inf
ServerSiliconPkg/Iio/Dxe/IioInit/IioTopology.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLibSocGen3.inf
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPcieFeatures.c
ServerSiliconPkg/Iio/LibraryPrivate/IioCxlIpLib/IioCxlIpLib.c

================================================================================ 
Commit: 47d97e586d5a464b7b2c4dac5614f13b33d20270 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:22 2024 -0700 
-------------------------------------------------------------------------------- 
Expose the Command Timing knob separately from the Memory Overclocking page

[Feature Description]
Duplicating CMD timing knob in BIOS setup option, without affecting the knob functionality in code

Package/Module:
ServerPlatformPkg\Platform\Dxe\SocketSetup\MemorySetup.hfr

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS SP
BIRCHSTREAM CLEARWATERFOREST AP
BIRCHSTREAM GRANITERAPIDS AP
KASEYVILLE GRANITERAPIDS D
LOGANVILLE GRANDRIDGE

Hsd-es-id: 16024746554

Original commit date: Fri Jul 12 11:11:48 2024 +0530
Change-Id: Ibaeabf5f98ba1bf01f3b1eef8e154081e96550d9
Original commit hash: 55e30bbf594228a959ccef6deac10ad41217bb94

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr

================================================================================ 
Commit: 8dee2616c03e69004e8ab513ff69ddc8bfa42af8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:20 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.32,
LOGANVL.0.RPB.0030.D.17,
KSYVLLE.1.RPB.0024.D.45,
GNRSPWS.0.RPB.0028.D.48

Hsd-es-id: N/A"
Original commit date: Tue Jul 16 23:22:42 2024 -0700
Original commit hash: 466d07c10d759953b309b1b4f9c17843e974abf0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1a165e837e370f9e22b008fdd0b14b70e465f4f2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.31,
LOGANVL.0.RPB.0030.D.16,
KSYVLLE.1.RPB.0024.D.44,
GNRSPWS.0.RPB.0028.D.47

Hsd-es-id: N/A"
Original commit date: Tue Jul 16 23:01:49 2024 -0700
Original commit hash: efb5949fa3c6c3b131937d4b656dd74849b13c0f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 90c7576e88389392a216a2ab4da00019b044b46d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:16 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR WS][FV] Clear PME_STS

[Feature Description]
On GNR-WS, Bios need to clear PME_STS. Otherwize, SMI will be
triggered continuously.

[Resolution]
Clear PME_STS in function SmmClear()

Package/Module:
OneSiliconPkg/Product/GnrWs

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016457818

Original commit date: Mon Jul 15 11:51:50 2024 +0800
Change-Id: Idb2be74b3e4f672c6f84cab662240fd52c633094
Original commit hash: f7029aaf39fc60c546dac0628b5331c21b53aa2e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Product/GnrWs/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c

================================================================================ 
Commit: ee1d50b21333d3ba5e37717cba422155ad3245de 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:14 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022896281

Original commit date: Tue Jul 16 19:07:54 2024 -0700
Change-Id: Izl48bmel0rlapzhb7tgt9rfj4jwi19pdle373dwe
Original commit hash: d4b61e50b8d57ac39bcc5d66aa5ca315221507b0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: e0da1f8b219f50816f569383c8a755091ed808e2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.30,
LOGANVL.0.RPB.0030.D.15,
KSYVLLE.1.RPB.0024.D.43,
GNRSPWS.0.RPB.0028.D.46,
Server-RC-0x02.0x00.0x01.0208

Hsd-es-id: N/A"
Original commit date: Tue Jul 16 18:38:26 2024 -0700
Original commit hash: 503b13959645f58f903a80054f29fd5ad7fb9c36

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f113800e5a70995ec7e9a7659d721f1b0c1084db 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:09 2024 -0700 
-------------------------------------------------------------------------------- 
Add BIOS knob for PCIe Resizable BAR support

[Feature Description]
Add BIOS knob for PCIe Resizable BAR support

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg/Platform
ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016451761

Original commit date: Tue Jul 16 22:10:34 2024 +0800
Change-Id: Id349d8f6f8f417d2ae53d6cdd2fcdd2fc03c7f50
Original commit hash: 3cdb15a20a6ddc44cffe6f7d7447f411ebe109b2

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Pei/PeiBoardConfig/PeiBoardConfig.c
GnrwsRpPkg/Platform/Pei/PeiBoardConfig/PeiBoardConfig.inf
ServerPlatformPkg/Include/Guid/SetupVariable.h

================================================================================ 
Commit: 203f069b7f3c177f302d4e2bd5b4758433599f04 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:07 2024 -0700 
-------------------------------------------------------------------------------- 
Add Override in GnrwsRpPkg/PlatformBIOSBuild.py for PCD PcieResizableBar.

Edk2 change reference to below change:
UefiPayloadPkg:Modify the PCD PcieResizableBar to dynamic PCD

REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4808

Synchronize the use of the PCD PcieResizableBar attribute state

Hsd-es-id: 15016451761

Original commit date: Tue Jul 16 22:12:38 2024 +0800
Change-Id: I969e7f6cdd372ff6c53cea2a85c920f04bc2a2a6
Original commit hash: 6d620be388c2f15bb442ce5ba9c4769c448af2f9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PlatformBIOSBuild.py

================================================================================ 
Commit: d8e8487c701060594893c67ed1182c420ed91b01 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:05 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3]Implement static LSM CPUID enumeration

[Feature Description]
Implement static LSM using CPUID(EAX=7, ECX=1).EDX[24] enumeration.

Package/Module: ServerSiliconPkg/Cpu/Library/CpuIpLib

[Impacted Platform]
ALL

Hsd-es-id: 16024775354

Original commit date: Tue Jul 16 10:40:03 2024 +0800
Change-Id: Ie89d0c883a70a427e9b789ecf5e830fbb2df9ddc
Original commit hash: f595b61b55aa1173df67c86231ffe21a91763964

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/CpuIpLib/Common/CpuIpComLib.c

================================================================================ 
Commit: 8eb81c69394b405e26e592d55dd59ff8afd45781 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:03 2024 -0700 
-------------------------------------------------------------------------------- 
Major FATAL errors codes must not conflict with major WARNing codes

[Feature Description]
Major FATAL errors codes must not conflict with major WARNing codes

Package/Module: CpRcPkg/Include/Library/MemErrorLib.h

[Impacted Platform]
ALL

Hsd-es-id: 15016416319

Original commit date: Mon Jul 8 15:42:42 2024 +0800
Change-Id: I7f1a2adb45ce6c19ad3edba94c2e8a50f19bede0
Original commit hash: b2b3f5c2e616724f62bf6172ae1fb0b436d6d3ea

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemErrorLib.h

================================================================================ 
Commit: e800b240547e631a8039350532fde9adb434fdee 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:47:01 2024 -0700 
-------------------------------------------------------------------------------- 
Nbias based adjustment thresholds for RDIMM 2DPC

[Feature Description]
Update only RDIMM 2 DPC configurations with new thresholds obtained through system measurements directly.

[Resolution]
Add RDIMM 2 DPC check and Small, Medium, Large Tresholds.

Package/Module: Library/MemDdrioIpLib

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.kaseyville_graniterapids-d

Hsd-es-id: 14022893727

Original commit date: Fri Jun 28 10:01:53 2024 -0600
Change-Id: I6f806cafd45ee830c37b575c0baae5c9801893d9
Original commit hash: 0e71fdc3bacb90b9821dbedee1c2cfe02cacb87b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 9b1dd5694ace40c3ecb50222caab0aeef361f9d7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.29,
LOGANVL.0.RPB.0030.D.14,
KSYVLLE.1.RPB.0024.D.42,
GNRSPWS.0.RPB.0028.D.45

Hsd-es-id: N/A"
Original commit date: Tue Jul 16 11:10:48 2024 -0700
Original commit hash: 8269d07bdb8f8ec96352566dfb1574c519954c93

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3ddb9bb9f8a21a9deb76bd623c8609e0085bb67f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.28,
LOGANVL.0.RPB.0030.D.13,
KSYVLLE.1.RPB.0024.D.41,
GNRSPWS.0.RPB.0028.D.44,
Server-RC-0x02.0x00.0x01.0207

Hsd-es-id: N/A"
Original commit date: Tue Jul 16 04:08:49 2024 -0700
Original commit hash: 23b70d5c6b47df3b32960f5640021aa0e7a36ddf

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9676f21e87f547e4c5390795ec6e34a9cebdac39 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:53 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing variable type for string.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039263279

Original commit date: Mon Jul 15 21:58:04 2024 +0200
Change-Id: I888613bda39e9aad4cf7774827384887691b9988
Original commit hash: a56eb5c01da1c021ad0d1cbaf040cdf564f47b6d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/CrashLogSpiServicesLib/CrashLogPeiSpiServicesLib.c

================================================================================ 
Commit: 39f5c056d72736b3f59bc5c0f2970b45ead72cd6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:52 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Platform hang observed upon disabling the PCH LAN knob

[Issue Description]
PEI post-mem flow missing ME reset handler to trigger proper
global reset.

[Resolution]
- Install ME reset handler in PEI post-mem phase.
- Removed not needed anymore check MeSkuIsClient().

Package/Module:
OneSiliconPkg, ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039269260

Original commit date: Mon Jul 15 21:05:46 2024 +0200
Change-Id: I877622bd118e938d773567473238f087641b3333
Original commit hash: c6e146d7149f7c9945b75e0aa0c46cd985fbae85

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ServerSiliconPkg/Library/PeiUmaLib/PeiUmaLibGnrWs/PeiUmaLibGnrWs.c
ServerSiliconPkg/Library/PeiUmaLib/PeiUmaLibGnrWs/PeiUmaLibGnrWs.inf
ServerSiliconPkg/Me/Client/ClientCore/Pei/ClientCorePeiPreMem.c

================================================================================ 
Commit: e685ec607607e2d253f68bd5fba7f733b373cca5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:49 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020277295

Original commit date: Mon Jul 15 21:27:42 2024 -0700
Change-Id: Ib3yki094hpw8lsc7i0qs24glv9pqueuj9vgjjqoz
Original commit hash: 9a4566996faddb663d2623815e3acb9efeef92a3

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 2780f98390965809d8de22d4137edb876dcb765f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:47 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.27,
LOGANVL.0.RPB.0030.D.12,
KSYVLLE.1.RPB.0024.D.40,
GNRSPWS.0.RPB.0028.D.43,
Server-RC-0x02.0x00.0x01.0206

Hsd-es-id: N/A"
Original commit date: Mon Jul 15 21:05:44 2024 -0700
Original commit hash: 4f52cde42609172d0407f46e6f26f6a8b1e1ba7c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: d122ba7af4647097610b526425d1db741099422b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:45 2024 -0700 
-------------------------------------------------------------------------------- 
Fixed memory population POR regression on GNR-WS

[Issue Description]
The recently updated GNR-WS memory population POR table incorrectly specified
only 7 POR configurations for the 2 DPC platform.

[Resolution]
Changed the 2 DPC configuration count to 11 to align with latest GNR-WS POR.

Package/Module: ServerSiliconPkg/MemPopulationLib

[Impacted Platform]
GNR-WS

Hsd-es-id: 14022878217

Original commit date: Mon Jul 15 10:26:11 2024 -0700
Change-Id: I222ae7a95b33c825931f393e9297a2f0436fadb9
Original commit hash: 292f55e3d67bcafd47a966883114bf839f5da0cd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPopulationPorLib/7nm/Wave4/MemPopulationPorSoc.c

================================================================================ 
Commit: 641be31ea64098014318513c4ab567ac9f677e2f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:43 2024 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Cpu:Implement IIO SF Ways feature.

[Feature Description]
[GNRD][BIOS] Expose SF IO Ways MSR in BIOS

Package/Module:ServerSiliconPkg/Cpu

[Impacted Platform]
GNR-D.

Hsd-es-id: 15015743277

Original commit date: Mon Apr 22 21:49:48 2024 +0800
Change-Id: I099cc9245b370ce324a1d575b146e20876b89fb0
Original commit hash: fedbe6ceab2c0d91e652f03e6e8c9c3e4b0212e3

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Library/CpuPolicyUpdateCommonLib/CpuPolicyUpdateCommonLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/ProcessorSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/ProcessorSetupStrings.uni
ServerSiliconPkg/Cpu/Include/CpuDataStruct.h
ServerSiliconPkg/Cpu/Include/CpuPolicyPeiDxeCommon.h
ServerSiliconPkg/Cpu/Library/CpuInitPostMemLib/CpuInitPostMem.c
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLibPei.inf
ServerSiliconPkg/Cpu/Library/CpuSpecificFeaturesLib/IioSfWays.c
ServerSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ServerSiliconPkg/Include/Cpu/Msr/MiscMsr.h
ServerSiliconPkg/Include/Guid/SocketProcessorCoreVariable.h

================================================================================ 
Commit: efeba151d420293e0f7397f1bf1b07b545fe9e6c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:41 2024 -0700 
-------------------------------------------------------------------------------- 
Update interactions with the ADREn knob to also interact with FadrSupport

[Feature Description]
Update ADREn checks to also check FadrSupport

Package/Module:
BaseMemoryCoreLib
SetupPlatform
AdrDxe

[Impacted Platform]
All

Hsd-es-id: 14022651446

Original commit date: Tue Jul 9 15:32:51 2024 -0400
Change-Id: Ia82dde9acc5fca7b27d3563b3d97efabf519f5ce
Original commit hash: 6090ce6ae77114f5f36f4c42f231029427402c40

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseMemoryCoreLib/Core/Mem/MemStart.c

================================================================================ 
Commit: ce2fc1e1941bb724cda1602c49769d9b8e2c218f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.26,
LOGANVL.0.RPB.0030.D.11,
KSYVLLE.1.RPB.0024.D.39,
GNRSPWS.0.RPB.0028.D.42

Hsd-es-id: N/A"
Original commit date: Mon Jul 15 11:08:56 2024 -0700
Original commit hash: 2de639eeda2ed8b6b866fcdcbd1a24098d7838eb

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: 7f498f2570328d0ff2a526a83bb569fc43b71ca8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:37 2024 -0700 
-------------------------------------------------------------------------------- 
Only get the address field from the register data.

Hsd-es-id: 15016457814

Original commit date: Mon Jul 15 11:56:00 2024 +0800
Change-Id: I99a16eb8b51cb9a3f72310127f93e72f2647399c
Original commit hash: f71ddf9e8430a3708c12e56aaadd07ee0ad64aa0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/PeiDxeSmmTraceHubHookLib/CpuPchPeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: 29bb9af41a34496096887624929af957f16506ab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:34 2024 -0700 
-------------------------------------------------------------------------------- 
Update OcSetup Struct

[Feature Description]
Update OcSetup Struct

Package/Module:
ServerPlatformPkg/BuildScript

[Impacted Platform]
GNR

Hsd-es-id: 15016462904

Original commit date: Mon Jul 15 20:54:15 2024 +0800
Change-Id: I5bd573f011d34d4ec401741c3b965d43626ea1a6
Original commit hash: c76f7d552ed35bf1896e0f822f42250c0384a9f2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Include/Guid/OcSetupVariable.h

================================================================================ 
Commit: 848c3f54989683b7c1c9cc574968676d52197487 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS_PO] Platform hang observed upon disabling the PCH LAN knob

[Issue Description]
Triggering reset using EDKII reset protocol, one of callbacks have
invalid pointer from pre-mem phase and trigger CPU exception.

[Resolution]
- Reinstall reset callback in post-mem phase.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039188470

Original commit date: Tue Jul 9 18:08:42 2024 +0200
Change-Id: I877621bbb38e367d4ce569123238f087601c4731
Original commit hash: 3ed962423e7218f800254b107009026e5e3ca162

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/TpmStateSaveLib/TpmStateSaveLib.c
GnrwsRpPkg/Library/TpmStateSaveLib/TpmStateSaveLib.inf

================================================================================ 
Commit: 4894385c0231c1c4123f8b3b03600f50dcdc0dfc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:30 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fixed reporting RPE capabilities in SMBIOS

[Issue Description]
BIOS should report whether RPE is supported or not by adding
this information to the SMBIOS table. Currently, even when RPE is
enabled in BIOS setup, BIOS reports in SMBIOS that it is not
supported.

[Resolution]
Added RPE feature PCD to module INF file, so it will use correct
PCD value instead of using '0'.

Package/Module:
GnrwsRpPkg/Features/Me

[Impacted Platform]
GnrWs

Hsd-es-id: 18039261598

Original commit date: Mon Jul 15 12:45:03 2024 +0200
Change-Id: Id75eab72a40f180ef73a34832eaec337ce5e7b1b
Original commit hash: 68083d3c6bdbc4acb527b7a3971d3fbb536aacfc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
GnrwsRpPkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: bd7126e55ffa3ed03f1f11f8593a7cc7ec067f7f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:28 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Send Set Boot Options State on BDS

[Issue Description]
BIOS should send Boot Options with supported OCR options on BDS.

[Resolution]
Removed 'if' condition checking OCR feature PCD around OCR code.
Manageability feature PCDs are not available for other server gen 3
programs, so instead added check whether it's GnrWs program and put it
under AMT support flag.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024722392

Original commit date: Fri Jul 12 16:19:33 2024 +0200
Change-Id: Iffe0a1716a5922174629004d8ab5763c956a674e
Original commit hash: 0b02861d7002ec37d05677d3a1551e861e343f89

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc
ServerPlatformPkg/Library/PlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 6528ca057c23ed200304f5e57f5987fbe887cef3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:26 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added logging of BIOS Golden Config and NVM Clear events

[Issue Description]
BIOS should report all Platform Erase events to PSR if PSR feature
is enabled. Golden Config and NVM Clear is not being reported.

[Resolution]
Added logging of Golden Config reload and NVM Clear events.

Package/Module:
GnrwsRpPkg/Features/Me/PlatformErase

[Impacted Platform]
GnrWs

Hsd-es-id: 16024733632

Original commit date: Fri Jul 12 11:20:49 2024 +0200
Change-Id: I6fb2b4013ac3714a05170bd73ac2fb9551dbe6cc
Original commit hash: cdced74c7e572a4804421b995d024dcc21bc0fb8

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.c

================================================================================ 
Commit: 8535cd0add344e528ef1bf9ef21790b65724f4cc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:24 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.25,
LOGANVL.0.RPB.0030.D.10,
KSYVLLE.1.RPB.0024.D.38,
GNRSPWS.0.RPB.0028.D.41,
Server-RC-0x02.0x00.0x01.0205

Hsd-es-id: N/A"
Original commit date: Mon Jul 15 04:08:35 2024 -0700
Original commit hash: 74dafa0b47ab6d8269dcec8032b642c33ae30166

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 2e2aad17917926d5510a2a80270b8c0a38141408 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:22 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should keep DB cache same when vrefdq_broadcast is set

[Issue Description]
MIOHC fail at 7200 during cycle test when RMT is disabled

[Resolution]
BIOS should keep DB cache same when vrefdq_broadcast is set

Package/Module: CpRcPkg/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 14022382056

Original commit date: Thu Jul 11 12:11:11 2024 +0800
Change-Id: I889664e18a55cdfb126ca41f776cf2b7bc829028
Original commit hash: a2c0e8bffb554f2118edd3e9488af2a810916929

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemDbCwCache.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRdDqDqsDdr5.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingLib/Soc/MemTurnaroundTimingSoc.c
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 689f3802f3f8dc4194624afda508d1be9bced88a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:18 2024 -0700 
-------------------------------------------------------------------------------- 
[GRR][OC] Resolve MemIoHealth regression in GRR

[Feature Description]
Isolate OC_SETUP by PCD to avoid other data structure offset mismatched

Package/Module:
BirchStreamFspPkg
ServerPlatformPkg
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 14022806277

Original commit date: Tue Jul 9 11:10:09 2024 +0800
Change-Id: I83addfcc29b6ba5ac561a758222bc0ce2c303c9f
Original commit hash: 9123d61d6c91903f2fb61820e00b05064271fe5b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
ServerPlatformPkg/Include/SetupLibInternal.h
ServerPlatformPkg/Include/SetupTable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.inf
ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c

================================================================================ 
Commit: 7693816f9f72af30d7f85d915b2541ba1666e3ab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:16 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Add OcSetup

[Feature Description]
OcSetup Need to Add in to Support Seamless Update.

Package/Module:
GnrwsRpPkg/Platform/Dxe
ServerPlatformPkg/BuildScript
ServerPlatformPkg/Features
ServerPlatformPkg/Include

[Impacted Platform]
DMR

Hsd-es-id: 15016453960

Original commit date: Fri Jul 12 11:02:12 2024 +0800
Change-Id: I22fba16cfa874685449a25ec22a86d863828f19f
Original commit hash: d618037532f75779590210b5d09456c2bc070c3a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/NvVarUpdate/NvVarUpdate.c
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdate.py
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateGen.py
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 97da9abde40c39058f68724dfa2cca2f3407cd25 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.24,
LOGANVL.0.RPB.0030.D.09,
KSYVLLE.1.RPB.0024.D.37,
GNRSPWS.0.RPB.0028.D.40

Hsd-es-id: N/A"
Original commit date: Sun Jul 14 11:10:54 2024 -0700
Original commit hash: 15fd3512b943d2f0b1fad20571bb8eb1eddade1b

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 20b1f41b76d00b7819be4f0e9b316d617eeb5049 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:11 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.23,
LOGANVL.0.RPB.0030.D.08,
KSYVLLE.1.RPB.0024.D.36,
GNRSPWS.0.RPB.0028.D.39

Hsd-es-id: N/A"
Original commit date: Sun Jul 14 04:10:49 2024 -0700
Original commit hash: be6441e6a4334ce3210f669c32760efb261daa10

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3cbf0057434829357226fae895115f226c8366bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.22,
LOGANVL.0.RPB.0030.D.07,
KSYVLLE.1.RPB.0024.D.35,
GNRSPWS.0.RPB.0028.D.38,
Server-RC-0x02.0x00.0x01.0204

Hsd-es-id: N/A"
Original commit date: Sun Jul 14 01:42:38 2024 -0700
Original commit hash: 51573eb5dc10f2a979fb3bfa2ece0e400778f0a6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fb09f66dda89390eb186943df094231872c2730c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:07 2024 -0700 
-------------------------------------------------------------------------------- 
Bios should only set CompletedColdResetFlow only in warmreset flow

[Issue Description]
Bios will set CompletedColdResetFlow in global reset flow, that is
not make sense due to we skipped the UPI FULL speed transaction if any
reset pending.
Tester trigger warm reset in a special point which after bios set that bit in GR flow,
before Bios trigger cold reset. in such case Bios will do the warm reset
instead of a cold reset. then system hang in next booting.

[Resolution]
avoid set that bit if there any cold reset pending.

Package/Module:
ServerSiliconPkg/ResetServicesLib

[Impacted Platform]
ALL

Hsd-es-id: 15016437921

Original commit date: Wed Jul 10 05:08:41 2024 -0400
Change-Id: I78b1a5ebba9bebfc090c9e890c7f604061fe7024
Original commit hash: fd50d57f8e1367cf6c6c6a12b33d24f592b2a9f3

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/ResetServicesLib/ResetServices.c

================================================================================ 
Commit: 6cc239372169a582dba340b6996c410cf91c99fd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:05 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.21,
LOGANVL.0.RPB.0030.D.06,
KSYVLLE.1.RPB.0024.D.34,
GNRSPWS.0.RPB.0028.D.37

Hsd-es-id: N/A"
Original commit date: Sat Jul 13 11:10:52 2024 -0700
Original commit hash: d259d06fd1e7aaccceea6279ce0fae45d6e93f85

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7307be1348facc8b9cf71fadf77ef8b1cf863b0e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:03 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.20,
LOGANVL.0.RPB.0030.D.05,
KSYVLLE.1.RPB.0024.D.33,
GNRSPWS.0.RPB.0028.D.36,
Server-RC-0x02.0x00.0x01.0203

Hsd-es-id: N/A"
Original commit date: Sat Jul 13 04:10:51 2024 -0700
Original commit hash: 69005b38727c07f3682dcadaebbc83b6e8ed0e4b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1199aada49c2eb791907712096a458f3f6b6219d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:46:01 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS][COV] Coverity issues in CPU on BCHSTRM.0.RPB.0034.D.12

[Issue Description]
Uninitialized scalar variable in OcSupport.c

[Resolution]
Initialize OcMailboxFull Data

Package/Module:
GnrwsRpPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016448721

Original commit date: Fri Jul 12 14:39:08 2024 +0800
Change-Id: I4885a5c7531732263f3de708c5eaaa7409093100
Original commit hash: b6a6db972adad25bbbacfa8d468e8dd41f031a72

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
ServerSiliconPkg/Overclocking/OcSupport.c

================================================================================ 
Commit: 3252c6c3cc4be6fd154492b73fa8fb36f7181325 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:59 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Monolithic capsule seamless recovery

[Issue Description]
After interrupting the update seamless recovery is failing as the recovery FW
Is not getting loaded from ESP.

[Resolution]
This is due to proper MMIO resource alignment is missing for NVME controller init.
Added new checks for proper alignement and also etting unused resources using MMIO mgr.

Package/Module:
BirchStreamFspPkg
GnrwsFspPkg
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024729035

Original commit date: Wed Jul 10 11:15:52 2024 +0530
Change-Id: Ie71249147fabda4b8d14ff8b19b9b246fdadc6c9
Original commit hash: d6dbb4800c8b9d3de3f2ede53a47abcfb362ce3d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/FspEndOfPei2/FspEndOfPei2Peim.c
BirchStreamFspPkg/FspEndOfPei2/FspEndOfPei2Peim.inf
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamFspPkg/GnrwsFspPkg.fdf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
GnrwsRpPkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.c
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.h
GnrwsRpPkg/Features/Sata/AhciPciHcPei/AhciPciHcPei.inf
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini

================================================================================ 
Commit: f129ae4dca7a02985b8940275326ccbdd732dade 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:56 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.19,
LOGANVL.0.RPB.0030.D.04,
KSYVLLE.1.RPB.0024.D.32,
GNRSPWS.0.RPB.0028.D.35

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 11:10:45 2024 -0700
Original commit hash: 9ac5fbb07265f95819ec327989d4311cff7d1bbc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 11f37f839514190ebefe5b76d397a60cd2ca5643 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.18,
LOGANVL.0.RPB.0030.D.03,
KSYVLLE.1.RPB.0024.D.31,
GNRSPWS.0.RPB.0028.D.34,
Server-RC-0x02.0x00.0x01.0202

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 10:39:49 2024 -0700
Original commit hash: 28c36a68ec99b9d8689b1a3873b94678c129fd70

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 83617d0b0ce1ae8e49840adb36ae30147200af94 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:52 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR WS] BIOS to enable IOMT on platforms for PCH PHYs

[Feature Description]
BIOS to enable IOMT on platforms for PCH PHYs

Package/Module:
OneSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039232334

Original commit date: Fri Jul 12 17:28:26 2024 +0200
Change-Id: I87736659577e367d4cf5674736448012301b2456
Original commit hash: 4c2351e7352f7935862f5249b66bc7bd1cee898a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchHsioLib.h
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchHsioLib/MtlPchHsioLib.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchHsioLib/MtlPchHsioLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchEndOfPei.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchHsio.c
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
OneSiliconPkg/Fru/MtlPch/PeiLib.dsc

================================================================================ 
Commit: ce45bb8866f9d53a998725d78b3ef3934b831944 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:50 2024 -0700 
-------------------------------------------------------------------------------- 
Create POR table for GNRWS

[Feature Description]
Add GNRWS POR table
Select WS POR table on WS BIOS builds

Package/Module:
ServerSiliconPkg/MemPopulationPorLib

[Impacted Platform]
GNRWS

Hsd-es-id: 22020231534

Original commit date: Thu Jun 27 12:50:24 2024 -0700
Change-Id: Ifd9445e883ddb8ed056574d342febddfa2331297
Original commit hash: 32d67253de51edca98ee8c6cb6f062e4bed8e17b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPopulationPorLib/7nm/Wave4/MemPopulationPorSoc.c
ServerSiliconPkg/Mem/Library/MemPopulationPorLib/MemPopulationPorLib7nmWave4.inf

================================================================================ 
Commit: fc0a7fa918d52e689fb6d73b1839daba03cdd25c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:48 2024 -0700 
-------------------------------------------------------------------------------- 
Fix RAT chnl_xor_ways in all2all config with >1 Route Table usage.

[Issue Description]
MC bank MCA address mismatch on bits [10:9] in DDR+CXL hetero.
Address mismatch where the MC is reporting an incorrect address
with bitflips that point to a different MC, but the DCU is reporting
the correct address
Error injected in DDR gets reported in an address that points to CXL.

[Resolution]
DCU reports correctly the physical address injected, and the MC
shows the mismatches pointing to a possible RAT issue.
Since the mismatch is on A[10:9] the chnl_xor_lid and chnl_xor_ways
were suspected. A[8] is 2-way decode and chnl_xor_ways 0 is encoded
as 2-way.
chnl_xor_ways must be assigned from the SadTadCsrCfgTable for SNC and
all2all config adhering to the mem_address_decodes_latest.xlsx

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
GNR UCC

Hsd-es-id: 22020265102

[Testing Completed] RcSim Test BIOS verification

Original commit date: Wed Jul 10 13:08:48 2024 -0700
Change-Id: Id90860099e84531f6a6ddecb7d201845bd2a01d9
Original commit hash: c393f6a7d1c56613665bfcf669f547335a611b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c

================================================================================ 
Commit: f3da793421a62949cbe026a0f389fc6a23f22251 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.17,
LOGANVL.0.RPB.0030.D.02,
KSYVLLE.1.RPB.0024.D.30,
GNRSPWS.0.RPB.0028.D.33

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 08:14:33 2024 -0700
Original commit hash: 52dcd6940b4b40d2f6fb6d2f591a6a3de12e376e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e09478a97c2a37ac8630c9d71796e2c99577e33e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.16,
LOGANVL.0.RPB.0030.D.01,
KSYVLLE.1.RPB.0024.D.29,
GNRSPWS.0.RPB.0028.D.32

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 08:09:24 2024 -0700
Original commit hash: 56a0069067f464bc0051ef14c07a37b3d24c8351

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1d76c60a40c8cbe8519217dcc95f76ae01faac23 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:41 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.15,
LOGANVL.0.RPB.0029.D.99,
KSYVLLE.1.RPB.0024.D.28,
GNRSPWS.0.RPB.0028.D.31

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 07:40:26 2024 -0700
Original commit hash: 8da21699bbd967ddd8e3fc8254c233f5987a27a2

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 62c681d284564c7a35b542ceb3bfa12a0bed7dd0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:39 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.14,
LOGANVL.0.RPB.0029.D.98,
KSYVLLE.1.RPB.0024.D.27,
GNRSPWS.0.RPB.0028.D.30

Hsd-es-id: N/A"
Original commit date: Fri Jul 12 04:10:46 2024 -0700
Original commit hash: 1ac5af156f5ea63b684a6aa7133247b3c97f93fa

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6f67cc37b7aedaa6d00a2ad29df54eca5572b68b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:35 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.13,
LOGANVL.0.RPB.0029.D.97,
KSYVLLE.1.RPB.0024.D.26,
GNRSPWS.0.RPB.0028.D.29,
Server-RC-0x02.0x00.0x01.0201

Hsd-es-id: N/A"
Original commit date: Thu Jul 11 22:58:16 2024 -0700
Original commit hash: 5f44bdd65796f539fbddaab9d6083d9308e59f45

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 728404951dc545897622cdc5e0365376cd2e5209 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:33 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS need send a global reset request to PMC FW via IPC1 command

[Feature Description]

1)added a new API, PchPmcCrashlogGlobalReset(), to send a global reset request to the PMC FW via the IPC1 command after saving the crashlog record.
2)The default setting for the crashlog knobs is enabled.
3)removed the CrashLogPeiSpiServicesLibNull library and replaced it with the CrashLogPeiSpiServicesLib library.

Package/Module:
ServerSiliconPkg\Library\DwrAccessLib

[Impacted Platform]
GNR-WS.

Hsd-es-id:16024585075

Original commit date: Thu Jun 27 13:38:34 2024 +0530
Change-Id: I73b8e0c7e9d02f4bbffb57d924a1ce65e12879e9
Original commit hash: b02ee93200777c2a0667fff3e65fc58144b4b905

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
OneSiliconPkg/Include/Library/PmcLib.h
OneSiliconPkg/Product/GnrWs/Library/PeiDxeSmmPmcLib/PmcLib.c
ServerSiliconPkg/Library/DwrAccessLib/DwrAccessLibPei.c
ServerSiliconPkg/Library/DwrAccessLib/DwrAccessLibPei.inf

================================================================================ 
Commit: 4179fcdee580a710e20b6239aeaf85dffd7d3d21 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:31 2024 -0700 
-------------------------------------------------------------------------------- 
Update Major and Minor Warning code in EWL Type6 and Type21

[Feature Description]
Update Major and Minor Warning code in EWL Type6 and Type21 based on
EWL Spec.

Package/Module:
ServerSiliconPkg/Upi/Library/MultiSocketLib
ServerSiliconPkg/Upi/Library/UncoreLib

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS-AP.
BIRCHSTREAM-SP GRANITERAPIDS-SP.
BIRCHSTREAM-SP GRANITERAPIDS-4S.
BIRCHSTREAM-SP GRANITERAPIDS-8S.
BIRCHSTREAM-SP GRANITERAPIDS-R1S.
BIRCHSTREAM-SP SIERRAFOREST-FB.
BIRCHSTREAM SIERRAFOREST-AP.
BIRCHSTREAM CLEARWATERFOREST-AP.
BIRCHSTREAM CLEARWATERFOREST-SP.

Hsd-es-id: 22020268937

Original commit date: Thu Jul 11 14:08:27 2024 -0700
Change-Id: I0b1732a9a291175e68950437eb9b485aec87b7da
Original commit hash: 01f1973d40b2fc710ca02725f5a24392284c3568

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Include/KtiMisc.h
ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiLibMultiSocket.c
ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c

================================================================================ 
Commit: fd57b8b6da4b2291d5d27b4780351fa207d61712 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:28 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020268752

Original commit date: Thu Jul 11 13:10:52 2024 -0700
Change-Id: Id12e9emeyu8bzqurm2udksm0ao8nhdbr7o6mt5ls
Original commit hash: 09918fdfe5d5ce774ecb9ca47f6717ee5e07c4b7

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 1aa6ae479fcece636d4ff5c63458bd2f4f1e5ec3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:26 2024 -0700 
-------------------------------------------------------------------------------- 
Implement EWL_ENTRY_CONTEXT in EWL Type 21 data structure

[Feature Description]
Implement EWL_ENTRY_CONTEXT in EWL Type 21 data structure and print function
for warning Type 21.

Package/Module:
CpRcPkg/Include/Library
CpRcPkg/Library/BaseEnhancedWarningLogLib
ServerSiliconPkg/Upi/Library/MultiSocketLib

[Impacted Platform]
BIRCHSTREAM GRANITERAPIDS AP.

Hsd-es-id: 15016397727

Original commit date: Wed Jul 3 14:45:14 2024 -0700
Change-Id: Ib7676c0dd11fd2f8985502076f2d95d795694cac
Original commit hash: 46b79c2d2863717f842f52a9c72ba362273abc38

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/EnhancedWarningLogLib.h
CpRcPkg/Library/BaseEnhancedWarningLogLib/EwlPrint.c
ServerSiliconPkg/Include/KtiMisc.h
ServerSiliconPkg/Upi/Library/MultiSocketLib/KtiLibMultiSocket.c

================================================================================ 
Commit: 4a0702cd4bd939d22f67abe1445cb661c598456c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:23 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Need to implement a MSR 0x790 BIOS knob

[Issue Description]
Unlock MSR790 for Cscript team to inject error

[Resolution]
Unlocking MSR790 for Cscript team to inject error

Package/Module:
ServerRasPkg/Driver/Smm/WheaErrorInj

[Impacted Platform]
BHS, SRF, GNRD

Hsd-es-id: 22020267779

Original commit date: Wed Jun 26 13:02:11 2024 -0700
Change-Id: I5363aa3d90229323e4796cbb96075bd3a54d2599
Original commit hash: 8c3b577dcb921f2064e57b035a3113a7fe8f512b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerRasPkg/Driver/Smm/WheaErrorInj/ErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/IioErrorInj.c
ServerRasPkg/Driver/Smm/WheaErrorInj/WheaErrorInj.inf
ServerRasPkg/Include/Protocol/RasPolicy.h
ServerRasPkg/PolicySample/PolicySample.c

================================================================================ 
Commit: 69151bc75e3aa01a344aec1612425f83a7a62d79 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:21 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.12,
LOGANVL.0.RPB.0029.D.96,
KSYVLLE.1.RPB.0024.D.25,
GNRSPWS.0.RPB.0028.D.28

Hsd-es-id: N/A"
Original commit date: Thu Jul 11 11:10:52 2024 -0700
Original commit hash: 44a3214a0e361e0a2ea4d2bac765f1c18f6556e5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c178bc623a00aa9747aa8cecbe9a9d0ae8d7a0df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:19 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 14022836897

Original commit date: Thu Jul 11 02:15:47 2024 -0700
Change-Id: I7gy3c3nv54jmq8gapd71s9ft9mzd5k06jwelb41g
Original commit hash: 779d57fff268d066eea31b6dc8408c157446f356

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: ee640bc552561f1cf4be07af88af2dd73281e8a7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.11,
LOGANVL.0.RPB.0029.D.95,
KSYVLLE.1.RPB.0024.D.24,
GNRSPWS.0.RPB.0028.D.27,
Server-RC-0x02.0x00.0x01.0200

Hsd-es-id: N/A"
Original commit date: Thu Jul 11 04:08:41 2024 -0700
Original commit hash: 3885c55711d89a4df0939a35f4a824aa0e5e6a18

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3dae876be2ad0d0f2e5c224ead955b46bf0893bb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:15 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-AP][B0] SGX is getting deactivated after changing the SGX PRMRR size to 512G

[Issue Description]
SGX is getting deactivated after changing the SGX PRMRR size to 512 GB
on GNR-AP B0 stepping.

[Resolution]
Fix-up PRMRR recovery mechanism broken by latest UPL changes by
introducing new variable: FallbackPrmrrSize

Package/Module:
ServerSiliconPkg/Security/Cct

[Impacted Platform]
BIRCHSTREAM-AP

Hsd-es-id: 16024639549

Original commit date: Wed Jul 10 11:01:37 2024 +0200
Change-Id: Ie508e321768ce4b5fbc7eea17b838759cd142d68
Original commit hash: e14bada5a2a6ff3d738a8a9ceb7067d66920fb3a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Cct/Feature/PrmLate/4v0/PrmLate.c
ServerSiliconPkg/Security/Cct/Include/Guid/UserOutputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c

================================================================================ 
Commit: 2f049840de600dede5235fa33aae42290b4bbe9a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:12 2024 -0700 
-------------------------------------------------------------------------------- 
Align the RxDqsDelayNibble of the two X4 strobes pair for X4 dimm

[Feature Description]
For x4 dimm align the RxDqsDelayNibble of the two X4 strobes pair.
Move the difference between two strobes into BitSkew.

Package/Module:

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 22019723643

Original commit date: Tue Apr 30 15:12:14 2024 +0800
Change-Id: I334e2605a2ef45d29dbe72cd5aef20a2fe6102f0
Original commit hash: 1594d9b60d1c72414929adfff0c43762358b4db7

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemRdDqDqsDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemReadDqDqsCoarse.c
CpRcPkg/Library/BaseDdr5CoreLib/MemRecEnableDdr5.c
ServerSiliconPkg/Mem/Library/MemTurnaroundTimingLib/Soc/MemTurnaroundTimingSoc.c

================================================================================ 
Commit: b1a51c45939cf49e7602952280002ecc3216d607 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:10 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should skip enabling PMIC in DIMM 1 when DIMM 0 is bad

[Issue Description]
BIOS should skip enabling PMIC in DIMM 1 when DIMM 0 is bad

[Resolution]
BIOS should skip enabling PMIC in DIMM 1 when DIMM 0 is bad

Package/Module: CpRcPkg/PmicAccessLib

[Impacted Platform]
GNR-SP, CWF-SP, SRF-SP

Hsd-es-id: 15016419336

Original commit date: Mon Jul 8 20:02:47 2024 +0800
Change-Id: I4edd4243f83957ec825fae85fcca671bf1618665
Original commit hash: 023d278e94a76a89500afb2b4cb7fa8a2b06dfea

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/PmicAccessLib/PmicAccess.c

================================================================================ 
Commit: b7abbe7f59169e72a7d8026439a359155d1b2eb7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:08 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS][MEUpdate] ME corrupted monolithic capsule error handling

[Issue Description]
Corrupting ME region in Monolithic capsule is causing a soft hang.

[Resolution]
As BIOS is polling FW status continously. Based on data provided,
CSME is rejecting the capsule as it is corrupted.
BIOS instead of polling update the Status to ABORTED and return.

Package/Module:
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic

[Impacted Platform]
GNRWS

Hsd-es-id: 16024714073

Original commit date: Wed Jul 10 10:03:59 2024 +0530
Change-Id: I510c3eab36aeedda92c185adceb756eeba68fdbd
Original commit hash: 219088397df6d2c577cf151d521c8ba675d726f9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: 6ed9621ca9d5d4ddb4d42f6aa4536233dd233fb6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:06 2024 -0700 
-------------------------------------------------------------------------------- 
Message correction Sense Amp Optimization Training

[Feature Description]
When EyeWidth variation is greater than 5 in Sense Amp training step, MRC now prints "Threshold Exceeded"

Package/Module: CpRcPkg

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.kaseyville_graniterapids-d,bios.loganville_grandridge

Hsd-es-id: 14022826884

Original commit date: Wed Jul 10 01:28:57 2024 -0600
Change-Id: Ia442bf2c314aa6ba7df642a2c47b20feb41fc57d
Original commit hash: 9ec4d0af8636c05258aba5bf8f2061bbee910537

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemSenseampOptimization.c

================================================================================ 
Commit: 692dfc984e477be3fb9dbcd77f13b5f84e6539df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:04 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] [GNRD] Build fails when PDA_ENABLE set to FALSE

[Issue Description] or [Feature Description]
[GNR] [GNRD] Build fails when PDA_ENABLE set to FALSE

[Resolution]
Fix the build errors when PDA_ENABLE set to FALSE. After this change, build could pass and boot successfully on GNR AP/SP 2S board when PDA_ENABLE set to FALSE. But PDA_ENABLE must be enabled to support some features related to PDA.

Package/Module: ServerPlatformPkg/PDA

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 15016425574

Original commit date: Tue Jul 9 16:38:12 2024 +0800
Change-Id: Ia07eb35f8f8b42b4ec38f9b3d15198c052ac92e2
Original commit hash: 24acf7c7dba63495cf97ed0415695e02db957600

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PdaAccessLibNull/PdaReadLibNull.inf
ServerPlatformPkg/Platform/Pei/UuidPeiInit/UuidPeiInit.inf

================================================================================ 
Commit: 8cfb61ac07045b3eb0e206ce267a1d621ef86f1f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:02 2024 -0700 
-------------------------------------------------------------------------------- 
Full mirroring capabilities is not showed in SupportedRasModes even the DIMM Symmetrical and population check is passed

[Issue Description]
In current check mirror population flow, we would check if mirorr is enabled/disabled first. If miror is disabled from setup,
then we return ras incapable immediately and do not check mirror config and then display mirror population is not met.
This could confuse customers if they disable mirror and have por mirror config.

[Resolution]
If mirror is disabled, we can give a warning and let the population check happen.

Package/Module:ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 14022803232

Original commit date: Mon Jul 8 16:40:07 2024 -0700
Change-Id: I4f78708a67d07372dd5c9d869779ce6cdff11b11
Original commit hash: 1c421a0d0bfe6e0db9bc56dac3dcd75918545c67

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeRas.c

================================================================================ 
Commit: a33014bd6357186d6c710787813a8215d503a2dd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:45:00 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.10,
LOGANVL.0.RPB.0029.D.94,
KSYVLLE.1.RPB.0024.D.23,
GNRSPWS.0.RPB.0028.D.26,
Server-RC-0x02.0x00.0x01.01FF

Hsd-es-id: N/A"
Original commit date: Wed Jul 10 11:10:49 2024 -0700
Original commit hash: 6b7f8234b52e7d49f3d98ad1d662a146dfad5b7c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e396ceb1f90d16d30a4c327b64a91d8d7c20907d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:58 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Crashlog is getting is Assert on P2SB DMI access on RCIL flow

[Issue Description]
Crashlog is getting is stuck due a PEI Assert - PeiDxeSmmP2SbSidebandAccessLib.
After Warm Reset in Crash Reset flow PCH P2SB is hidden.
This prevent PCH/RCIL flow properly executed.

[Resolution]
- Unhide P2SB in during RCIL flow while accessing DMI3 IP.

Package/Module:
GnrwsRp

[Impacted Platform]
GNRWS

Hsd-es-id: 18039197773

Original commit date: Tue Jul 9 18:28:27 2024 +0200
Change-Id: I877622bd118e938d553567473238f087641b3333
Original commit hash: 84d6f9159e972b243dc843a8fa929e5868902d25

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/Library/PchDmiExtLib/PchDmiExtLib.c
OneSiliconPkg/Fru/MtlPch/Library/PchDmiExtLib/PchDmiExtLib.inf
OneSiliconPkg/Product/GnrWs/Include/Library/DmiExtLib.h
ServerSiliconPkg/Iio/Library/IioDmiLib/IioDmiLibGnrWs/IioDmiInitGnrWs.c

================================================================================ 
Commit: fb7f53416385af12cbfebed262e8388199f8ae4a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:56 2024 -0700 
-------------------------------------------------------------------------------- 
Expose fADR setup knobs on GNR and CWF platforms

[Feature Description]
Make fADR setup knobs visible for GNR.

Package/Module:
SocketSetup

[Impacted Platform]
GNR

Hsd-es-id: 14022651332

Original commit date: Mon Jun 24 16:23:16 2024 -0400
Change-Id: I3bd7a7af4f899b9f9328718dbfc3a6bba2d463d7
Original commit hash: 15f6de90167a4b7e3540a52d8cb4d715240815be

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemoryDfxSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/MemorySetup.hfr

================================================================================ 
Commit: fe327cfb56f946c292a6e8f78d73eb0be7384f6e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:54 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]MTL LPSS FRU code should not using IBL FRU code

[Issue Description]
MTL LPSS FRU using IBL FRU Code for some APIs. It will cause improper flow
in MTL PCH

[Resolution]
LPSS LPSS FRU should use proper MTL FRU functions from proper Libraries.

Package/Module:
OneSiliconPkg\Fru\MtlPch

[Impacted Platform]
GNRWS

Hsd-es-id: 18039196204

Original commit date: Wed Jul 10 15:59:34 2024 +0530
Change-Id: Ideba727c1dd23437f442f5dac070a3c8e047f453
Original commit hash: 20527804de84e9ab7ecc35a32590d4246d86eeae

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchLpssInit.c

================================================================================ 
Commit: 696d0fcba1a7fbf4bebd49844da0b33e08785167 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.09,
LOGANVL.0.RPB.0029.D.93,
KSYVLLE.1.RPB.0024.D.22,
GNRSPWS.0.RPB.0028.D.25,
Server-RC-0x02.0x00.0x01.01FE

Hsd-es-id: N/A"
Original commit date: Wed Jul 10 04:10:59 2024 -0700
Original commit hash: 1c0bfcf989919a73040be53976ad7b10079cad44

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8385ac34eee57b446b1b65963b302b2a63ef9ac9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:50 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D] Maximum RxDFE tap for SODIMM and Memory Down

For 1DPC SODIMM and Memory down, maximum RxDFE tap would be 1.

Hsd-es-id: 16024676699
Original commit date: Wed Jun 26 21:29:45 2024 +0530
Change-Id: Id596d318eefe77294fe70c6e2a38dbaaaf4c9f84
Original commit hash: 6a2b93f1ad5ee7ebd479456a6390759a0f0737da

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemChipDdrio.c

================================================================================ 
Commit: 1cc87dd2b2be032fab59df09af29957d2ad618fe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:48 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added enable/disable RPE knob

[Issue Description]
BIOS should expose knob to enable or disable RPE feature, but it's
missing.

[Resolution]
Added enable/disable RPE knob

Package/Module:
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 16024711616

Original commit date: Wed Jul 10 09:15:09 2024 +0200
Change-Id: I88330ee0f278c78d076670b3ea6354a1db2974d9
Original commit hash: 1f3ba7eabca14f59a60e5472a6a1bfe487d6afdc

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/AmtSetup.hfr
ServerPlatformPkg/Include/Configuration.h

================================================================================ 
Commit: 16d08c26740a61a02283eabd37a5c6a9c03edeb3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:46 2024 -0700 
-------------------------------------------------------------------------------- 
Remove unused PCD setting.

[Issue Description]
It is no need to set gSiPkgTokenSpaceGuid.PcdBiosGuardEnable information
file BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc.
It will be override in file Intel/GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc.

[Resolution]
Remove unused PCD setting.

Package/Module: BirchStreamOpenBoardPkg/PlatformPkgCommonPcd

[Impacted Platform]
Gnrws

Hsd-es-id: 15016432504

Original commit date: Wed Jul 10 14:35:45 2024 +0800
Change-Id: Ifcdd0804ff22c5fb2915706cafd0d98420333e6b
Original commit hash: 5e42b6baf1bc27da7fb77537cc1d2bab90977cc0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc

================================================================================ 
Commit: ff18a83d59de94da2898b5978ee9c6c64db6d89c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:44 2024 -0700 
-------------------------------------------------------------------------------- 
[CpRcPkg/PcieCommonInitLib] Added PCD to disable configuring PCIe Cap

[Feature Description]
Intel shall provide fixed PCD of name PcdPciCapCfgDisable, defined at build time,
that can disable configuring PCIe Capabilities.
It refers to both PCIe Root Port hierarchy and Root Complex Integrated Endpoints.
This change provides this functionality.

[Impacted Platform]
Gen3

Hsd-es-id: 18039162373

Original commit date: Mon Jul 8 09:27:48 2024 +0200
Change-Id: I6ab199552b6e303a668d9bc1b354dd35cb3416fe
Original commit hash: c21300a6020cdb170dca4a637e62e2910e322007

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
CpRcPkg/Library/PcieCommonInitLib/PcieCommonInitLib.c
CpRcPkg/Library/PcieCommonInitLib/PcieCommonInitLib.inf

================================================================================ 
Commit: 9f87105ac3c73823219a315f61b1a3408761f549 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.08,
LOGANVL.0.RPB.0029.D.92,
KSYVLLE.1.RPB.0024.D.21,
GNRSPWS.0.RPB.0028.D.24,
Server-RC-0x02.0x00.0x01.01FD

Hsd-es-id: N/A"
Original commit date: Wed Jul 10 01:27:19 2024 -0700
Original commit hash: 6b5cf1cf8d44f435f59a0288e16d966eaac0ee20

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 293b1254d505a415b24c576ad0a2fd3f19a4c547 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Enable capsule generating in build script

[Feature Description]
Need to support generating capsule file during build on GNRWS

Package/Module: GnrwsRpPkg/CapsuleUpdate

[Impacted Platform]
GNRWS

Hsd-es-id: 15016423692

Original commit date: Wed Jul 10 09:50:00 2024 +0800
Change-Id: Ied8833fcb49bf652c828cf05270ff6f93fa34613
Original commit hash: fd922b4d007c77ed45a70d67574a43fa32cdb6d9

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/CapsuleBuildMonolithic.py
GnrwsRpPkg/CapsulePkgRes.fdf
GnrwsRpPkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.py
GnrwsRpPkg/PlatformBIOSBuild.py
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: 44938469856c360ebc852ae417499bb095cba8d5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:36 2024 -0700 
-------------------------------------------------------------------------------- 
Avoid printing on AP

[Issue Description]
customer seeing Hang PC54 due to raise TPL conflict.

[Resolution]
Remove Print in Mp fuction InternalRetieveTeeErrorCode

Package/Module:
ServerSiliconPkg/Security

[Impacted Platform]
ALL

Hsd-es-id:15016429498

Original commit date: Tue Jul 9 05:40:42 2024 -0400
Change-Id: Iaf257f819ae452cd3f6745e38d376de832b948a8
Original commit hash: 5fc5cf3b69bb80645a5f05d248a45e8eecb3c124

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Library/BaseSocMicrocodeLib/4v0/Private/InternalCommon.c

================================================================================ 
Commit: fa86286b48ac5599749743a237611e97f27cb8d5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:34 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "Nbias based adjustment thresholds for RDIMM 2DPC"

[Feature Description]
This reverts commit 3e842ed365944d37f77b40fb272a1394f3b46164.

[Resolution]
Revert add RDIMM 2 DPC check and Small, Medium, Large Tresholds.
Change will be merged back after regression from EV is run.

Package/Module: Library/MemDdrioIpLib

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.kaseyville_graniterapids-d

Hsd-es-id: 14022811566

Original commit date: Tue Jul 9 12:41:39 2024 -0600
Change-Id: Ie54204328d15e534cd3c7173a898c4e005cf2809
Original commit hash: 1baa7a01af7927020d38585fe08e73108144cdcf

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 9e0db10f412c4906cc6122160a42dcb2d8f0ea54 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:32 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.07,
LOGANVL.0.RPB.0029.D.91,
KSYVLLE.1.RPB.0024.D.20,
GNRSPWS.0.RPB.0028.D.23

Hsd-es-id: N/A"
Original commit date: Tue Jul 9 11:10:53 2024 -0700
Original commit hash: 698859b306f9f85e63e4cc5824149a8a04b5e3ea

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: df1781ca7943b5bd7d65e3a1db5e7caab1f67023 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.06,
LOGANVL.0.RPB.0029.D.90,
KSYVLLE.1.RPB.0024.D.19,
GNRSPWS.0.RPB.0028.D.22,
Server-RC-0x02.0x00.0x01.01FC

Hsd-es-id: N/A"
Original commit date: Tue Jul 9 04:10:55 2024 -0700
Original commit hash: 79c05f38ffb42bd2a7c7460ddc3dd825ae27d3ee

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 45589c9d7701ddb5fcbf291188d7f175d575fb84 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:28 2024 -0700 
-------------------------------------------------------------------------------- 
Fix SMM code access freed PEI memory

[Issue Description]
customer report that SMM code access freed PEI memory

[Resolution]
Set unused static pointer table entry to NULL to avoid copy freed PEI memory
in SMM code

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 22020198344

Original commit date: Tue Jul 9 11:20:28 2024 +0800
Change-Id: If5c78adc4183f3066a8dd28eab034d2194fbe893
Original commit hash: 18fc3b3f3879e3065e6ffd2a306369f379de9ae8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/SysHostPointerLib/SysHostPointerLibGlobalVariable.c

================================================================================ 
Commit: 36e8db448d3902dafea3798160f6d3e7fb4aec11 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:26 2024 -0700 
-------------------------------------------------------------------------------- 
Set RcDebugLib library class instace to NULL

[Issue Description]
Current RcDebugPrint function/macro doesn't work after PEI phase since there is
no REPORT STATUS CODE handler registered for DXE/SMM phase

[Resolution]
Set RcDebugLib library class instace to NULL

Package/Module:

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 22020198344

Original commit date: Tue Jul 9 11:01:12 2024 +0800
Change-Id: If0de27775e4c53ea274ee8eeea73a1324e63057a
Original commit hash: 179bd14d10da9885625b102f13e8059057838673

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BirchStreamFvLateSilicon.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgDxeLib.dsc

================================================================================ 
Commit: 21cd05f091f071f823a9a59eb6fbea458744dca8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:24 2024 -0700 
-------------------------------------------------------------------------------- 
Update UPI IP FW L0p Exit Window values

[Feature Description]
Change KTIL0PCTRL1_L0 and KTIL0PCTRL1_L1 l0p_exit_window parameters to
new recommended values.

Package/Module: ServerSiliconPkg/Library/UpiIpBlock

[Impacted Platform]
GNR SRF CWF

Hsd-es-id: 14022744798

Original commit date: Fri Jun 21 10:03:33 2024 -0700
Change-Id: I4f12d7fb9146eb8c61cdb83a499d949fcd5fd765
Original commit hash: f73bfbfb0d3272e2e27c88bb98b2ebd026acf641

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/UpiIpBlock/Gen3/Ipfw/LibraryPrivate/IpUpiLib/IpUpi.c

================================================================================ 
Commit: 576bc01e9e2c16e059927ff435a8058c3b331c35 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Apply MiscVendor Gen4 RCD errata

[Feature Description]
MiscVendor Gen4 RCD errata does not define 8000MT/s encoding in RW05

[Resolution]
MRC shall apply RW05.operating_speed to 0xA for MiscVendor RCD rev 4 when Host speed is running >= 7200 MT/s

Package/Module:
CpRcPkg/Library/BaseDdr5CoreLib

[Impacted Platform]
GNR, SRF, CWF and platforms which supports MiscVendor Gen4 RCD

Hsd-es-id: 22020245468

Original commit date: Wed Jul 3 16:37:51 2024 -0500
Change-Id: I0eea8e1b1719de29c1ace41c709e852e3edd0399
Original commit hash: af1dca9a86f6115c5fbbc17a8eac840c103542d5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 9da6b8d1e9eaf34dc67e503ec2e432eb7c24e3ce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:19 2024 -0700 
-------------------------------------------------------------------------------- 
Enforce MMIOH Base policy value when validating OEM resource map

[Issue Description]
OEM Resource Map is persistent across boots, and may not reflect
the request by user to change the BIOS setup or UPI policy structure.
If user changes the MMIOH value in BIOS setup, then the IO resource
map should reflect the user request.

[Resolution]
Reject OEM resource map IF it does not match user requested MMIOH Base

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
All

Hsd-es-id: 14022628578

Original commit date: Tue Jun 18 09:39:07 2024 -0700
Change-Id: I6b96d6c566df7b0736b4767852b69cae3768b2ff
Original commit hash: 3c5e37b9d3fecc53355918ae835d47938851830c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/KtiLib.c

================================================================================ 
Commit: ec3a56017f304e0d21011b516e5139a115aaffec 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:17 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.05,
LOGANVL.0.RPB.0029.D.89,
KSYVLLE.1.RPB.0024.D.18,
GNRSPWS.0.RPB.0028.D.21

Hsd-es-id: N/A"
Original commit date: Mon Jul 8 11:11:02 2024 -0700
Original commit hash: fb1a2a11be3d01dfaaae6e93a8a959b69eadcfde

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: a9a3ee457275c5fe222974b883c8e7bf5cc5a9ff 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:15 2024 -0700 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/SocketSetup: Update help string for newly added PSU option

[Issue Description]
The help string does not describe the newly added PSU option for
PsysPowerLimitAndInfo.

[Resolution]
Update help string for GNRD newly added PSU option

Package/Module: ServerPlatformPkg/SocketSetup

[Impacted Platform]
GNRD

Hsd-es-id: 16024424343

Original commit date: Fri Jul 5 17:04:56 2024 +0800
Change-Id: I1bd45948c51ae12d9b5290c613518d2c43bc6a1d
Original commit hash: 78d8b2643b7652a5debfafa6d690d7a1ed2d867d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagementSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagmentSetupStrings.uni

================================================================================ 
Commit: 6f5c8b8a2dd10c166b5692de5ae839969a480fb7 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:13 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.04,
LOGANVL.0.RPB.0029.D.88,
KSYVLLE.1.RPB.0024.D.17,
GNRSPWS.0.RPB.0028.D.20,
Server-RC-0x02.0x00.0x01.01FB

Hsd-es-id: N/A"
Original commit date: Mon Jul 8 04:10:46 2024 -0700
Original commit hash: 97163c19d032669af5628179d6093bf441a81ccc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e91cdbf7f1e1a51fc139b651a7db5847df43140b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:11 2024 -0700 
-------------------------------------------------------------------------------- 
[CCT][BHS] Handle EFI_SECURITY_VIOLATION return status from MemDecode API

[Feature Description]
Security (CCT) must consume updated MemDecode API to handle
EFI_SECURITY_VIOLATION return status and start supporting UPL fallback
scenario

Package/Module:
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib

[Impacted Platform]
OKS

Hsd-es-id: 13012083706

Original commit date: Mon Jul 1 10:07:20 2024 +0200
Change-Id: Ic84c35f719ab279bc199338bb55aa49b058fd002
Original commit hash: 62c0e2ec1c5f3d0f7be3dffd26c8bcf275a2cf76

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeaturePrm4v0LibPreMem.h
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLibNull.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c

================================================================================ 
Commit: 0eb03b58144d4051aafda3f49cb9ac9ac50ff1ce 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:09 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing compiler warnings:
Silenced not used but set variable.
- Removed include stdint.h which is not allowed
for EDKII.
Compiler can fail in specific toolchain setup.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039160337

Original commit date: Mon Jul 8 09:32:23 2024 +0200
Change-Id: I888621bda39e9aad4ce777452738f887691b9988
Original commit hash: d98f02a04023c240607a12fe99ddfb5617613ef5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
ServerSiliconPkg/Include/EvAutoRecipe.h

================================================================================ 
Commit: 1926a359cd6bfd7ebd19a072628f85f0e2ac2a80 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:07 2024 -0700 
-------------------------------------------------------------------------------- 
ServerRasPkg/MemRas: Adjust Patrol Scrub Register save order
Note that all information after the
Hsd-es-id: 15016414783
Original commit date: Mon Jul 8 08:09:09 2024 +0800
Change-Id: If3dfb00ebe5a9e8834601d4d649ded51f5d90df5
Original commit hash: 04b20c104a810ceec340d4c8eb61bc9ecb62e4b8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/MemRasS3SaveLibGnr/MemRasS3SaveLib.c

================================================================================ 
Commit: 86695773ffe57f4a378e6b23e84112c6f3ae9be6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] PUIS S3 Spin-up

[Description]
After enabling PUIS knob; HDD should not spin in sleep states.

Package: GnrwsRpPkg, ServerPlatformPkg, OneSiliconPkg

[Impacted Platform]
Gnrws

Hsd-es-id: 16024661623

Original commit date: Fri Jul 5 10:51:10 2024 +0530
Change-Id: I75ac63789e5824ac9ee3b362dc66b8add2a5fc53
Original commit hash: 59449738ae748b67f12ea65a4d7df64ca846d53c

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.uni
GnrwsRpPkg/Tool/BoardInfo/GNRWS/PuisGnrWs.asl
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c

================================================================================ 
Commit: 5e1bfa8d02c0a401ac8407bd874c6c656d2e4edc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:44:01 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][OC] OCMB Interface change (MSR 0x150 update)

[Feature Description]
1. Display OCMB Interface 2.0 version
2. Add InstanceID
3. Supporrt Per Core Favored Core Ratio Read

Package/Module:
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
Workstation

Hsd-es-id: 14022750431

Original commit date: Wed Jul 3 10:26:19 2024 +0800
Change-Id: I705e062bb737ca9e2c4c849acf490a42da9d1a76
Original commit hash: b4f8b8d1f6fba9c792ada90458c4a3eb887be4fd

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerPlatformPkg/Library/OemProcMemInitLib/OemProcMemInitLibPei.inf
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Overclocking/Include/OcDataHob.h
ServerSiliconPkg/Overclocking/Include/OcLimits.h
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/Library/PeiOcPolicyLib/PeiOcPolicyLib.c
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInit.h
ServerSiliconPkg/Overclocking/OcInit.inf
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcInitPostMem.inf
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 587e4bb4f6b4d7ae722f4e80f3cb2f974f5f7aca 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.03,
LOGANVL.0.RPB.0029.D.87,
KSYVLLE.1.RPB.0024.D.16,
GNRSPWS.0.RPB.0028.D.19

Hsd-es-id: N/A"
Original commit date: Sun Jul 7 11:10:48 2024 -0700
Original commit hash: aed093fa723ba00f88deadef059737ce87fd0cbe

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a4d6be227aaeae232dc475f8a4b5eb57b51ce661 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.02,
LOGANVL.0.RPB.0029.D.86,
KSYVLLE.1.RPB.0024.D.15,
GNRSPWS.0.RPB.0028.D.18

Hsd-es-id: N/A"
Original commit date: Sun Jul 7 04:10:40 2024 -0700
Original commit hash: e9566a8ca3634ce1e41df7e9b92bf5fcca8bf7ae

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bda949e90ed7efe6701d167ee111fa1baa4e0763 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0034.D.01,
LOGANVL.0.RPB.0029.D.85,
KSYVLLE.1.RPB.0024.D.14,
GNRSPWS.0.RPB.0028.D.17

Hsd-es-id: N/A"
Original commit date: Sat Jul 6 11:10:56 2024 -0700
Original commit hash: 6a5ac2d73a238fc0b7f346d2b066106cbfef2408

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a0f8844bbfcc2a1027686063190113ffe650290b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.99,
LOGANVL.0.RPB.0029.D.84,
KSYVLLE.1.RPB.0024.D.13,
GNRSPWS.0.RPB.0028.D.16

Hsd-es-id: N/A"
Original commit date: Sat Jul 6 04:10:54 2024 -0700
Original commit hash: ef84d6026abcc6998b2d7a30fc36c957c672498a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9f512b49d4fe6e78d78b36914c0966d6857ddbc4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:50 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.98,
LOGANVL.0.RPB.0029.D.83,
KSYVLLE.1.RPB.0024.D.12,
GNRSPWS.0.RPB.0028.D.15

Hsd-es-id: N/A"
Original commit date: Fri Jul 5 17:11:26 2024 -0700
Original commit hash: 4b5282f4d3de231043c54d08f0578d98bf35de86

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 6e1a54a2d46a47b44e079d2ea636b89922715fad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:48 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS is not correctly enabling PCH crashlog

[Issue Description]
PCH Crash log BIOS knobs are enabled, their values are not being reflected

[Resolution]
Reading the PCH Crash log BIOS knobs using RasRcPolicyPpi, All the knob values are reflecting properly

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNR-WS.

Hsd-es-id:16024684758

Original commit date: Fri Jul 5 16:34:49 2024 +0530
Change-Id: I312623a8b51414384b1a89dfd9f5f904b6fc9200
Original commit hash: dc9e5fa5c12bed7a121a0846b3b23c30ddab3603

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLog.c
GnrwsRpPkg/Features/CrashLog/Agent/PchCrashLogAgent/PchCrashLogAgent.inf

================================================================================ 
Commit: e3f7a05ec139837fdf4315684dc5a0c8a600e79c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.97,
LOGANVL.0.RPB.0029.D.82,
KSYVLLE.1.RPB.0024.D.11,
GNRSPWS.0.RPB.0028.D.14,
Server-RC-0x02.0x00.0x01.01FA

Hsd-es-id: N/A"
Original commit date: Fri Jul 5 11:10:56 2024 -0700
Original commit hash: 8bcd9bbe6b6eddaba047ef0b99dffd45b1cf341b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 01ec99292e0c4cf201b8b0a811553a17c102b3c0 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:44 2024 -0700 
-------------------------------------------------------------------------------- 
[IIO] PCIe Root Port with CXL 1.1 connected is listed as not-in-use in boot log

[Issue Description]
Root Port with CXL 1.1 endpoint is not present in config space,
but is in use and should be listed as working in CXL 1.1 mode.

[Resolution]
Fixed listing status of the root port.

Package/Module:
ServerSiliconPkg/Iio

[Impacted Platform]
All server platforms

Hsd-es-id: 18039033700

Original commit date: Thu Jun 27 20:20:04 2024 +0200
Change-Id: Id4b59cb46ead04aaea186c354cacfd5a49816adc
Original commit hash: 59f07d61ac39fd226cd2b1800f04dde898818cfc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/LibraryPrivate/IioDebug.h
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPcieControllerInit.c
ServerSiliconPkg/Iio/Library/IioPcieInit/IioPortInit.c
ServerSiliconPkg/Iio/LibraryPrivate/IioFblpIpLib/IioFblpIp.c

================================================================================ 
Commit: 4907bc349f3855ed3f7773c559d2aca0a2f6c354 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:42 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020252716

Original commit date: Fri Jul 5 04:58:21 2024 -0700
Change-Id: I4ii2dck2g0vbrc3hko2v9z5tf7aix4upoubhlrf3
Original commit hash: 2a6add0081752843ee2ed27f834d2c78e2a391b8

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: a40bab4ca7575fb2ae4ded8400396fd89921456d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:40 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Expand FSP-M size - 2

[Issue Description]
FSP-M size is exceeding the set limit

[Resolution]
Need to increase FSP-M size by 8 blocks from prememory FV.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016407279
Original commit date: Fri Jul 5 16:31:51 2024 +0530
Change-Id: I391e8b0f3fb21670207c379ccddf79694ee58734
Original commit hash: 7849720579a6f4d0e3a2c82b22dc71003edfb919

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.fdf
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 479020df96bf833936a302a3b0f26005f2f65abc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:38 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Heci Flow debug logs

[Feature Description]
In case of HECI Flow there may be multiple messages in the buffer
at the same time. Add debug prints of packets without
clearing the whole buffer.

Package/Module:
OneSiliconPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 13012081319

Original commit date: Wed Jul 3 15:38:55 2024 +0200
Change-Id: Idedd3b38cef5656c12377baf7ed45a843e21af1a
Original commit hash: 86ca2696b97f1d9aef75a55cd46d0f3694fcedfd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Me/Heci/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: e58d6151d280be0556b773bdd2a0a4c353e5122e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:36 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRD][ADR] Suppress fADR Personality1 for GNRD

[Feature Description]
There was an update (WW26'24) on GNRD IO Die Reset HAS that fADR personality1 and Legacy ADR are same and it's non POR for GNRD.
With these changes, we are suppressing the support provided for the same (fADR Personality1).
PcdAdrPersonality1Enabled is set to FALSE for all programs.
Note- If Personality1 is brought back again as POR, by reventing these changes made here, we can test out FADR Personality1

Package/Module: ServerPlatformPkg/Library

[Impacted Platform]
GNRD

Hsd-es-id: 16024656920

Original commit date: Wed Jul 3 16:51:47 2024 +0530
Change-Id: Ie64000ff03166e8332446624995830fa7c3d2eb7
Original commit hash: 782213006028a6f893edccfc58f089e8c2bbb971

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/BoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 52507c71d71eddfc43bca6c309351d5c3f5dd5f6 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:34 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.96,
LOGANVL.0.RPB.0029.D.81,
KSYVLLE.1.RPB.0024.D.10,
GNRSPWS.0.RPB.0028.D.13,
Server-RC-0x02.0x00.0x01.01F9

Hsd-es-id: N/A"
Original commit date: Fri Jul 5 04:10:56 2024 -0700
Original commit hash: 4edc5c3c013f69b21a37c88b1f8dc0957175e416

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 4f4f43cbb1a8329b4be78b5ff980a29bf170087e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:32 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][SGX] Security System Firmware to enable 1LM+2LM and stop using deprecated volMemMode \\FW: Deprecate redundant volMemMode knob in favor of Flat2lmSupport knob

[Feature Description]
Stop using direct access to volMemMode knob.
Use MemDecode api to check memory preconditions for
SGX and secured PRM. Remove not used security api
and rename VolMemMode knob inside SecurityPolicy
to ObsoleteVolMemMode

Package/Module:
ServerSiliconPkg/Security

[Impacted Platform]
BHS

Hsd-es-id: 18038927160

Original commit date: Wed Jun 19 09:20:10 2024 +0200
Change-Id: Ied4996d83d238c63e59b3ed3610c6ba067d2e3f9
Original commit hash: a1697f69dc24a15c0c328734ab5649d0f9c5395a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
ServerPlatformPkg/Include/NvVariableUpdateRule.h
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityGeneral1v0_Inputs.h
ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeaturePrm4v0LibPreMem.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLib.c
ServerSiliconPkg/Security/Cct/Library/FruCpuFeaturePrmLib/4v0/FruCpuFeaturePrmPreMemLibNull.c
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/PrmPreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SgxPreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c

================================================================================ 
Commit: 1b0d9ab6b1be3c90632afa6045beddec1dd6c106 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:29 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Set default OCR knobs values

[Feature Description]
One Click Recovery knobs should be enabled by default.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039116639

Original commit date: Thu Jul 4 16:02:47 2024 +0200
Change-Id: Icf11bbfa121c23a35ecb8812359151189f28715f
Original commit hash: d2795e73c6221af82615d60aa10e5af1ba5d7a7d

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: baabfb420d45c1174785c18bcc0ba2e1989d444c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:26 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.95,
LOGANVL.0.RPB.0029.D.80,
KSYVLLE.1.RPB.0024.D.09,
GNRSPWS.0.RPB.0028.D.12,
Server-RC-0x02.0x00.0x01.01F8

Hsd-es-id: N/A"
Original commit date: Thu Jul 4 23:50:01 2024 -0700
Original commit hash: db733af106928763358cd96e3fb327164a30624f

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 725b383beb176fb61c67e33e9673c932fb1a3048 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:24 2024 -0700 
-------------------------------------------------------------------------------- 
[SMM] Set PcdCpuSmmApSyncTimeout set to 1ms

[Feature Description]
Set PcdCpuSmmApSyncTimeout set to 1ms.

In some cases, certain processors may not be
able to enter SMI, and prolonged waiting could lead to
kernel soft/hard lockup. We have now defined two timeouts.
The first timeout can be set to a smaller value to reduce
the waiting period (PcdCpuSmmApSyncTimeout). Processors
that are unable to enter SMI will be woken up through
SMIIPL to enter SMI, followed by a second waiting period
(PcdCpuSmmApSyncTimeout2). The second timeout can be set to
a larger value to prevent delays in processors entering SMI
case due to the long instruction execution.

This patch set PcdCpuSmmApSyncTimeout set to 1ms, and keep
PcdCpuSmmApSyncTimeout2 same as original PcdCpuSmmApSyncTimeout
value.

Package/Module:
BirchStreamFspPkg/BirchStreamFspSmmPkg.dsc
BirchStreamOpenBoardPkg/Include
LoganvilleRpPkg/PlatformPkg.dsc

[Impacted Platform]
ALL

Hsd-es-id:15016400345

Original commit date: Thu Jul 4 23:35:06 2024 +0800
Change-Id: I8ea9bc47d35a7f44e6ae2cdfa71a818e6605b442
Original commit hash: 08c4e2f37187dea9356c5643285b30fc332e775b

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc

================================================================================ 
Commit: 658e539b17f0f83720110d4d0bbfa656c754a8ad 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:22 2024 -0700 
-------------------------------------------------------------------------------- 
[SMM][SmmCpuFeaturesLib] Change to use the PcdCpuSmmApSyncTimeout2

[Feature Description]
For SmmCpuFeaturesLib, change to use the PcdCpuSmmApSyncTimeout2
instead of using PcdCpuSmmApSyncTimeout. PcdCpuSmmApSyncTimeout
will be used by platform for more flexible configuration in the
following patch.

PcdCpuSmmApSyncTimeout2 is set to the same value as
PcdCpuSmmApSyncTimeout. So, no function impact.

Package/Module:
ServerSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id:15016400344

Original commit date: Thu Jul 4 23:09:44 2024 +0800
Change-Id: I8908e4c28c122c527a0c92d176a8da7ecaf5673f
Original commit hash: 253ddbcb4410626155f19145dd13bcae70cb49f1

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/InternalSyncTimer.c
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: 9dc9a15784e6687a8e7d8019e83fabdfe4d54bbe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:20 2024 -0700 
-------------------------------------------------------------------------------- 
[SMM][SmmCpuFeaturesLib] Define Internal SyncTimer

[Feature Description]
Define an InternalSyncTimer within the SmmCpuFeaturesLib,
rather than utilizing the internal function from PiSmmCpuDxeSmm.
This change aims to decouple PiSmmCpuDxeSmm and
SmmCpuFeaturesLib by eliminating the dependency created by
the SyncTimer.

Package/Module:
ServerSiliconPkg/Cpu

[Impacted Platform]
ALL

Hsd-es-id:15016400340

Original commit date: Thu Jul 4 22:53:49 2024 +0800
Change-Id: I9b5a313ba3f092ab66f4e60128c3abcc9c4439bc
Original commit hash: 02e8720df9aa813929a578c9938f00cbfbac4e2a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/InternalSyncTimer.c
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ServerSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: 7a1b61840a7a30b59c048f0493d6d3ccd62f6870 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:17 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should set TxVref for both subchannels for ML step

[Feature Description]
BIOS should set TxVref for both subchannels

Package/Module: CpRcPkg/MrcMachineLearningSupportLib

[Impacted Platform]
SRF, GNR, CWF

Hsd-es-id: 15016343970

Original commit date: Wed Jun 26 15:14:08 2024 +0800
Change-Id: I0ef94b0b1e28faf1661e4989444cd5ad0e6fa9cc
Original commit hash: 06cb2812c4f1cb882c138b8c1e21ba967d3390e8

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c

================================================================================ 
Commit: ee7af1b858d3b7c2e6009ee30442cccddf0b92e1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:15 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.94,
LOGANVL.0.RPB.0029.D.79,
KSYVLLE.1.RPB.0024.D.08,
GNRSPWS.0.RPB.0028.D.11,
Server-RC-0x02.0x00.0x01.01F7

Hsd-es-id: N/A"
Original commit date: Thu Jul 4 11:10:52 2024 -0700
Original commit hash: 603a3cb4a28b284cd7abc6d0559e37edf970a0fc

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 040e0c14e952c3c34174ef02bafbddf6c9f80028 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:13 2024 -0700 
-------------------------------------------------------------------------------- 
[CPU] Add SmmRelocationEnable CPU policy and UPD

[Feature Description]
Add SmmRelocationEnable CPU policy and UPD for bootloader to config
the SmmRelocation in PEI phase enable/disable.

Package/Module:
ServerSiliconPkg/Cpu
BirchStreamFspPkg/Upd

[Impacted Platform]
ALL

Hsd-es-id:15016387057

Original commit date: Fri Jun 28 10:54:32 2024 +0800
Change-Id: I0d64d94a6829cd78b281dd3ca9ef6441362314cb
Original commit hash: f3c7e57e74b9026997c44be61cee9377ce9745e5

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/PeiCpuPolicyUpdateFspLib.c
BirchStreamOpenBoardPkg/Library/PeiCpuPolicyUpdateFspLib/UnitTest/PeiCpuPolicyUpdateFspLibTestCase.c
ServerSiliconPkg/Cpu/Include/Library/CpuPreMemPolicyLib.h
ServerSiliconPkg/Cpu/Library/CpuInitPostMemLib/CpuInitPostMem.c
ServerSiliconPkg/Cpu/Library/CpuPreMemPolicyLib/CpuPreMemPolicyLib.c

================================================================================ 
Commit: e3b3ff7111daa878288389569f11c3d82356bbb1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:11 2024 -0700 
-------------------------------------------------------------------------------- 
HSTI errors seen in Boot Log

[Issue Description]
BIOS Region Flash Write Access Test is failing

[Resolution]
Add BIT8 and BIT11 to allowed bits in BRWA test

Package/Module: ServerPlatformPkg/HstiIhvProviderDxe

[Impacted Platform]
ALL

Hsd-es-id: 18039114269

Original commit date: Tue Jul 2 16:29:41 2024 -0700
Change-Id: I26e749f521d3dc399fadc3ea422a018a173ab947
Original commit hash: 133819f8365615a0a265a77833a635a28d87cdb2

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/Hsti/HstiIhvProviderDxe/BHS/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 7a4c632379101a623207b6ccc3a6dd31fbe36dcd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:09 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.93,
LOGANVL.0.RPB.0029.D.78,
KSYVLLE.1.RPB.0024.D.07,
GNRSPWS.0.RPB.0028.D.10,
Server-RC-0x02.0x00.0x01.01F6

Hsd-es-id: N/A"
Original commit date: Thu Jul 4 09:18:04 2024 -0700
Original commit hash: 7d3418e31b7157075dd4599fe58e5e2c8b977dcd

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3db0ffd77944399db334a6f8331bb3c1ecb8964a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:07 2024 -0700 
-------------------------------------------------------------------------------- 
Remove unsupported SoL terminal type from SMBIOS tables.

[Issue Description]
VT100+ no longer supported from Intel CSME 14.0 and later

[Resolution]
Removed no longer supported terminal capability definition.

Package/Module:
OneSiliconPkg
GnrwsRpPkg

[Impacted Platform]
ALL

Hsd-es-id: 18039109578

Original commit date: Tue Jul 2 14:51:56 2024 +0200
Change-Id: I5ae23a79f63074a4168643c190e6f70cf315b336
Original commit hash: a74f63288f555756e052b24a519815ddff854763

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
OneSiliconPkg/Include/MeSmbios.h
OneSiliconPkg/IpBlock/Amt/Library/DxeAmtSupportLib/DxeAmtSupportLib.c

================================================================================ 
Commit: d12d4321be432ceaf8881065b520ac981759da19 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:03 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS to send the checkpoints to PFR CPLD on all boards

[Issue Description] or [Feature Description]
BIOS sends the checkpoints to PFR CPLD on Legacy board only

[Resolution]
1) This is due to a new requirement for CPU Attestation.
2) Currently, BIOS sends the checkpoints to PFR CPLD on Legacy board only.
3) This requirement needs BIOS to send the checkpoints to PFR CPLD on all boards (Legacy as well as Non-Legacy).

The BIOS changes are generic for all platforms (2S/4S/8S) and for all projects (GNR, DMR).

Package/Module:
Intel\ServerSecurityPkg\Pfr
Files changed: PfrDxe.c, PfrDxeLib.c, PfrDxeLib.h, PfrPei.c

[Impacted Platform]
ALL

Hsd-es-id: 22020246278
Original commit date: Wed Jul 3 13:23:24 2024 -0700
Change-Id: I29a659b2425b1e28bdf34cbd86a21e4561264dce
Original commit hash: da3cbce459a9b1d5339897d0410203495dc058a7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Pfr/Dxe/PfrDxe.c
ServerSecurityPkg/Pfr/Library/Common/PfrLibDxe.c
ServerSecurityPkg/Pfr/Library/Common/PfrLibDxe.h
ServerSecurityPkg/Pfr/Pei/PfrPei.c

================================================================================ 
Commit: e5491f8e9e721aa9e92366a8e5a1f37700f93cdb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:43:01 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing compiler warnings:
Fixed missing parentheses inside macros.

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039115443

Original commit date: Thu Jul 4 12:40:53 2024 +0200
Change-Id: I888621bda39e9aad4ce537452738f887691b9988
Original commit hash: 407164c4da297e5549984024e40d49806a6a50e4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/PlatformErase/Include/RemotePlatformErase.h

================================================================================ 
Commit: 123bf537eaa45884d09448d81b558d7a49c70bf2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.92,
LOGANVL.0.RPB.0029.D.77,
KSYVLLE.1.RPB.0024.D.06,
GNRSPWS.0.RPB.0028.D.09

Hsd-es-id: N/A"
Original commit date: Thu Jul 4 04:43:16 2024 -0700
Original commit hash: 8c68aeef3294e9a71b2513ce608790edf4462579

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 86bc032c59f004b6c522e605e9c5a6e2f53beffd 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:57 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.91,
LOGANVL.0.RPB.0029.D.76,
KSYVLLE.1.RPB.0024.D.05,
GNRSPWS.0.RPB.0028.D.08,
Server-RC-0x02.0x00.0x01.01F5

Hsd-es-id: N/A"
Original commit date: Thu Jul 4 02:44:33 2024 -0700
Original commit hash: 8ebb89356f2b78722271ee76a56992f3c0ba17fb

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 8dd47fa6cc2c3798cda0280f087d82eeed6bf82e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:55 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-D]Adjust CS signal accordingly with Clock delay

There were gaps with CS signal wrt CLK delay.

Hsd-es-id: 16024280665
Original commit date: Fri May 24 08:47:34 2024 +0530
Change-Id: Ie1a219c32dc06e48e5b7810ebe48255926e43f1b
Original commit hash: ce3a862de7bbcedd055d4fa8f57f070bf518c30a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemDdrioIpLib.h
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Common/MemCmdControlCommon.c

================================================================================ 
Commit: 401bd24d6d53fa17ac5da8c1b77b1648a44c3fa8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:53 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] AET tracehub destination should be always PCH

[Feature Description]
AET need to be redirected to PCH because SOC side
has no streaming destination and PCH USB2 is only
possible destination.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039095127

Original commit date: Tue Jul 2 10:20:28 2024 +0200
Change-Id: I834777bda44e367dccc567233999f087701b9967
Original commit hash: 37ed55dd738449753366a1629c649fe229de7c24

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/PchDebugSetup.hfr
OneSiliconPkg/Product/GnrWs/Include/MtlPchSetupVariable.h
ServerPlatformPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMemGnrWs.c

================================================================================ 
Commit: c384f57b12caa0c017b966ed168e7067e458a4de 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:51 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Platform Erase - PSR events logging

[Feature Description]
When BIOS performs Local/Remote Platform Erase it should inform
CSME FW about erase events via HECI interface, so the CSME FW
will log that in PSR ledger.

Package/Module:
GnrwsRpPkg/Features/Me/PlatformErase

[Impacted Platform]
GnrWs

Hsd-es-id: 18039075250

Original commit date: Mon Jul 1 12:54:01 2024 +0200
Change-Id: I1d0a6569abeaabb2bd64ab749a157fddf620354c
Original commit hash: 0d5c7fd3b0d020546a0c8724d50c2b616ad2c663

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/Me/PlatformErase/Include/RemotePlatformErase.h
GnrwsRpPkg/Features/Me/PlatformErase/LocalPlatformErase.h
GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.c
GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.inf
GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.c
GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.h
GnrwsRpPkg/Features/Me/PlatformErase/RpePsrSupport.c
GnrwsRpPkg/Features/Me/PlatformErase/RpePsrSupport.h

================================================================================ 
Commit: e41deb6414ebb80aca3478c4e9cbd621024d27f8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:49 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Added Platform Erase feature

[Feature Description]
Intel Remote Platform Erase includes the following functionality:
- TPM Clear: Deleting all created keys associated with the TPM, and data protected by those keys, such as a virtual smart card or a login PIN.
- Restoring BIOS Settings to EOM (End of Manufacture) state: Restoring the BIOS to a golden configuration specified by the system designer.
- Unconfiguring Intel CSME Firmware: Full unprovisioning of Intel AMT and returning it to the default state. This disables the Intel AMT features.
- Enabling OEM Custom Actions: Allows for OEM custom actions as defined by the OEM or IBV.
- Clearing BIOS variables: Ensures clearing of BIOS NV variables.

Package/Module:
BirchStreamFspPkg
GnrwsRpPkg/Features/Me/PlatformErase
OneSiliconPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18038991746

Original commit date: Wed Jun 19 15:32:02 2024 +0200
Change-Id: If9fcf47292e5f19524d2719b4ba4ae48ae122082
Original commit hash: 2c58573204ad3223d329edc59ae003c293e70919

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLibPcd.inf
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Features/Me/PlatformErase/Include/Library/RpeOemCustomLib.h
GnrwsRpPkg/Features/Me/PlatformErase/Include/RemotePlatformErase.h
GnrwsRpPkg/Features/Me/PlatformErase/Include/RpeParameter.h
GnrwsRpPkg/Features/Me/PlatformErase/Library/RpeOemCustomLib/RpeOemCustomLib.c
GnrwsRpPkg/Features/Me/PlatformErase/Library/RpeOemCustomLib/RpeOemCustomLib.inf
GnrwsRpPkg/Features/Me/PlatformErase/LocalPlatformErase.c
GnrwsRpPkg/Features/Me/PlatformErase/LocalPlatformErase.h
GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.c
GnrwsRpPkg/Features/Me/PlatformErase/RemotePlatformErase.inf
GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.c
GnrwsRpPkg/Features/Me/PlatformErase/RpeAmtSupport.h
GnrwsRpPkg/Features/Me/PlatformErase/RpeEraseActions.c
GnrwsRpPkg/Features/Me/PlatformErase/RpeEraseActions.h
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/PchSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/MeSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/PlatformPkg.dsc
GnrwsRpPkg/PlatformPkg.fdf
OneSiliconPkg/Include/AsfMsgs.h
OneSiliconPkg/Include/Library/DxeAsfLib.h
OneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
OneSiliconPkg/Product/GnrWs/Include/MeSetupVariable.h
ServerPlatformPkg/Include/Configuration.h
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Include/SetupLibInternal.h
ServerPlatformPkg/Include/SetupTable.h
ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
ServerPlatformPkg/PlatformPkg.dec

================================================================================ 
Commit: 130fb567e7d2716feb1447c33fd2dfd598e6ce96 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:46 2024 -0700 
-------------------------------------------------------------------------------- 
YB on SOL device

[Issue Description]
There is no ITSS Config table for ME devices in SiPolicy.

[Resolution]
Switched to using PchPolicy, which includes ITSS Config table.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 13012057184

Original commit date: Wed Jul 3 14:17:18 2024 +0200
Change-Id: Ifdae6f06a2738c390b2b88e5c2fb7d56b704eb45
Original commit hash: 39b94dc3392fe1f6fc75bcfbf969c060795003e2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeInitLib/MtlPchPeiMeInitLib.inf
OneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchMeInitLib/PeiMePchInitLib.c

================================================================================ 
Commit: 6c95fd11801e78c837515ea5f09748c84afd0110 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:44 2024 -0700 
-------------------------------------------------------------------------------- 
Set iobase and mbase to -1 so it can reset the HIOPs shadow registers back to default

[Issue Description]
When enabling early VGA the screen glitches for some systems.
This was possible due to the different reset values for HIOP and root ports
causing decoding to still happen.

[Resolution]
Set iobase and mbase to -1 so it can reset the HIOPs shadow registers back to default

Package/Module: ServerSiliconPkg/ChipGnrSrf

[Impacted Platform]
Default GNR-SP, GNR-AP.

Hsd-es-id: 15016361842

Original commit date: Fri Jun 28 15:34:20 2024 -0500
Change-Id: I887d4feac608b429bf4e9b8fe4050825aef6f34e
Original commit hash: 6f87080195dd8e3318073251d4584704c8324644

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Include/Library/IioMs2iosfInit.h
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/Gen3/IioMs2IosfInitGen3.c
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/IioMs2IosfInitNull.c
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: 99e51ea832cdcf16034678d8aae174a8093dd2dc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.90,
LOGANVL.0.RPB.0029.D.75,
KSYVLLE.1.RPB.0024.D.04,
GNRSPWS.0.RPB.0028.D.07,
Server-RC-0x02.0x00.0x01.01F4

Hsd-es-id: N/A"
Original commit date: Wed Jul 3 11:10:40 2024 -0700
Original commit hash: 0d8b40a929e0597ac173e450519bbc73b9e343e1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: a095e4e9f04e79f7145d52b055bae7e25358674f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:38 2024 -0700 
-------------------------------------------------------------------------------- 
Nbias based adjustment thresholds for RDIMM 2DPC

[Feature Description]
Update only RDIMM 2 DPC configurations with new thresholds obtained through system measurements directly.

[Resolution]
Add RDIMM 2 DPC check and Small, Medium, Large Tresholds.

Package/Module: Library/MemDdrioIpLib

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.kaseyville_graniterapids-d

Hsd-es-id: 14022730637

Original commit date: Fri Jun 28 10:01:53 2024 -0600
Change-Id: I6f806cafd45ee830c37b575c0baae5c9801893d9
Original commit hash: 3e842ed365944d37f77b40fb272a1394f3b46164

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemDdrioIpLib/Gen3/MemNbiasBasedRxDqsAdjust.c

================================================================================ 
Commit: 22baa2d355f7d3f5f827948407b2e544b5a2eab2 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:36 2024 -0700 
-------------------------------------------------------------------------------- 
Fix SNC cluster remap logic in memory interleaving.

[Issue Description]
System with UPI port twisted topology 05_14_23_32_41_50 kernel panics
with UPI Affinity enabled in SNC. The failure happens during forward
address decode because of cross-SNC cluster MC access.

[Resolution]
Setup the 1LM/2LM address map interleaved in clusters based on which cluster
the UPI link gets connected to for SNC.
When there is a Socket1 cluster remap in SNC, memory interleaving shall
follow the remap sequence to map SNC clustered ranges based on their remap
cluster ID. For instance, if Socket1 remap in SNC3 is {1,0,2} the system
address map shall be arranged as Socket1 SNC1 having the lowest range followed
by Socket1 Cluster 0.
Program Socket1 SNC and XPT prefetch ranges following the remap
sequence where cluster 0 is the range from cluster 1 in SAD table.
Change covers below areas:
1. SAD/TAD setup in memory address decoder
2. Security encrypted ranges for MKTME
3. Memory proximity domains in NUMA ACPI table
4. Cluster range, prefetch ranges and Mini SAD MC map.

Package/Module: ServerSiliconPkg/MemDecodeLib

[Impacted Platform]
BHS AP UCC SP XCC

Hsd-es-id: 14022629840

[Testing Completed] RcSim Test BIOS verification

Original commit date: Tue Jun 18 17:51:49 2024 -0700
Change-Id: I3c9707e90c4011ed39938cbaa220f15069bda4b2
Original commit hash: da76b792377238875c7836af3c3d6fd2e693aa2a

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/NumaAcpiTableLib/NumaAcpiTable.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeSncXptNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeSncXpt.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c

================================================================================ 
Commit: 33071611181eee87b01894be8e0da4065bf33b5a 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:34 2024 -0700 
-------------------------------------------------------------------------------- 
Disabling PcdAdrDefault by default for GNRD

[Issue Description]
Failed to initialize SGX and TDX version with 23.D86

[Resolution]
Disabling PcdAdrDefault by default for GNRD since it is failing to initialize SGX and TDX version with 23.D86

Package/Module: BirchStreamOpenBoardPkg/Include/

[Impacted Platform]
GNRD

Hsd-es-id: 16024659373

Original commit date: Wed Jul 3 18:21:11 2024 +0530
Change-Id: Ic4120e560f5267db164a1c9da940db20458e66d3
Original commit hash: 1d3f5da755c0c1dc6cb3e74377be8be453aa1baa

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc

================================================================================ 
Commit: e3acb2ce89004bdfe2a2d0cc06216d4a43b678af 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:32 2024 -0700 
-------------------------------------------------------------------------------- 
GNRWS: Compilation using GCC fails

[Feature Description]
Add support and build script changes for GCC

[Resolution]
- Fixing compiler warnings:
Fixed missing casting pointers.
Added check for Status, not used before.
Avoid duplicated symbols in UBA tables.
Avoid redefine CONCATENATE2/CONCATENATE3.
Removed not used varaible.
- Fixed filename on case sensitive filesystems.

Package/Module:
GnrwsRpPkg, ServerPlatformPkg, ServerSecurityPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039110957

Original commit date: Wed Jul 3 11:01:37 2024 +0200
Change-Id: I888621bda39e999d4ce537452738f887691b9988
Original commit hash: 8b01fbaee0b659b9d2a08e598953842710cff24f

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupPreProcTools.hfr
GnrwsRpPkg/Platform/Dxe/Setup/UnitTest/DxePlatformTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/HdaVerbTableInit.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerSecurityPkg/Library/BiosGuardInitLib/BiosGuardInit.c

================================================================================ 
Commit: c3bc2603f6bdc2f4e758eb5bb2a03fbeb4f883b5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:30 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.89,
LOGANVL.0.RPB.0029.D.74,
KSYVLLE.1.RPB.0024.D.03,
GNRSPWS.0.RPB.0028.D.06

Hsd-es-id: N/A"
Original commit date: Wed Jul 3 04:11:21 2024 -0700
Original commit hash: 19733a956a14985a7e9dd517415dbf97565c68b0

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 250ed4c1291809f9c23bf7967deea0fd0f6e4127 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:28 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.88,
LOGANVL.0.RPB.0029.D.73,
KSYVLLE.1.RPB.0024.D.02,
GNRSPWS.0.RPB.0028.D.05,
Server-RC-0x02.0x00.0x01.01F3

Hsd-es-id: N/A"
Original commit date: Wed Jul 3 02:46:13 2024 -0700
Original commit hash: 02e61c202fea3d49f2e154b836299bf86b6fb66e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 590207ff1e2fdf78f4ebe1c6f1e86cd510a777ed 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:26 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 RcvEn adjust for 3 tck preamble

[Issue Description] or [Feature Description]
For 3 tck read preamble, if trained receive enable delay by receive enable fine is less than 32, add it by 128 to make it support strobe_invert at read dq dqs coarse.

[Resolution]

Package/Module: CpRcPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016340021

Original commit date: Wed Jun 26 23:58:16 2024 +0800
Change-Id: Ie7326a3c5cca44dce12479c35ebb08f2ac2d936b
Original commit hash: 219e5033eeced5fa07cb2ad17687d84cb16b24e6

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemRecEnableDdr5.c

================================================================================ 
Commit: b14fc311d9f4c9bb84a2b70ded8040582ebb8205 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:22 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] inject key hash for TXT feature validation support

[Feature Description]
Inject the key hash for TXT related feature validation support

Package/Module: ServerPlatformPkg/BuildStep

[Impacted Platform]
GNRWS

Hsd-es-id: 15016386384

Original commit date: Wed Jul 3 13:28:11 2024 +0800
Change-Id: Ic35033f33b941f55fb70d4bdda26ef94bc0bbe4f
Original commit hash: c51e747fd4cba4916c395cbd5a7d2ddf19e46c5f

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: b200af46289c76334310b4aa1a6b5e685b6a4551 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:20 2024 -0700 
-------------------------------------------------------------------------------- 
Refine PL1&PL2 String

[Feature Description]
Refine PL1&PL2 String in hre/uni

Package/Module: ServerPlatformPkg/SocketSetup

[Impacted Platform]
ALL

Hsd-es-id: 15016381167

Original commit date: Tue Jul 2 16:09:17 2024 +0800
Change-Id: I9571cb66d397b32e0aa797b35c4a71fb26e6124c
Original commit hash: 894ce0fdec2b90d147d7508783a68dc2523eaa39

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagementSetup.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/PowerManagmentSetupStrings.uni

================================================================================ 
Commit: 39638ecd4f33f29c74c8a369edb050c4eda5a8c1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:18 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.87,
LOGANVL.0.RPB.0029.D.72,
KSYVLLE.1.RPB.0024.D.01,
GNRSPWS.0.RPB.0028.D.04

Hsd-es-id: N/A"
Original commit date: Tue Jul 2 19:10:06 2024 -0700
Original commit hash: 3dda4f5e91833d5af53474af4eaa8688ec08e45a

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: c87ae505931e8cbc0dd9f9b37db85e36a2400a48 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:16 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.86,
LOGANVL.0.RPB.0029.D.71,
KSYVLLE.1.RPB.0023.D.99,
GNRSPWS.0.RPB.0028.D.03,
Server-RC-0x02.0x00.0x01.01F2

Hsd-es-id: N/A"
Original commit date: Tue Jul 2 18:44:21 2024 -0700
Original commit hash: d32033f5b0d9c44d0c0165a4d1fa2c62d8006f5c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 70f8685c4042b2aba77413fce6b90cb7adf04eda 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:14 2024 -0700 
-------------------------------------------------------------------------------- 
Add BIOS Guard Support

[Feature Description]
Add code change for BIOS Guard Support

Package/Module: BirchStreamOpenBoardPkg/GnrwsRpPkg/ServerPlatformPkg/ServerSecurityPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016349035

Original commit date: Wed Jun 26 12:39:58 2024 +0800
Change-Id: I5d699e057bac5e487b089ffd314966be6172865e
Original commit hash: 1548f903477792365c5c02b43609cba8504d2dba

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.dsc
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c
ServerPlatformPkg/Universal/TraceHubStatusCodeHandler/Smm/TraceHubStatusCodeHandlerSmm.inf
ServerSecurityPkg/Library/BiosGuardInitLib/BiosGuardInit.c

================================================================================ 
Commit: ca379c09d922aa010219aced1d8957f75c366645 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:12 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016383735

Original commit date: Wed Jul 3 02:02:26 2024 +0800
Change-Id: I9ea0851fbd3e2d95da6e7692cc4f70584db39b38
Original commit hash: d9aded333446b2ace83c0b57b1076a5a393c5b5d

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 0b4eae5840e48eeb4cc5c89fb6e382be8a7fa35c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:10 2024 -0700 
-------------------------------------------------------------------------------- 
Issue with address duplication Mppr - Overridings values

[Issue Description]
When handling duplicate addresses in MPPR the value is overwritten instead of masked.
This causes nibble mask for duplicate MPPR to be incorrect.

[Resolution]
This change ensures that when a duplicated address in MPPR occurs
the value of the mask is updated instead of overwritten

Package/Module: CpRcPkg

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.kaseyville_graniterapids-d,bios.loganville_grandridge

Hsd-es-id: 15016281971

Original commit date: Mon Jul 1 11:44:13 2024 -0600
Change-Id: Iddbefbc9522c45949f155fa52cb87510276cc859
Original commit hash: 49b10789b104b9786d2b95ce7a411b01c76cc23e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemBuiltInSelfTest.c

================================================================================ 
Commit: 3a220cb4af4e9475a987ac5d533ad2f630758f6f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:07 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.85,
LOGANVL.0.RPB.0029.D.70,
KSYVLLE.1.RPB.0023.D.98,
GNRSPWS.0.RPB.0028.D.02,
Server-RC-0x02.0x00.0x01.01F1

Hsd-es-id: N/A"
Original commit date: Tue Jul 2 11:08:37 2024 -0700
Original commit hash: 1bddfb07094a3c9e15156764b763482168b244db

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: b260964cc775f91ebd65b232de2dc1623c948f88 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:42:05 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Add Overclocking Support for GNRWS

[Feature Description]
1. Add Overclocking support
2. Expand 16 KB size for FSP-M FV

Package/Module:
BirchStreamFspPkg
BirchStreamOpenBoardPkg
GnrwsRpPkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 14022403609

Original commit date: Mon May 13 17:04:30 2024 +0800
Change-Id: I4b1aefe9f101c272987167347d1bb9fdccadb262
Original commit hash: 338287215c5584769520580b98d2829ac7059863

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/BuildConfigGnrWs.ini
BirchStreamFspPkg/GnrwsFspPkg.fdf
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLibPcd.inf
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgCommonPcd.dsc
BirchStreamOpenBoardPkg/Library/SetupLib/DxeSetupLib.inf
BirchStreamOpenBoardPkg/Library/SetupLib/PeiSetupLib.inf
BirchStreamOpenBoardPkg/PlatformPkg.dec
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
GnrwsRpPkg/Include/Dsc/PlatformPkgComponents.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPeiLib.dsc
GnrwsRpPkg/Platform/Dxe/Setup/Advanced.vfr
GnrwsRpPkg/Platform/Dxe/Setup/DxePlatform.inf
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.c
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.h
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetup.uni
GnrwsRpPkg/Platform/Dxe/Setup/OverclockSetupDomain.hfr
GnrwsRpPkg/Platform/Dxe/Setup/OverclockStringPool.hfr
GnrwsRpPkg/Platform/Dxe/Setup/Overclocking.hfr
GnrwsRpPkg/Platform/Dxe/Setup/Overclocking.uni
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.c
GnrwsRpPkg/Platform/Dxe/Setup/SetupPlatform.h
GnrwsRpPkg/Platform/Dxe/Setup/SetupPreProcTools.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SetupStrings.uni
GnrwsRpPkg/Platform/Dxe/Setup/UnitTest/DxePlatformTest.inf
GnrwsRpPkg/PlatformPkg.fdf
GnrwsRpPkg/Tool/InterfaceCheck/InterfaceAllowList.ini
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.inf
ServerPlatformPkg/Features/Overclocking/Pei/PlatformOcPolicyPei/PlatformOcPolicyPei.c
ServerPlatformPkg/Features/Overclocking/Pei/PlatformOcPolicyPei/PlatformOcPolicyPei.inf
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Dxe/PlatformVariableInitDxe.inf
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/DefaultNvVarInfoGnrSrf.h
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.c
ServerPlatformPkg/Features/Variable/PlatformVariableGnr/Pei/PlatformVariableInitPei.inf
ServerPlatformPkg/Include/Guid/OcSetupVariable.h
ServerPlatformPkg/Include/Guid/SetupVariable.h
ServerPlatformPkg/Include/Library/OcPolicyUpdateCommonLib.h
ServerPlatformPkg/Include/Library/PeiOcPolicyUpdateLib.h
ServerPlatformPkg/Include/NvVariableUpdateRule.h
ServerPlatformPkg/Include/SetupLibInternal.h
ServerPlatformPkg/Include/SetupTable.h
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.c
ServerPlatformPkg/Library/OcPolicyUpdateCommonLib/OcPolicyUpdateCommonLib.inf
ServerPlatformPkg/Library/PeiOcPolicyUpdateLib/PeiOcPolicyUpdateLib.c
ServerPlatformPkg/Library/PeiOcPolicyUpdateLib/PeiOcPolicyUpdateLib.inf
ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c
ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
ServerPlatformPkg/Platform/Pei/SetupDefaultDummy/SetupDefaultValue.inf
ServerPlatformPkg/PlatformPkg.dec
ServerSiliconPkg/Include/Cpu/Msr/Gnr/GenerationMsr.h
ServerSiliconPkg/Include/Cpu/Msr/MiscMsr.h
ServerSiliconPkg/Overclocking/Include/Library/PeiOcPolicyLib.h
ServerSiliconPkg/Overclocking/Include/OcLimits.h
ServerSiliconPkg/Overclocking/Include/OcPolicyPei.h
ServerSiliconPkg/Overclocking/Include/Ppi/OcPolicyPpi.h
ServerSiliconPkg/Overclocking/Library/PeiOcPolicyLib/PeiOcPolicyLib.c
ServerSiliconPkg/Overclocking/Library/PeiOcPolicyLib/PeiOcPolicyLib.inf
ServerSiliconPkg/Overclocking/OcInit.c
ServerSiliconPkg/Overclocking/OcInit.h
ServerSiliconPkg/Overclocking/OcInit.inf
ServerSiliconPkg/Overclocking/OcInitPostMem.c
ServerSiliconPkg/Overclocking/OcInitPostMem.inf
ServerSiliconPkg/Overclocking/OcSupport.c
ServerSiliconPkg/Overclocking/OcSupport.h
ServerSiliconPkg/Product/BirchStream/PostMemorySiliconFv.fdf
ServerSiliconPkg/Product/BirchStream/PreMemorySilliconFv.fdf
ServerSiliconPkg/Product/BirchStream/SiPkgCommonLib.dsc
ServerSiliconPkg/Product/BirchStream/SiPkgPei.dsc
ServerSiliconPkg/SiliconPkg.dec

================================================================================ 
Commit: 85a989865325ea52e85e17b01a7005c271321930 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.84,
LOGANVL.0.RPB.0029.D.69,
KSYVLLE.1.RPB.0023.D.97,
GNRSPWS.0.RPB.0028.D.01

Hsd-es-id: N/A"
Original commit date: Tue Jul 2 04:10:49 2024 -0700
Original commit hash: 89395d35c3a64ccbb638004b4bfeaf23f339dd29

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: dc77274fd9588a0625a507bc69eecac7a0850f65 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:57 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]GNR WS IFWIGen.py generating wrong size ifwi

[Issue Description]
GNR WS IFWIGen.py generating wrong size ifwi

[Resolution]

Package/Module:ServerPlatformPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016154200

Original commit date: Wed Jun 5 13:06:28 2024 +0530
Change-Id: I4fc7ee223294d6f9f8db160a3d63118b4234d34b
Original commit hash: c24da6fabf167da61805e73fe5cb4632bb1aad7e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/IFWIGen.py

================================================================================ 
Commit: f2ec457fe78bf11a277cc9c765f78dd022648233 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:55 2024 -0700 
-------------------------------------------------------------------------------- 
Enable the Package-C State with C6 in Auto Mode for GNRD B0 and HCC

[Feature Description]
Enable PC6 by default for GNR-D(B0 Stepping and HCC Chop)

Package/Module:ServerPlatformPkg/PpmPolicyUpdateCommonLib

[Impacted Platform]
GNR-D B0 and HCC.

Hsd-es-id: 15016368326

Original commit date: Mon Jul 1 13:45:49 2024 +0800
Change-Id: I5ddbbf03343121d9d0224415c97779aa2287cb17
Original commit hash: 9bc766e7f3c18df9a853e861daeb47ef98f45426

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Library/PpmPolicyUpdateCommonLib/PpmPolicyUpdateCommonLib.c

================================================================================ 
Commit: f0156ba34b6d92b4bab4dff34d981942d7ff4c44 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:53 2024 -0700 
-------------------------------------------------------------------------------- 
Porting BGUP generate and update delta from MTL

[Feature Description]
According to BIOS Guard module implementation on GNRWS, it shuold follow
MTL using version 2.

Porting BGUP generate flow and BIOS Guard update flow delta from MTL.

Package/Module: GnrwsRpPkg/BiosGuard

[Impacted Platform]
GNRWS

Hsd-es-id: 15016356824

Original commit date: Tue Jul 2 09:39:00 2024 +0800
Change-Id: I231a9e473b46bc2af5788b5629ac0c4fdf3b5e3f
Original commit hash: 0ab21edc64847b80ac4084e8bc375809bbac95ab

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/BgupImageSupport.c
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/BgupImageSupport.h
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
GnrwsRpPkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
ServerPlatformPkg/Platform/DxeSmm/BiosGuard/BiosGuardServices.c

================================================================================ 
Commit: 502b34fc09c9af3f42174dd64693d9bc5b012c6c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:51 2024 -0700 
-------------------------------------------------------------------------------- 
Supporting MiniDpe hashing for firmware file system boot

[Resolution]
Boot hashes would be sent to S3M on following cases.
Case1: If input dev path is not NULL and it is hardware device path
then send the hash by reading the file in file system.
Case2: If input dev path is not NULL and it is firmware volume device path
then parse the dev path, find the ffs detail,
read the buffer from ffs if input buffer is NULL or use input buffer,
hash it and send to S3M.
Case3: Use input FileBuffer to send the hash.

Hsd-es-id: 14022743503

Original commit date: Mon Jun 10 22:33:22 2024 -0400
Change-Id: Ifd0f69d2540c849e1198bd6d1916a3621449e485
Original commit hash: ef6bcf9042a26fab46bf3ca2d90df6194212875d

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/MiniDpe/BootFileDpe.c

================================================================================ 
Commit: 1cb5bb3d8268d934fc5560188d9ec469feb9192b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:49 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.83,
LOGANVL.0.RPB.0029.D.68,
KSYVLLE.1.RPB.0023.D.96,
GNRSPWS.0.RPB.0027.D.99,
Server-RC-0x02.0x00.0x01.01F0

Hsd-es-id: N/A"
Original commit date: Mon Jul 1 11:10:52 2024 -0700
Original commit hash: b2d01fcfc675217df7f6f12d91aeba6cdda6cc5d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: d5fc70d7c3fc0891cd2558b0c9f82d72bea75820 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:47 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Update 'BeechnutCity' to 'GNRWS' for correcting the platform name in source code

[Issue Description]
BeechnutCity is not supported in GNRWS and code cleanup is required.

[Resolution]
Added UBA support for GNRWS platforms and removed BeechnutCity related UBA files from GnrwsRpPkg.
And updated the UBA related files in BirchStreamOpenBoardPkg to be compatible with GNRWS platforms.
Replaced BeechnutCity to GNRWS for removing the refence of the same from GnrwsRpPkg

Package/Module:
GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 16024516558

Original commit date: Fri Jun 14 18:16:09 2024 +0530
Change-Id: If14230b04f45f919f380060028673a8b01b14fe1
Original commit hash: 20334456b1d0b1b86859dfc9790ada868ec35409

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Protocol/UbaMakerProtocol.h
BirchStreamOpenBoardPkg/PlatformPkg.dec
BirchStreamOpenBoardPkg/PlatformPkg.dsc
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/BoardInitDxe.c
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/BoardInitDxe.inf
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/UnitTest/BoardInitDxeTest.inf
BirchStreamOpenBoardPkg/Uba/BoardInit/Dxe/UnitTest/BoardInitDxeTestCase.c
BirchStreamOpenBoardPkg/Uba/UbaDxeRpBoards.fdf
BirchStreamOpenBoardPkg/Uba/UbaRpBoards.dsc
GnrwsRpPkg/Include/Protocol/UbaMakerProtocol.h
GnrwsRpPkg/Platform/Pei/PlatformInfo/PlatformInfo.c
GnrwsRpPkg/Platform/Pei/PlatformInfo/UnitTest/PlatformInfoTestCase.c
GnrwsRpPkg/PlatformPkg.dec
GnrwsRpPkg/Test/GnrwsRpUnitTestPkg.dsc.inc
GnrwsRpPkg/Uba/UbaDxe.dsc
GnrwsRpPkg/Uba/UbaDxe.fdf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SetupCfgUpdateDxe/UnitTest/SetupCfgUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/AcpiStaticData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/DeviceDataInstall.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/PlatformDeviceDataSRP.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Dxe/StaticSkuDataDxe/UnitTest/StaticSkuDataDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsCRB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SetupCfgUpdateDxe/UnitTest/SetupCfgUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/AcpiStaticData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/DeviceDataInstall.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/PlatformDeviceDataSRP.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Dxe/StaticSkuDataDxe/UnitTest/StaticSkuDataDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsERB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SetupCfgUpdateDxe/SetupCfgUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SetupCfgUpdateDxe/UnitTest/SetupCfgUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SmbiosDataUpdateDxe/SmbiosDataUpdateDxe.uni
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/SmbiosDataUpdateDxe/UnitTest/SmbiosDataUpdateDxeTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/AcpiStaticData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/DeviceDataInstall.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/PlatformDeviceDataSRP.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/StaticSkuDataDxe.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Dxe/StaticSkuDataDxe/UnitTest/StaticSkuDataDxeTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/AcpiTablePcds.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioPlatformConfig.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/GpioTableMtlPch.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/HdaVerbTableInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/IioBifurInit.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/KtiEparam.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PcdData.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PchPcieClkReqTable.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInit.h
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitPostMemLib.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/PeiBoardInitPostMemLib.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/AcpiTablePcdsTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/GpioPlatformConfigTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/GpioTableTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/IioBifurInitTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/KtiEparamTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PcdDataTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitPostMemLibTest.inf
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UnitTest/PeiBoardInitPostMemLibTestCase.c
GnrwsRpPkg/Uba/UbaMain/TypeGnrwsPPVCRB/Pei/UsbOC.c
GnrwsRpPkg/Uba/UbaPei.dsc

================================================================================ 
Commit: 3daa3556a5a91e9e5d8e855d4eae1fd3d2fae88d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:44 2024 -0700 
-------------------------------------------------------------------------------- 
[ServerSiliconPkg/IioApiLib] Fix Link status on Hotplug/VMD links

1.The link width/link speed of PCIE empty root port shown as Link Did not Train in BIOS setup,
after enabling global [Hot Plug] were showing "Unknown"/"Gen 1" (no relation to surprise hot plug).
This change is fixing it.

2.The link width/link speed of PCIE non-empty root port shown as "Width X"/"Gen X" in BIOS setup,
after enabling [VMD] on port, were showing "Link Did Not Train".
Now they are showing "Unknown".

[Impacted Platform]
Gen3

Hsd-es-id: 18038894493

Original commit date: Thu Jun 27 11:38:51 2024 +0200
Change-Id: Idcd09e1ec21e2a736804121501ead272d7dc812b
Original commit hash: 61b66d042854952404fe659e60fcc2eff19e5731

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.inf

================================================================================ 
Commit: 661de3a2e118018bda24368548f2d25ed952af2e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:42 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.82,
LOGANVL.0.RPB.0029.D.67,
KSYVLLE.1.RPB.0023.D.95,
GNRSPWS.0.RPB.0027.D.98,
Server-RC-0x02.0x00.0x01.01EF

Hsd-es-id: N/A"
Original commit date: Mon Jul 1 04:10:57 2024 -0700
Original commit hash: d00076b31103e1e85745e0df21c052c4afcd84a5

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: c3c51ee43739a39b8446e908b5c0abbbc1da9d29 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:40 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.81,
LOGANVL.0.RPB.0029.D.66,
KSYVLLE.1.RPB.0023.D.94,
GNRSPWS.0.RPB.0027.D.97,
Server-RC-0x02.0x00.0x01.01EE

Hsd-es-id: N/A"
Original commit date: Mon Jul 1 03:55:50 2024 -0700
Original commit hash: 7b48377e5b6e603308b6be5fa57288000fecaeb1

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 9e2641b6f337d9d8569ba706f1b6d4733fa1e204 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:37 2024 -0700 
-------------------------------------------------------------------------------- 
Revert "Fix SMM code access freed PEI memory"

This reverts commit 01e1f5ca9716b434666b89300ac2cf8d8d643fcb.

[Issue Description]
There is DXE assert issue when enabling SGX knob

[Resolution]
Revert culprit commit as quick fix

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 16024619222

Original commit date: Mon Jul 1 17:29:14 2024 +0800
Change-Id: I25bb0f24c4d3e14db94a33be78506ab7bf1ab2b6
Original commit hash: e680203cf397fbbb690be585cdab69bb6b88bd2e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/SysHostPointerLib/SysHostPointerLibGlobalVariable.c

================================================================================ 
Commit: f12ec5e9d2982d9c841a1a5241a55d56d06b1043 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:35 2024 -0700 
-------------------------------------------------------------------------------- 
yaml file format is not aligned in BirchStreamFspPkg

[Issue Description] or [Feature Description]
yaml file format is not aligned in BirchStreamFspPkg

[Resolution]
corret DfxEvMode setting in yaml and fix typo

Package/Module:

[Impacted Platform]
BHS.

Hsd-es-id: 15016350672

Original commit date: Thu Jun 27 12:11:11 2024 +0800
Change-Id: Ifd4904b0dc8275d53d33d3e19e0a0132063012f6
Original commit hash: 58da2ad76f0d4eab46d36ea383cb55558f2da2d0

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml

================================================================================ 
Commit: d2950eca94f0c5fce203ceae568177493cdbb5d3 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:33 2024 -0700 
-------------------------------------------------------------------------------- 
[GnrWs] Fixed AmtMacPassThrough setup variable

[Issue Description]
AmtMacPassThrough setup variable does not exist on the
first boot and it fails to save configuration after any change in
AMT configuration.

[Resolution]
Added AmtMacPassThrough setup variable to the platform setup
implementation.

Package/Module:
BirchStreamFspPkg
BirchStreamOpenBoardPkg
Features/Manageability/AmtMacPassThroughFeaturePkg
GnrwsRpPkg
OneSiliconPkg
ServerPlatformPkg

[Impacted Platform]
GnrWs

Hsd-es-id: 18039040476

Original commit date: Fri Jun 28 12:01:38 2024 +0200
Change-Id: I929f957c8c448af02809babfcb8e3ed4edaa9990
Original commit hash: e37f951cf15ce7e8417b9244022b5ea6f2a19e55

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/SetupLibPcd/PeiSetupLib.c
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dec
Features/Manageability/AmtMacPassThroughFeaturePkg/AmtMacPassThroughFeaturePkg.dsc
Features/Manageability/AmtMacPassThroughFeaturePkg/Include/AmtMacPassThroughFeature.dsc
GnrwsRpPkg/Include/Dsc/PlatformPkgPcds.dsc
GnrwsRpPkg/PlatformPkg.dec
OneSiliconPkg/Product/GnrSrf/Include/AmtMacPassThroughConfigVariable.h
OneSiliconPkg/Product/GnrWs/Include/AmtMacPassThroughConfigVariable.h
ServerPlatformPkg/Include/SetupLibInternal.h
ServerPlatformPkg/Include/SetupTable.h
ServerPlatformPkg/Library/StructurePcdListLibNull/StructurePcdListLibNull.inf
ServerPlatformPkg/PlatformPkg.dec

================================================================================ 
Commit: c1c25ae3b55d52b8d2ece7cbc9f6e43c00559cd9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:31 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.80,
LOGANVL.0.RPB.0029.D.65,
KSYVLLE.1.RPB.0023.D.93,
GNRSPWS.0.RPB.0027.D.96

Hsd-es-id: N/A"
Original commit date: Sun Jun 30 11:10:56 2024 -0700
Original commit hash: 18804adb8c7c5ca46a9ab512d4f35c193d7dbb0e

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 3ddcd4f81c9a6a7073e8367d7639a0a469ee2c7d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:29 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.79,
LOGANVL.0.RPB.0029.D.64,
KSYVLLE.1.RPB.0023.D.92,
GNRSPWS.0.RPB.0027.D.95

Hsd-es-id: N/A"
Original commit date: Sun Jun 30 04:11:00 2024 -0700
Original commit hash: 52fba9948c73945edbef1e1aa8e15585c95f9fc6

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: bf255facc4d6d138ddd8953cb175ac8230bd74fe 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.78,
LOGANVL.0.RPB.0029.D.63,
KSYVLLE.1.RPB.0023.D.91,
GNRSPWS.0.RPB.0027.D.94

Hsd-es-id: N/A"
Original commit date: Sat Jun 29 11:10:57 2024 -0700
Original commit hash: f31379b02b3635deb332b8f2f4e6fafb17dadc11

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 86cdd924ce38664bc8920c99193b1a07ffdbf9bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:25 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.77,
LOGANVL.0.RPB.0029.D.62,
KSYVLLE.1.RPB.0023.D.90,
GNRSPWS.0.RPB.0027.D.93

Hsd-es-id: N/A"
Original commit date: Sat Jun 29 04:11:14 2024 -0700
Original commit hash: 71d5193290d5b61c396618653dffd6327241d8f4

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 5983e27e3113ad06b6d64f807c77d088eaa3b91d 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:20 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.76,
LOGANVL.0.RPB.0029.D.61,
KSYVLLE.1.RPB.0023.D.89,
GNRSPWS.0.RPB.0027.D.92,
Server-RC-0x02.0x00.0x01.01ED

Hsd-es-id: N/A"
Original commit date: Fri Jun 28 19:08:37 2024 -0700
Original commit hash: 04e035a93c4c01d623d05302caaee375d1b43862

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: d56d0e27553ed6e6f964d8c186dda115c2b03609 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SRF-CWF-SOC-CCB] Drop Refresh All Bank Normal from POR when SGX/TDX is enabled

[Feature Description]
When SGX/TDX are enabled BIOS shall ignore All Bank Normal if set in DfxDdr5RefreshModeOverride and apply default Refresh Mode.
When SGX/TDX are NOT enabled then Validation can use DfxDdr5RefreshModeOverride to set other refresh modes (e.g. All Bank Normal).

[Resolution]
Add check to skip Ddr5 Refresh Mode Override to All Bank Normal when SGX/TDX is enabled.

Package/Module: CpRcPkg, ServerPlatformPkg, ServerSiliconPkg.

[Impacted Platform]
bios.birchstream-sp_graniterapids-sp,bios.birchstream-sp_sierraforest-fb,bios.birchstream_clearwaterforest-ap,bios.birchstream_clearwaterforest-sp,bios.birchstream_graniterapids-ap,bios.birchstream_sierraforest-ap,bios.graniterapids_workstation,bios.kaseyville_graniterapids-d

Hsd-es-id: 14022540179

Original commit date: Wed Jun 5 16:31:46 2024 -0600
Change-Id: I523fc761bf29340eac39cc8693fb93b1087f58bf
Original commit hash: 92c17a00064aef52b48b4169392786b0a557c4b0

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/MemoryServicesLib.h
CpRcPkg/Include/MemCommon.h
CpRcPkg/Include/Ppi/MemoryPolicyPpi.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseMemoryServicesLib/ConvenienceFunctions.c
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerSiliconPkg/Library/PeiMemoryPolicyLib/PeiMemoryPolicyLib.c
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c

================================================================================ 
Commit: ce14bd30c6010ac2be7ffc97023db7298e09afbb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:14 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR][Perf] x16 Confined P2P bandwidth limited to ~15GB/s - HIOP credits recipe 0p5v20

The confined 1x16 P2P usage was not considered in current HIOP credit allocation.
It is now fixed in Release v20
Update HIOP credits version to hiopcredits_register_settings_gnr_a0_0p5_v20.xlsx

Iio/Ms2iosfInit:

[Impacted Platform]
ALL Gen3 programs

Hsd-es-id: 14022481564

Original commit date: Wed May 29 12:23:59 2024 -0700
Change-Id: I6ecb015dce95ec231bd0154361a1b60c0e6db8a3
Original commit hash: 9e47937f266db7b923e3f29a73c696b0e6f4cf6e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/Gen3/IioCreditsGen3.h
ServerSiliconPkg/Iio/Library/IioMs2IosfInit/Gen3/IioMs2IosfInitGen3.c

================================================================================ 
Commit: 413c32c4b074e21955e3a54821d98f47a69ffafa 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:12 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.75,
LOGANVL.0.RPB.0029.D.60,
KSYVLLE.1.RPB.0023.D.88,
GNRSPWS.0.RPB.0027.D.91,
Server-RC-0x02.0x00.0x01.01EC

Hsd-es-id: N/A"
Original commit date: Fri Jun 28 11:08:43 2024 -0700
Original commit hash: ef82b4ad67c40fd5761f526f396c2e94b5a8cfae

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ce7c886aab21a739e0be62ec3f13d608f837873b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:10 2024 -0700 
-------------------------------------------------------------------------------- 
Remove redefinition code of STATIC, CONST, VOID in KTI header.

[Issue Description]
The following are defined multiple times, in KtiHost.h and Base.h:
This commit removes the redefinition in KtiHost.h.

[Resolution]
Lines removed from KtiHost.h.

Package/Module:
CpRcPkg\Include\Upi

[Impacted Platform]
birchstream_graniterapids-ap
birchstream_graniterapids-sp

Hsd-es-id: 14022547972

Original commit date: Thu Jun 20 13:38:42 2024 -0700
Change-Id: Icc2c87de64251a655d2d3f308fd5b1f9650ea41d
Original commit hash: 9af6a8eddc24312331d94e04c80cce9ee0982d87

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiHost.h

================================================================================ 
Commit: c46ef80c6744a66cb1b9e38dba00e72a2644e8c8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:08 2024 -0700 
-------------------------------------------------------------------------------- 
To have PCIe port link status displayed under the right Socketx and PEx Portx

[Issue Description]
8S system PCIe port link status that device connected is displayed under the wrong Socketx and PEx Portx in the BIOS Setup

[Resolution]
Adjust the form condition to reflect in right HII form for 8 sockets
The link speed and width string macros have 10 PCIE stack but max socket for 8socket is 6.
Hence update the string updating macro to 10

Package/Module:ServerPlatformPkg/Platform

[Impacted Platform]
BirchStream

Hsd-es-id: 16024551060

Original commit date: Fri Jun 28 12:08:24 2024 +0530
Change-Id: I832c49fe572ced1198c6e1b21b690c60658bda93
Original commit hash: 7897248e0ed4177b41b0d2b99465f5edb9c672c6

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/SocketSetup.c

================================================================================ 
Commit: eb3df621c2a3b4a3f0b953515e215ff9484bc28c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:06 2024 -0700 
-------------------------------------------------------------------------------- 
[ServerPlatformPkg/SocketSetup] Added DfxVtd knobs grayout

[Feature Description]
BIOS shall use the non-POR processor knob SOCKET_PROCESSORCORE_CONFIGURATION.ProcessorX2apic
to gray-out DFX knobs SOCKET_IIO_CONFIGURATION.Socket[SOCKET].DfxVtdPcieDisableBitmap
and SOCKET_IIO_CONFIGURATION.Socket[SOCKET].DfxVtdIoatDisableBitmap when x2APIC is enabled.
This change provides this functionality.

Package/Module:
ServerPlatformPkg/SocketSetup

[Impacted Platform]
Gen3

Hsd-es-id: 18039016656

Original commit date: Fri Jun 28 11:17:02 2024 +0200
Change-Id: I55b7f4f7e52cc7383da5da4f560f1d4e8a7b8579
Original commit hash: b6607f072f69c573cfe1389133d5ea5f8cc8efb8

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormSocketDfxConfigTpl.hfr

================================================================================ 
Commit: c017f28382e7dd80a19801a2643a9caa199ac90c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:04 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Add SMBIOS Type18 to show the faulty DIMMs

[Feature Description]
SMBIOS Type17 still show the DIMM size when it is
a faulty DIMM mapped out.

[Resolution]
Add SMBIOS Type18 to show the information of faulty
DIMM.

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 15016349072

Original commit date: Tue Jun 25 13:52:06 2024 +0800
Change-Id: Iefdeaaa6fa7d755719c6df26f819f612f7cf69ba
Original commit hash: a136facfc31d545443be8bf72b6b9d80f062bf9b

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Platform/Dxe/MemorySubClass/MemorySubClass.c

================================================================================ 
Commit: abc02b2caed4a9552cddc3083e9e837233d2e0f1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:02 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.74,
LOGANVL.0.RPB.0029.D.59,
KSYVLLE.1.RPB.0023.D.87,
GNRSPWS.0.RPB.0027.D.90,
Server-RC-0x02.0x00.0x01.01EB

Hsd-es-id: N/A"
Original commit date: Fri Jun 28 04:10:54 2024 -0700
Original commit hash: 6b3a946764c0defb43b07b43772aed5ba863d731

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: ccc5c90c32a94e191ceb05c305e3768dca6e004e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:41:00 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS]X4 Bifurcated port PXPB still shows hidden ports in BIOS menu

[Issue Description]
X4 Bifurcated port PXPB still shows hidden ports in BIOS menu

[Resolution]
- Corrected PCH PCIe port names,

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18039039287

Original commit date: Fri Jun 28 09:38:17 2024 +0200
Change-Id: I877621cba38e938d4ce666472238f087631b9983
Original commit hash: 44d1f8294218a85433af1aecc269843104e517e5

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Platform/Dxe/Setup/PchSetup.uni

================================================================================ 
Commit: 2e8c35d584c3029de4240623d006de773c731103 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:56 2024 -0700 
-------------------------------------------------------------------------------- 
BIOS should enable AdvMemTestResetList by default and add BaseBits into ROW_FAIL_RANGE

[Feature Description]
BIOS should enable AdvMemTestResetList by default and add BaseBits into ROW_FAIL_RANGE

Package/Module: CpRcPkg/AdvMemTestLib

[Impacted Platform]
GNR, SRF, CWF

Hsd-es-id: 15016319934

Original commit date: Sat Jun 22 12:04:08 2024 +0800
Change-Id: I445f12ba6aadd238be461764cf813f136cecba92
Original commit hash: 35f751fda096d51b98dddb0bf2cc693f8c29004c

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/AdvMemTestLib.h
CpRcPkg/Include/Memory/MemDefaults.h
CpRcPkg/Library/AdvMemTestLib/MemTestAlg.c
CpRcPkg/Library/AdvMemTestLib/MemTestErrInj.c
CpRcPkg/Library/AdvMemTestLib/MemTestFunc.h
CpRcPkg/Library/AdvMemTestLib/MemTestSeq.c
CpRcPkg/Library/AdvMemTestLib/RowFailList.c
CpRcPkg/Library/BaseHbmMemTestLib/HbmMemTestFunc.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHost.h
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/MuRMW_AMT.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/STB_AMT.c
ServerSiliconPkg/Mem/Library/MemCpgcIpLib/Common/VendorContent/skhynixSmartTest_AMT.c

================================================================================ 
Commit: f21816544e420c7f566ac52b9a897c6449b1ad14 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:54 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR SP[X2] CXL QoS Tunning values to be updated for GNR SP

[Feature Description]
Please set the requested registers values for CXL QoS tunning in GNR SP when DistressQoS knob is enabled. In presence of CXL traffic DDR BW drops significantly for multiple WL combinations. QoS tunning helps to recover DDR BW when both DDR & CXL traffics are present.

Here DDR BW is prioritized over CXL traffic. Ideally DDR BW should not drop below 95% of the value when run alone vs when both traffics are present. Tunning tries to achieve

this behavior and also make sure overall system BW is maximized when both traffic present.

Package/Module:
ServerSiliconPkg/Upi

[Impacted Platform]
GNRSP

Hsd-es-id: 22020206198

Original commit date: Thu Jun 20 11:50:22 2024 -0700
Change-Id: I4910ba7200743f9becc4508c1e2cbc9db963c800
Original commit hash: 581bf047f0c9da0eba0adbf418698e458678c057

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: ee04447ba3edb0901edd8e1c2b7d63cfc1cb5e05 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:52 2024 -0700 
-------------------------------------------------------------------------------- 
[Gen3] Add vendor specific workaround to fix correctable errors

[Feature Description]
Add vendor specific workaround to fix correctable errors.
This issue is caused by divider metastability issue due to abnormal CLK in DRAM

Package/Module:

[Impacted Platform]
bios.birchstream-sp_sierraforest-fb
bios.birchstream_clearwaterforest-ap
bios.birchstream_clearwaterforest-sp
bios.birchstream_graniterapids-ap
bios.birchstream_sierraforest-ap

Hsd-es-id: 14022696138

Original commit date: Tue Jun 25 12:57:20 2024 -0600
Change-Id: I1b5c586b56337885d3ae525d41b70b038a71c819
Original commit hash: c5a60029d3e5e2ebdf110e7c6ff038fde45ae722

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c

================================================================================ 
Commit: 26ea20bf2f21e1acdb04d801fb4810f30105e520 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:50 2024 -0700 
-------------------------------------------------------------------------------- 
Fix MCR DIMM intermittent MRD Training failures seen when using MRC Reset Loop test

Backside read delay (MRD) training failures are seen on MCR DIMMs after a warm
reset. MRC must reset data buffer sticky control words for backside per-bit read and
write delay after warm reset to avoid backside read and write training failures.

Hsd-es-id: 14022558304

Original commit date: Tue Jun 11 12:02:24 2024 -0700
Change-Id: I003515463247295fd42746ed038c3c043ff3b460
Original commit hash: 1911aa079ceeff3323fc33f0938c8d3e59e7c829

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/ReferenceCodeFatalErrors.h
CpRcPkg/Library/BaseDdr5CoreLib/Ddr5CoreLibInternal.h
CpRcPkg/Library/BaseDdr5CoreLib/MemBcom.c
CpRcPkg/Library/BaseDdr5CoreLib/MemDdr5Lrdimm.c
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLib/MemTrainingDdr5.c

================================================================================ 
Commit: cf6c316cd9a324da87d52e25be720f191cbf0c55 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:46 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.73,
LOGANVL.0.RPB.0029.D.58,
KSYVLLE.1.RPB.0023.D.86,
GNRSPWS.0.RPB.0027.D.89

Hsd-es-id: N/A"
Original commit date: Thu Jun 27 11:11:00 2024 -0700
Original commit hash: 53cb9ab26d48d1b18ac7ea141b92c5395111ae91

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: aa104f2ed4965c3ac4f0f0f8ce763e614b64ceae 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:43 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.72,
LOGANVL.0.RPB.0029.D.57,
KSYVLLE.1.RPB.0023.D.85,
GNRSPWS.0.RPB.0027.D.88,
Server-RC-0x02.0x00.0x01.01EA

Hsd-es-id: N/A"
Original commit date: Thu Jun 27 04:10:49 2024 -0700
Original commit hash: 2217098dfdc873f61509b051c42f33fe3a6483df

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: daae2e7eaebe0b044672b9607aff6b67b8dfe458 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:41 2024 -0700 
-------------------------------------------------------------------------------- 
Adjust legacy IO size for GNRWS as it has PCH

[Feature Description]
GNRWS has PCH attached, 16K legacy IO size should be reserved

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
GNRWS

Hsd-es-id: 15016351714

Original commit date: Thu Jun 27 15:03:22 2024 +0800
Change-Id: If5407d83b8fa0a27a254441ad9ba9b3a73f1efc1
Original commit hash: 108088b59b02fa79a56782c2ab5d5989996fe9cc

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/UncoreLib.c

================================================================================ 
Commit: db782711cfb69c538c1d01f38c84e8b062cd578e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:39 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] PEI CORE and PEIM module debug messages are not seen in S3M uart even after switching to S3m.

[Issue Description]
PeiMain.inf does not use s3m supported lib

[Resolution]
Correct s3m supported lib to PeiMain.inf

Package/Module:
BirchStreamFspPkg/
BirchStreamOpenBoardPkg/
BirchStreamRpPkg/

[Impacted Platform]
BHS

Hsd-es-id: 14022671416

Original commit date: Tue Jun 25 17:54:57 2024 +0800
Change-Id: I49415f09bd998d12df2b5c7921962662eb9cfbce
Original commit hash: 456eae89e8677f2b7b62483f3fec96e4780e5120

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Include/Dsc/Common/PlatformPkgComponents.dsc

================================================================================ 
Commit: 28ebc6422f3086f0515ea997bb9a36bc0c59c237 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:36 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] Added DPTF related ACPI changes

Hsd-es-id: 16024564484

Original commit date: Tue Jun 25 19:41:56 2024 +0530
Change-Id: I48faeb9f76e366c022f241f833e9d85c2de64aed
Original commit hash: c298a292ed6db05bd06560966e078c01e13300d7

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Features/Acpi/AcpiTables/Dsdt/BiosParameterRegion.asi
ServerPlatformPkg/Features/Acpi/Dxe/AcpiPlatform/AcpiPlatformHooks.c
ServerSiliconPkg/Include/Protocol/GlobalNvsArea.h

================================================================================ 
Commit: dd1b554d0584f8797e09acc303540d6b60b609c9 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:33 2024 -0700 
-------------------------------------------------------------------------------- 
[SysDebug FWD][GNR][DM_RAS] MCA_ADDRESS mismatch in Socket 1 with - UPI Affinity Enabled and SNC=0

[Issue Description]
With UPI Affinity and twisted topolgy, BIOS address translation code is not calculating the MC Id correctly

[Resolution]
CLUSTER_REMAP_TABLE_MS2IDI_MAIN_REG contains the remapped cluster information. BIOS should use the Remap table
to get the remapped cluster to get to the route tables.

Package/Module:
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib

[Impacted Platform]
BIRCHSTREAM-AP

Hsd-es-id: 22020208708

Original commit date: Thu Jun 20 21:57:34 2024 -0700
Change-Id: If0dbff75007be593b6e9b2f6d97b8e7674496b75
Original commit hash: 2bd8141fcf075e9c57910c11f4f1c3fb9c81446e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecode.c
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/AddressDecodeInternal.h
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/ChaDecode.c
ServerSiliconPkg/Ras/LibraryGnrSrf/AddressDecodeLib/ChaDecodeInit.c

================================================================================ 
Commit: 5173f14685e8ccbd0f30b36ad54081a80bc011a4 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:31 2024 -0700 
-------------------------------------------------------------------------------- 
Assign correct value to PorSocketConfig according to the number of sockets detected

[Issue Description]
GNRWS only has 1 socket SKU but the current code resolves
both SP 1S or 2S configs to 2S config.

[Resolution]
Assign correct value to PorSocketConfig according to the
number of sockets detected.

Package/Module:ServerSiliconPkg

[Impacted Platform]
All.

Hsd-es-id: 15016302249

Original commit date: Thu Jun 20 13:54:50 2024 +0800
Change-Id: Icc5f4e6d4ebbcef633f207ad35e80d67b59585df
Original commit hash: 358afb7ef9f75c500b0d6c8ddcaf3453ae2bf252

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Mem/Library/MemPorLib/GnrSrf/MemPorSocSp.c

================================================================================ 
Commit: 2b08d8e193f88949c093a3cea64bac6506f6d042 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:29 2024 -0700 
-------------------------------------------------------------------------------- 
Adjust FV size to avoid build failure.

Expand FSP-M FV size: +20KB
Reduce PreMemory FV size: -20KB

Hsd-es-id: 15016346703

Original commit date: Wed Jun 26 21:14:20 2024 +0800
Change-Id: Idf9677bed59ce31e4695ea93f766f74fde7d5edb
Original commit hash: 9a6fd309ce4aecfea7c58805ae4be33c977e5437

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/GnrwsFspPkg.fdf
GnrwsRpPkg/PlatformPkg.fdf

================================================================================ 
Commit: 3aeb8868cde3c32cd2e0e075a22260121d21cc26 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:27 2024 -0700 
-------------------------------------------------------------------------------- 
When NULL pointer protection is enabled, there is no PF when using CXL modules.

[Issue Description] When NULL pointer protection is enabled make sure the address 0 is not accessed and lead to page fault

[Resolution]
The access for address 0 does not happen when NULL pointer protection is enabled.

Package/Module:ServerRasPkg/CxlRasLib20/

[Impacted Platform]
ALL

Hsd-es-id: 14022653962

Original commit date: Mon Jun 17 10:24:21 2024 -0700
Change-Id: Ica9f2082840c133bf6d09fa8991419cae7c734c2
Original commit hash: f540196d7817e37d27b4875a226e7736304fa6c0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Include/IehTypes.h
ServerRasPkg/Include/Library/IehSiliconLib.h
ServerRasPkg/Include/Library/IioTopologyLib.h
ServerRasPkg/Library/CxlRasLib/CxlRasLib11/CxlRasLib.c
ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlCmProtocol.c
ServerRasPkg/Library/IehRasLib/IehCommon.c
ServerRasPkg/Library/IioTopologyLib/IioTopologyLib.c
ServerRasPkg/Library/IioTopologyLib/IioTopologyLib.inf
ServerRasPkg/Library/MmPciExtLib/MmPciExtLib.c
ServerRasPkg/Library/PcieStdLib/Rcec.c
ServerSiliconPkg/Include/Iio/IioSocCfgGnrSrf.h

================================================================================ 
Commit: 3f58925a273323221fb6c02e66e0b5a697083013 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:24 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update -- Revision Data Update

Hsd-es-id: 22020225635

Original commit date: Wed Jun 26 03:15:17 2024 -0700
Change-Id: Isdcwmfcpak39v2uaghhz25ba2252453lwexnx6pi
Original commit hash: 1d88a7ad57ec6b398cc15c92e5931f9b3e65c140

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: ec7d20c1a3a02e0acf5a03853d1b1ea2e786396f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.71,
LOGANVL.0.RPB.0029.D.56,
KSYVLLE.1.RPB.0023.D.84,
GNRSPWS.0.RPB.0027.D.87,
Server-RC-0x02.0x00.0x01.01E9

Hsd-es-id: N/A"
Original commit date: Wed Jun 26 11:10:41 2024 -0700
Original commit hash: 29a57267d7c6faae12797ace3c83963a8546e943

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: fbea757a618ccb572629cf20b8deb7677eb37277 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:19 2024 -0700 
-------------------------------------------------------------------------------- 
[OOBRAS]fix of NULL pointer access

[Issue Description]
PF issue in function IpmiRasStartToDisableBmcRas() with null pointer protection enabled.

[Resolution]
replace the NULL pointer with buffer address

Package/Module: ServerRasPkg

[Impacted Platform]
BHS

Hsd-es-id: 15016311344

Original commit date: Thu Jun 20 16:18:35 2024 +0800
Change-Id: I588c4a8845306f6f244dbe885abae717713f28b4
Original commit hash: 0555987756051d9fba466bf26a577d1587cf660c

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapability.c
ServerRasPkg/Driver/Dxe/OobRasHandshakeGetCapability/OobRasHandshakeGetCapabilityPrivate.h

================================================================================ 
Commit: e41d82c79e8f5922dcda571fd1ab12ca41b779b8 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNRWS] gPchConfigHobPreMemGuid HOB is not installed

[Issue Description]
gPchConfigHobPreMemGuid HOB is not installed.
it's required to BaseSiScheduleResetLib works properly.

[Resolution]
- Added gPchConfigHobPreMemGuid HOB installation.

Package/Module:
GnrwsPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 18038993971

Original commit date: Tue Jun 25 12:07:13 2024 +0200
Change-Id: I877621cba38e938d4ce666472238f587601b9983
Original commit hash: 52c3b53f849e236b36850db670abda930551a383

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblInitPei.h
OneSiliconPkg/Fru/Ibl/LibraryPrivate/PeiIblInitLib/IblInitPreMem.c

================================================================================ 
Commit: 9b494f9e38921ba2a886643db80268029a676420 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:14 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.70,
LOGANVL.0.RPB.0029.D.55,
KSYVLLE.1.RPB.0023.D.83,
GNRSPWS.0.RPB.0027.D.86,
Server-RC-0x02.0x00.0x01.01E8

Hsd-es-id: N/A"
Original commit date: Wed Jun 26 04:10:45 2024 -0700
Original commit hash: 5e717c8e575f5b3b239e38aeb100a181cd4ed91a

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 88cf04f9046d928d1faa674d10de853a48763061 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:12 2024 -0700 
-------------------------------------------------------------------------------- 
PCIe LTR Extended Capability shall be configured with platform latency information

[Feature Description]
LTR is enabled in DevCtl2 register of PCI Express Capability structure
according to topology analysis. However, there is also LTR Extended Capability
where platform max snoop/no-snoop latency can be provided to endpoint and switch.
PCIe Spec implementation note about LTR latency not exceeding vaule in the
LTR Extended Capability may lead to disabled power management if the capablity
is not configured.

[Resolution]
Added new knobs:
EDKII Menu -> Socket Configuration -> IIO Configuration -> Global Configuration -> LTR Max Snoop Latency Value
EDKII Menu -> Socket Configuration -> IIO Configuration -> Global Configuration -> LTR Max Snoop Latency Scale
EDKII Menu -> Socket Configuration -> IIO Configuration -> Global Configuration -> LTR Max No Snoop Latency Val
EDKII Menu -> Socket Configuration -> IIO Configuration -> Global Configuration -> LTR Max No Snoop Latency Scl
and code to configure LTR Extended Capability registers when enabling LTR to values provided by the knobs.

Package/Module:
CpRcPkg/PcieCommonInitLib
ServerPlatformPkg/SocketSetup
ServerSiliconPkg/Iio

[Impacted Platform]
All gen3 server platforms.

Hsd-es-id: 18038906278

Original commit date: Tue Jun 18 17:40:30 2024 +0200
Change-Id: I97320b59b81c43a176ba300df0bce9098176b903
Original commit hash: 2124e91cf95062d907a495d5f31bbdf5060b5644

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
CpRcPkg/Include/Library/PcieCommonInitLib.h
CpRcPkg/Library/PcieCommonInitLib/PcieCommonInitLib.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioFormGlobalConfig.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/Iio/IioSetupStrings.uni
ServerSiliconPkg/Iio/Include/ConfigBlock/IioPcie.h
ServerSiliconPkg/Iio/Library/DxeIioInitLib/IioPostLateInitialize.c
ServerSiliconPkg/Iio/Library/IioConfigBlocks/SpecificConfigBlocks/PciConfigBlocks.c
ServerSiliconPkg/Iio/Library/PeiIioSiliconDataInitLib/PeiIioSiliconDataInitLib.c
ServerSiliconPkg/Include/Guid/SocketIioVariable.h

================================================================================ 
Commit: e7adc509a4d4b7e2ddb3de94d6f7560549ec3f18 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:09 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR] Extend memdecode-security API for non-secured PRMRR allocation

[Feature Description]
Memory decode SGX API needs to extend to support non-secured PRMRR allocation
in case secure PRMRR allocation fails. If non-secured PRMRR is allocated, we
will return a special status EFI_SECURITY_VIOLATION for security RC to
distinguish secured PRMRR allocation.

Package/Module: ServerSiliconPkg/MemDecode

[Impacted Platform]
Gen3 platforms

Hsd-es-id: 15016325536

Original commit date: Thu Jun 20 14:01:40 2024 +0800
Change-Id: I521cdbf27b547d79baccccfd2294c5784fcb0ca6
Original commit hash: e619dafdc293928af8fa1726988907e39748f076

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/MemDecodeCommonIncludes.h
ServerSiliconPkg/Include/Library/MemDecodeLib.h
ServerSiliconPkg/Library/SimulationServicesLib/MemSpdSimInit.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/MemDecodeSecurity.c
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c

================================================================================ 
Commit: 0a46a10bc1a6fc7f7fa420a6d4fdd2b028ad768f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:07 2024 -0700 
-------------------------------------------------------------------------------- 
Update tCSSR and tCPDED2SRX calculations for MCR DIMMs

For MCR DIMMs:
tCSSR = DCLK (max (32nCK, 20ns))
tCPDED2SRX = DCLK (max (24nCK, 15ns))

Hsd-es-id: 14022633965

Original commit date: Wed Jun 5 19:37:05 2024 -0700
Change-Id: I1ecaa1ae0b8f8ce7dac73a4715c00ae16c8ae06a
Original commit hash: 0f9052004efdc107abb21d1fb51fda9991089ea2

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Library/Ddr5CoreLib.h
CpRcPkg/Include/Memory/JedecDefinitions.h
CpRcPkg/Library/BaseDdr5CoreLib/MemJedecDdr5.c
CpRcPkg/Library/BaseDdr5CoreLibNull/BaseDdr5CoreLibNull.c
ServerSiliconPkg/Mem/Library/MemMcIpLib/Gen3/MemTimingChipSpecific.c

================================================================================ 
Commit: b06c2bbea2f44ccd00b39178f980371e129a8ca1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:04 2024 -0700 
-------------------------------------------------------------------------------- 
[SRF C0 VV][CHA]: Slowness waiting on data completion from a remote Ubox or M2IOSF (Missed register setting)

[Feature Description]
Feature Request to update a register missed with recent TOR_TO value updates.
The CHA SAD register/field should also be set to the requested value.

Package/Module:
CpRcPkg/Include
ServerSiliconPkg/Library

[Impacted Platform]
GNRSRF

Hsd-es-id: 22020206361

Original commit date: Thu Jun 20 12:37:15 2024 -0700
Change-Id: I545f06fd1d2d62ff9c8b9761e5ce7b6a6b116f1f
Original commit hash: 2aee21e57a4d16eea3bca883469b34116c630f9b

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Upi/KtiSi.h
ServerSiliconPkg/Library/ChaIpLib/Gen3/ChaMisc.c

================================================================================ 
Commit: 6732548bb73ffbff377c829507bad38bdeeb9025 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:40:02 2024 -0700 
-------------------------------------------------------------------------------- 
Nv Variable Seamless Update - Revision Data Update

Hsd-es-id: 15016339226

Original commit date: Wed Jun 26 02:01:39 2024 +0800
Change-Id: Ia619eae62e4bd4abdca3700245116806a59c60bc
Original commit hash: 65c594c92c88832c0181ad7252cbee33a7df289a

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc
ServerPlatformPkg/Include/NvVariableUpdateRule.h

================================================================================ 
Commit: 81fe55bedafe4d63182f852894eee1596dda3a9b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:59 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.69,
LOGANVL.0.RPB.0029.D.54,
KSYVLLE.1.RPB.0023.D.82,
GNRSPWS.0.RPB.0027.D.85,
Server-RC-0x02.0x00.0x01.01E7

Hsd-es-id: N/A"
Original commit date: Tue Jun 25 11:08:53 2024 -0700
Original commit hash: bf06aef139a1bfbebd6c44b3c0ea9c99ca9e1160

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 7989c6801d8423dab7668ef6e70599b8120e8abc 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:57 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] Introduce EnableTdxConnect knob

[Feature Description]
Add `EnableTdxConnect` BIOS knob to control TDX Connect, disabled by default.
Rename TDX-IO to TDX Connect, to match an actual product name.

Package/Module:
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib
ServerPlatformPkg/Platform/Dxe/SocketSetup
ServerPlatformPkg/Platform/Dxe/SocketSetup
ServerSiliconPkg/Security/Cct/Library/SecurityApi
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib

[Impacted Platform]
BHS

Hsd-es-id: 18038918355

Original commit date: Wed Jun 19 14:31:45 2024 +0200
Change-Id: I565e00deba12d4e3d0fb53c1a1148b343e3ce9d8
Original commit hash: 1a352edf552dc2bc0ee752a466c3c2a41bc76155

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
BirchStreamFspPkg/Upd/FspUpd.yaml
BirchStreamFspPkg/Upd/FspUpd64bit.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd.yaml
BirchStreamFspPkg/Upd/FspUpdGnrd64bit.yaml
BirchStreamOpenBoardPkg/Library/PeiSecurityPolicyUpdateFspLib/PeiSecurityPolicyUpdateFspLib.c
ServerPlatformPkg/Library/PeiSecurityPolicyUpdateLib/2v0/PeiSecurityPolicyUpdate.c
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecuritySetupGnrSrf.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/SecuritySetupStrings.uni
ServerPlatformPkg/Platform/Dxe/SocketSetup/TdxPcieConfiguration.hfr
ServerPlatformPkg/Platform/Dxe/SocketSetup/TdxPcieSocketConfiguration.hfr
ServerSecurityPkg/Cct/Dxe/SecurityIdeLate/4v0/SecurityIdeLateInitialize.c
ServerSecurityPkg/Cct/Feature/TdxLate/4v0/TdxLate.c
ServerSecurityPkg/Cct/Feature/TdxLate/4v0/TdxLateCallbackPreMcheck.c
ServerSecurityPkg/Cct/Feature/TdxLate/4v1/TdxLate.c
ServerSecurityPkg/Cct/Feature/TdxLate/4v1/TdxLateCallbackPreMcheck.c
ServerSecurityPkg/Cct/Feature/TmeLate/4v0/TmeLate.c
ServerSecurityPkg/Cct/Feature/Ucode/4v0/Mcheck/ParamInfoData.c
ServerSecurityPkg/Cct/Feature/Ucode/4v0/UcodeLaunch/SecondUcodeLaunchCallback.c
ServerSecurityPkg/Cct/Feature/Ucode/4v1/Mcheck/ParamInfoData.c
ServerSecurityPkg/Cct/IncludePrivate/Feature/Ucode/Mcheck/ParamInfoData4v0.h
ServerSecurityPkg/Cct/Pei/SecurityIdeLatePei/4v1/SecurityIdeLateInitialize.c
ServerSiliconPkg/Iio/Include/Library/IioApiLib.h
ServerSiliconPkg/Iio/Library/IioApiLib/IioApiLib.c
ServerSiliconPkg/Include/Guid/SecurityIdeLateCallback4v0.h
ServerSiliconPkg/Include/SocketConfiguration.h
ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityIpTdx2v0_Inputs.h
ServerSiliconPkg/Security/Cct/Include/Guid/SecurityIp/SecurityIpTdx2v0_Outputs.h
ServerSiliconPkg/Security/Cct/Include/Guid/UserInputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Guid/UserOutputs2v0_Flat.h
ServerSiliconPkg/Security/Cct/Include/Library/FruCpuFeatureUcode4v0Lib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityApiLib.h
ServerSiliconPkg/Security/Cct/Include/Library/SecurityIdeConfigBlock4v0Lib.h
ServerSiliconPkg/Security/Cct/Library/FruCpuFeatureUcodeLib/4v0/Mcheck/ParamInfo.c
ServerSiliconPkg/Security/Cct/Library/SecurityApi/2v0/SecurityApiLib.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdeConfigBlockLib/4v0/SecurityIdeConfigBlock.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/SecurityIdePreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityIdePreMemLib/4v0/TdxPreMemInit.c
ServerSiliconPkg/Security/Cct/Library/SecurityPolicy/2v0/SecurityPolicyLib.c

================================================================================ 
Commit: 07a71e33ebda3a3d755bb050a2c2598087aabff5 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:54 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.68,
LOGANVL.0.RPB.0029.D.53,
KSYVLLE.1.RPB.0023.D.81,
GNRSPWS.0.RPB.0027.D.84

Hsd-es-id: N/A"
Original commit date: Tue Jun 25 04:08:45 2024 -0700
Original commit hash: 252fc156ab46cd38b278e7b868b19001c2589803

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: f934ca6e6790c04d0d9adfc1c0591b4924f58c0b 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:52 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.67,
LOGANVL.0.RPB.0029.D.52,
KSYVLLE.1.RPB.0023.D.80,
GNRSPWS.0.RPB.0027.D.83,
Server-RC-0x02.0x00.0x01.01E6

Hsd-es-id: N/A"
Original commit date: Tue Jun 25 02:50:02 2024 -0700
Original commit hash: 4cbccd82370793b827ae0df60b96a0f6b93c25c4

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: e727bb8f17b3c090c13215d2eccca646a4bcf79f 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:49 2024 -0700 
-------------------------------------------------------------------------------- 
setting DB Ron for MCR

[Feature Description]
setting DB Ron for MCR

Package/Module: CpRcPkg/MrcMachineLearningSupportLib

[Impacted Platform]
CWF, GNR, SRF

Hsd-es-id: 15016320549

Original commit date: Sat Jun 22 20:44:10 2024 +0800
Change-Id: Ied3f2bcb2d0829dbeef35c4511c5ee9ef2b0fcbc
Original commit hash: 5bec93e61a1dce8831bee1724b306794bb9c587e

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/MrcMachineLearningSupportLib/DecodeAndProgramParameters.c

================================================================================ 
Commit: 83a0dd51ff8f86c3a7aa1d04ed44cbbc033449bf 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:47 2024 -0700 
-------------------------------------------------------------------------------- 
Out of MMIO resource may occur when enumerating CXL in PEI --IIO Part2

[Issue Description] or [Feature Description]
change knob DfxCxlBarSkipForSocketNum default as 4 in BirchstreamOpenboardPkg

[Resolution]
change knob DfxCxlBarSkipForSocketNum default as 4 in BirchstreamOpenboardPkg

Package/Module:BirchStreamOpenBoardPkg

[Impacted Platform]
GNR.

Hsd-es-id: 15016255945

Original commit date: Fri Jun 14 09:58:41 2024 +0800
Change-Id: I4bed39c7f6839c8d437082f7de1944dc04dc6472
Original commit hash: 6a5490ef60138b6530294959ec154448a297ebfe

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/PreBuildSetupPcdDefaults.dsc.inc

================================================================================ 
Commit: 494ca6be41c324a646ff6656ee92096912228ddb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:45 2024 -0700 
-------------------------------------------------------------------------------- 
[BHS] PDR region is used by UUID

[Issue Description]
PDR region is not used by RP, but manufacturing UUID uses PDR to store its data.

[Resolution]
Store the UUID in the PDA instead of the PDR region.

Package/Module:
ServerPlatformPkg

[Impacted Platform]
BHS

Hsd-es-id: 14022617298

Original commit date: Thu Jun 20 16:52:45 2024 +0800
Change-Id: Ie4049672df981bcf811e16745fa89aacea9a103c
Original commit hash: bb24e307132b95f51e3aa566ff87672fa6c18f30

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/Include/PdaStruct.h
ServerPlatformPkg/Library/PdaAccessLib/PdaVerification.c
ServerPlatformPkg/Library/PdaAccessLib/ReadMe.txt
ServerPlatformPkg/Platform/Pei/UuidPeiInit/UuidPeiInit.c
ServerPlatformPkg/Platform/Pei/UuidPeiInit/UuidPeiInit.inf

================================================================================ 
Commit: 7722e83a435d67cbac5c708f9234b7c9810c0f89 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:43 2024 -0700 
-------------------------------------------------------------------------------- 
Fix SMM code access freed PEI memory

[Issue Description]
customer report that SMM code access freed PEI memory

[Resolution]
Set unused static pointer table entry to NULL to avoid copy freed PEI memory
in SMM code

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: 22020198344

Original commit date: Mon Jun 24 13:42:30 2024 +0800
Change-Id: If5c78adc4183f3066a8dd28eab034d2194fbe893
Original commit hash: 01e1f5ca9716b434666b89300ac2cf8d8d643fcb

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/SysHostPointerLib/SysHostPointerLibGlobalVariable.c

================================================================================ 
Commit: 76c84f938cb5025e60b232f024a16d4d44d6aae1 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:41 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-SP][4S] Out of MMIO resource may occur when enumerating CXL in PEI

Feature Description]
On 4S/8S GNR platforms, CXL device requested MMIO resources were not mapped on the
MMIO address space due to out of resources on host side.

[Resolution]
CxlMemLib uses IIO APIs Cxl2p0EpBarResourceProgram() and IsCxlBarSkipInPeiCxlEnum () to
allocate and release MMIO resources for each CXL device. This allocation and release of MMIO resource
happends whenever host tries to access CXL device MMIO location.(Only on 4S/8S platforms)

Package/Module:ServerSiliconPkg

[Impacted Platform]
GNR 4S/8S.

Hsd-es-id: 22019759374

Original commit date: Thu Jun 13 08:15:10 2024 -0700
Change-Id: I01a10cd2d1646af123e60bd086b5f01699589264
Original commit hash: 9bcec2f11aec514010a0a498418b5c6be2af6872

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Library/CxlIpLib/CxlIpLibNull.c
ServerSiliconPkg/Mem/Library/CxlMemLib/CxlMemInternal.h
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/CxlMemHwGen.c
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlConfig.c
ServerSiliconPkg/Mem/Library/CxlMemLib/HwTarget/Gen3/CxlMemHwTopology.c

================================================================================ 
Commit: e405a4d55b052f1d9018eb40e94a77fddfe4b3ab 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:39 2024 -0700 
-------------------------------------------------------------------------------- 
ServerRasPkg/MemRasS3SaveLib: Save Memory channel enabling information

[Issue Description]
LoadImcS3RasData() called before MRC, memory channels not enabled.
As MemDataGetChannelEnable() alwasys return 0, Ras data saved in
NVRAM will be ignored.

[Resolution]
Save memory channel enabling information in the NVRAM, LoadImcS3RasData()
load data according to the save information instead of calling
MemDataGetChannelEnable().

Package/Module:

[Impacted Platform]
GNR-WS

Hsd-es-id: 15016264618

Original commit date: Tue Jun 18 15:21:26 2024 +0800
Change-Id: Ie5a16a1ce36ed3653eb301a0cd1a34b6775e89d8
Original commit hash: 59d94de1aad5074836bd7044f8be9300bbd5f365

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Include/Memory/RasNvramStruct.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Common/LoadNvramData.c
ServerRasPkg/Library/MemRasS3SaveLibW3/MemRasS3SaveLib.c
ServerRasPkg/Library/SmmImcRoutingLib/ImcRasS3Save.c

================================================================================ 
Commit: 8a958d207fb0f12f11137983018ed453dc8f517c 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:36 2024 -0700 
-------------------------------------------------------------------------------- 
SRF-AP MBA table value update

[Feature Description]
MBA tuned value CSV file was updated for SRF-AP

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
BHS SRF AP

Hsd-es-id: 14022631395

Original commit date: Thu May 30 15:49:45 2024 -0700
Change-Id: I34c3f18d6db79172a01df2866c0dafd1a182672d
Original commit hash: 4f17b4f76e2146ade810aa5945d37d325493334e

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/MbePerfSettings.c

================================================================================ 
Commit: d4c76a7b53b87e63c6314d030d543434b77a0b94 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:34 2024 -0700 
-------------------------------------------------------------------------------- 
Skip PchSetupPcie function if in UBIOS mode.

As gPchPcieInfoHobGuid HOB will be skip in UBIOS mode,
skip PchSetupPcie function to avoid get HOB fail ASSERT.

Hsd-es-id: 15016327088

Original commit date: Mon Jun 24 23:23:31 2024 +0800
Change-Id: I9e809c21c04734fdca833a5faf1cc7c0a40d3b42
Original commit hash: 59f729865d660d51b5f0adf6cacea0cd92936265

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
GnrwsRpPkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: 8b391a613a015095647d1f8fd6b11860b4bf9e09 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:32 2024 -0700 
-------------------------------------------------------------------------------- 
SRF HDCC RoW MBA table value update

[Feature Description]
MBA tuned value CSV file was updated for SRF HDCC RoW

Package/Module: ServerSiliconPkg/UncoreLib

[Impacted Platform]
BHS SRF HDCC RoW

Hsd-es-id: 15016278222

Original commit date: Thu May 30 17:02:26 2024 -0700
Change-Id: Icd05e09754a6e29aa86d795c46f03800e3ed8271
Original commit hash: 9778b5719610a68fdd319a02284ca43cb5ac0bf0

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSiliconPkg/Upi/Library/UncoreLib/ChipGnrSrf/MbePerfSettings.c

================================================================================ 
Commit: 0bd03319467ebc38e6aa37d50b680e170a7c6652 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:29 2024 -0700 
-------------------------------------------------------------------------------- 
BHS:PTK004708 Input validation in TxtDXE

[Issue Description]
gRT->SetVariable service calls SysCfgSize as an input parameter.
SysCfgSize may get overwritted inside the call to gRT0>GetVariable() service.
This may result in a potential information disclosure attack scenario.

[Resolution]
SysCfgSize is re-initialized before SetVariable based on status
value returned from GetVariable.

Package/Module:ServerSecurityPkg

[Impacted Platform]:BHS

Hsd-es-id: 15016136656

Original commit date: Fri Jun 7 14:10:36 2024 -0700
Change-Id: I5c25180003537e9251538c6ec835094e572a798b
Original commit hash: 1daa37e6b795df1dd2a09090de3c34875bde9055

-------------------------------------------------------------------------------- 
[Changed Files]
ServerSecurityPkg/Library/LtDxeLib/LtDxeLib.c

================================================================================ 
Commit: 71b9f472586aa918ca323d6ad0f1fcc87099a6bb 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:27 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.66,
LOGANVL.0.RPB.0029.D.51,
KSYVLLE.1.RPB.0023.D.79,
GNRSPWS.0.RPB.0027.D.82,
Server-RC-0x02.0x00.0x01.01E5

Hsd-es-id: N/A"
Original commit date: Mon Jun 24 11:08:45 2024 -0700
Original commit hash: 83cbd2cb877c6e081d607dd4aa4525fcf1e1ca8d

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env

================================================================================ 
Commit: f6e2bd469ccbe1ab83433eaf6cf06850f88136df 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:25 2024 -0700 
-------------------------------------------------------------------------------- 
Support DDR5 fADR on GNR: Persistent memory

[Feature Description]
Updated MemDecodeLib to map battery backed DDR separately
from regular memory when ADR is enabled.
Updated MemoryInstallLib to mark battery backed memory regions
as persistent.
Removed unneeded NvMemSize variables from MemDecode structures.

Package/Module:
MemDecodeLib
MemoryInstallLib

[Impacted Platform]
GNR

Hsd-es-id: 14020464660

Original commit date: Mon Oct 23 11:08:48 2023 -0400
Change-Id: I9de1c9072cac7a026db6fc20f94b86567edcdb5a
Original commit hash: 011af2244d3d53110508725319125ce41cd92aad

-------------------------------------------------------------------------------- 
[Changed Files]
BirchStreamOpenBoardPkg/Library/PeiFspHobCheckLib/FspHobHelpers.h
CpRcPkg/Include/Guid/MemoryMapData.h
CpRcPkg/Include/MemDecodeCommonIncludes.h
CpRcPkg/Include/MemMapHost.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHost.h
CpRcPkg/Library/BaseMemoryCoreLib/Core/Include/MemHostChipCommon.h
ServerPlatformPkg/Library/PeiMemoryPolicyUpdateLib/PeiMemoryPolicyUpdateLib.c
ServerSiliconPkg/Library/MemMapDataLib/MemMapDataLib.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/7nm/MemDecodeNode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecode.c
ServerSiliconPkg/Mem/Library/MemDecodeLib/Gen3/MemDecodeGen.c
ServerSiliconPkg/Mem/Library/MemoryInstallLib/Gen3/MemoryInstallGen.c
ServerSiliconPkg/Mem/Library/MemoryInstallLib/MemoryInstallLib.c

================================================================================ 
Commit: 17359f891d5f5c5d1d09ea0e063a06238ec3df88 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:22 2024 -0700 
-------------------------------------------------------------------------------- 
"[TeamCity] SvrG3 ServerGen3_main_gen3_Daily Daily Updating Version/ID: BCHSTRM.0.RPB.0033.D.65,
LOGANVL.0.RPB.0029.D.50,
KSYVLLE.1.RPB.0023.D.78,
GNRSPWS.0.RPB.0027.D.81,
Server-RC-0x02.0x00.0x01.01E4

Hsd-es-id: N/A"
Original commit date: Mon Jun 24 04:11:06 2024 -0700
Original commit hash: 3e1133d4329d2ce0a46e287aa02e649f78e46628

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/CpRcPkg.dec
GnrwsRpPkg/Tool/GenBiosId/BiosId.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdD.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdR.env
GnrwsRpPkg/Tool/GenBiosId/BiosIdS.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdD.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdR.env
GnrwsRpPkg/Tool/GenIfwiId/IfwiIdS.env

================================================================================ 
Commit: 1f71434d9f170bef649e55bba359f337675ffb0e 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:20 2024 -0700 
-------------------------------------------------------------------------------- 
[Seamless Update][OOB BIOS update] Update build script for unblock TDX Connect

[Feature Description]
Create special handle for SOCKET_SECURITY_CONFIGURATION in offset compare
since it have 2 reserved region (input/output)

Package/Module:
ServerPlatformPkg/BuildScript

[Impacted Platform]
GNR

Hsd-es-id: 15016324389

Original commit date: Mon Jun 24 11:50:48 2024 +0800
Change-Id: I7b9638ee76596cd19ecb573d31dbf42be2d027e3
Original commit hash: c9bf94ea428806de92876e293f15d119fae38499

-------------------------------------------------------------------------------- 
[Changed Files]
ServerPlatformPkg/BuildScript/Source/BuildStep/NvVarUpdateCmp.py

================================================================================ 
Commit: f5fac1dfb369ad864beba007637afa41eb7e6714 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:17 2024 -0700 
-------------------------------------------------------------------------------- 
[GNR-WS][Sync] Sync Gnrws with Birchstream codebase to WW25 2024

[Feature Description]
Porting latest Birchstream changes to Gnrws.

Check-in details:
1.Add Beyond SMM support.
2.Support seamless setup check with internal IP clean target
3.Adjust the location of SmBusLib Instance in dsc file

Package/Module: GnrwsRpPkg

[Impacted Platform]
GNRWS

Hsd-es-id: 15016315049

Original commit date: Fri Jun 21 15:04:20 2024 +0530
Change-Id: I6d72dc8c3ef6960da05a77cea75f86cd64c6e719
Original commit hash: 503cbef7ddeed8f90f472d304a3a09fef1b09a51

-------------------------------------------------------------------------------- 
[Changed Files]
GnrwsRpPkg/Include/Dsc/PlatformPkgCommonLib.dsc
GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLog.hfr
GnrwsRpPkg/Platform/Dxe/Setup/SystemEventLogStrings.uni

================================================================================ 
Commit: 7eff8961374deb58a5e36123cdcdeac944ea5988 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:15 2024 -0700 
-------------------------------------------------------------------------------- 
GNR DDR5 RcvEn adjustment for 4TCK front side read preamble

[Feature Description]
When rx_strobe_inv is changed from 0 to 1, for 1/2/3tck preambles, the rcven window reduces by 1UI (64 ticks),
so the center should get adjusted by -32 ticks. For 4tck preamble they are the same, so no adjustment needed.

[Resolution]

Package/Module: CpRcPkg

[Impacted Platform]
GNR

Hsd-es-id: 15016298068

Original commit date: Mon Jun 24 10:53:34 2024 +0800
Change-Id: I8b57377c3296efe520a4a41da1759e6b09500b08
Original commit hash: 3d09a3f222078f9fd00e4fdad8f6f01f1a197ead

-------------------------------------------------------------------------------- 
[Changed Files]
CpRcPkg/Library/BaseDdr5CoreLib/MemReadDqDqsCoarse.c

================================================================================ 
Commit: 42a3607765a0db3d471dc0ed9fd59dfbc6fbfc29 
Author: DCPAE SERVER <dcpae.server@intel.com> 
Date: Sat Aug 10 21:39:12 2024 -0700 
-------------------------------------------------------------------------------- 
CXL 4S/8S: Out of MMIO resource for CXL devices during PEI/DXE phases.

[Feature Description]
When the platform is populated with 4S/8S there is MMIO resource allocation being ran out for the CXL devices.
Need to temporarily allocate and deallocate the MMIO resource to configure the CXL devices during PEI/DXE phases.

Package/Module: ServerRasPkg/CxlRasLib20

[Impacted Platform]
Default ALL

Hsd-es-id: 15015791589

Original commit date: Fri Jun 14 11:08:18 2024 -0700
Change-Id: Ida1ddc871aeb6b2b7198b2f91c72cf6e6bef1ad4
Original commit hash: 7c96b0819048fb80feff00d8b9c62be00f52c2dd

-------------------------------------------------------------------------------- 
[Changed Files]
ServerRasPkg/Library/CxlRasLib/CxlRasLib20/CxlMefnRouting.c
ServerRasPkg/Library/LibraryGen3/SmmRasSiliconLibGnrSrf/RasCxl.c
