Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/daliang3/Desktop/lab1/mysystem.qsys --block-symbol-file --output-directory=/home/daliang3/Desktop/lab1/mysystem --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab1/mysystem.qsys
Progress: Reading input file
Progress: Adding Arm_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_fpga_to_hps [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_fpga_to_hps
Progress: Adding fifo_hps_to_fpga [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_hps_to_fpga
Progress: Adding hex5_hex0 [altera_avalon_pio 15.0]
Progress: Parameterizing module hex5_hex0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Warning: mysystem.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: mysystem.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: mysystem.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: mysystem.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: mysystem.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/daliang3/Desktop/lab1/mysystem.qsys --synthesis=VERILOG --output-directory=/home/daliang3/Desktop/lab1/mysystem/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab1/mysystem.qsys
Progress: Reading input file
Progress: Adding Arm_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module Arm_A9_HPS
Progress: Adding clock_bridge_0 [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fifo_fpga_to_hps [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_fpga_to_hps
Progress: Adding fifo_hps_to_fpga [altera_avalon_fifo 15.0]
Progress: Parameterizing module fifo_hps_to_fpga
Progress: Adding hex5_hex0 [altera_avalon_pio 15.0]
Progress: Parameterizing module hex5_hex0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Warning: mysystem.: You have exported the interface fifo_fpga_to_hps.in but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: mysystem.: You have exported the interface fifo_fpga_to_hps.in_csr but not its associated reset interface.  Export the driver(s) of fifo_fpga_to_hps.reset_in
Warning: mysystem.: You have exported the interface fifo_hps_to_fpga.out but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: mysystem.: You have exported the interface fifo_hps_to_fpga.out_csr but not its associated reset interface.  Export the driver(s) of fifo_hps_to_fpga.reset_out
Warning: mysystem.: You have exported the interface ram.s2 but not its associated reset interface.  Export the driver(s) of ram.reset2
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: Arm_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Arm_A9_HPS: "Running  for module: Arm_A9_HPS"
Info: Arm_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Arm_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Arm_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Arm_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Arm_A9_HPS: set_interface_assignment: Interface "hps_io" does not exist
Info: Arm_A9_HPS: "mysystem" instantiated altera_hps "Arm_A9_HPS"
Info: fifo_fpga_to_hps: Starting RTL generation for module 'mysystem_fifo_fpga_to_hps'
Info: fifo_fpga_to_hps:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=mysystem_fifo_fpga_to_hps --dir=/tmp/alt7674_2518277998610806075.dir/0001_fifo_fpga_to_hps_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0001_fifo_fpga_to_hps_gen//mysystem_fifo_fpga_to_hps_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_fpga_to_hps: Done RTL generation for module 'mysystem_fifo_fpga_to_hps'
Info: fifo_fpga_to_hps: "mysystem" instantiated altera_avalon_fifo "fifo_fpga_to_hps"
Info: hex5_hex0: Starting RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_hex5_hex0 --dir=/tmp/alt7674_2518277998610806075.dir/0002_hex5_hex0_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0002_hex5_hex0_gen//mysystem_hex5_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex5_hex0: Done RTL generation for module 'mysystem_hex5_hex0'
Info: hex5_hex0: "mysystem" instantiated altera_avalon_pio "hex5_hex0"
Info: new_sdram_controller_0: Starting RTL generation for module 'mysystem_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_new_sdram_controller_0 --dir=/tmp/alt7674_2518277998610806075.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0003_new_sdram_controller_0_gen//mysystem_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'mysystem_new_sdram_controller_0'
Info: new_sdram_controller_0: "mysystem" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: pushbuttons: Starting RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbuttons --dir=/tmp/alt7674_2518277998610806075.dir/0004_pushbuttons_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0004_pushbuttons_gen//mysystem_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons: "mysystem" instantiated altera_avalon_pio "pushbuttons"
Info: ram: Starting RTL generation for module 'mysystem_ram'
Info: ram:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_ram --dir=/tmp/alt7674_2518277998610806075.dir/0005_ram_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0005_ram_gen//mysystem_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'mysystem_ram'
Info: ram: "mysystem" instantiated altera_avalon_onchip_memory2 "ram"
Info: reg32_avalon_interface_0: "mysystem" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: sys_sdram_pll_0: "mysystem" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: system_console: Starting RTL generation for module 'mysystem_system_console'
Info: system_console:   Generation command is [exec /apps/Altera/15.0/quartus/linux64/perl/bin/perl -I /apps/Altera/15.0/quartus/linux64/perl/lib -I /apps/Altera/15.0/quartus/sopc_builder/bin/europa -I /apps/Altera/15.0/quartus/sopc_builder/bin/perl_lib -I /apps/Altera/15.0/quartus/sopc_builder/bin -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /apps/Altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_system_console --dir=/tmp/alt7674_2518277998610806075.dir/0007_system_console_gen/ --quartus_dir=/apps/Altera/15.0/quartus --verilog --config=/tmp/alt7674_2518277998610806075.dir/0007_system_console_gen//mysystem_system_console_component_configuration.pl  --do_build_sim=0  ]
Info: system_console: Done RTL generation for module 'mysystem_system_console'
Info: system_console: "mysystem" instantiated altera_avalon_jtag_uart "system_console"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "Arm_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "Arm_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fifo_hps_to_fpga_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_hps_to_fpga_in_translator"
Info: Arm_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "Arm_A9_HPS_h2f_axi_master_agent"
Info: fifo_hps_to_fpga_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_hps_to_fpga_in_agent"
Info: fifo_hps_to_fpga_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_hps_to_fpga_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: Arm_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Arm_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fifo_hps_to_fpga_in_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fifo_hps_to_fpga_in_burst_adapter"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fifo_hps_to_fpga_in_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fifo_hps_to_fpga_in_rsp_width_adapter"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daliang3/Desktop/lab1/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: mysystem: Done "mysystem" with 44 modules, 103 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
