Classic Timing Analyzer report for mux3_1
Thu Dec 16 09:23:44 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.792 ns   ; a[2] ; y[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 13.792 ns       ; a[2]    ; y[2] ;
; N/A   ; None              ; 13.710 ns       ; b[7]    ; y[7] ;
; N/A   ; None              ; 13.612 ns       ; a[7]    ; y[7] ;
; N/A   ; None              ; 13.352 ns       ; b[1]    ; y[1] ;
; N/A   ; None              ; 13.000 ns       ; b[2]    ; y[2] ;
; N/A   ; None              ; 12.720 ns       ; c[2]    ; y[2] ;
; N/A   ; None              ; 12.678 ns       ; b[3]    ; y[3] ;
; N/A   ; None              ; 12.645 ns       ; a[6]    ; y[6] ;
; N/A   ; None              ; 12.591 ns       ; a[3]    ; y[3] ;
; N/A   ; None              ; 12.585 ns       ; a[4]    ; y[4] ;
; N/A   ; None              ; 12.417 ns       ; b[5]    ; y[5] ;
; N/A   ; None              ; 12.396 ns       ; b[4]    ; y[4] ;
; N/A   ; None              ; 12.324 ns       ; a[5]    ; y[5] ;
; N/A   ; None              ; 12.299 ns       ; c[0]    ; y[0] ;
; N/A   ; None              ; 12.279 ns       ; b[6]    ; y[6] ;
; N/A   ; None              ; 12.132 ns       ; a[1]    ; y[1] ;
; N/A   ; None              ; 12.102 ns       ; c[7]    ; y[7] ;
; N/A   ; None              ; 11.981 ns       ; c[3]    ; y[3] ;
; N/A   ; None              ; 11.757 ns       ; c[1]    ; y[1] ;
; N/A   ; None              ; 11.551 ns       ; c[5]    ; y[5] ;
; N/A   ; None              ; 11.329 ns       ; c[4]    ; y[4] ;
; N/A   ; None              ; 11.231 ns       ; c[6]    ; y[6] ;
; N/A   ; None              ; 8.907 ns        ; madd[0] ; y[7] ;
; N/A   ; None              ; 8.700 ns        ; madd[1] ; y[7] ;
; N/A   ; None              ; 8.587 ns        ; madd[0] ; y[2] ;
; N/A   ; None              ; 8.564 ns        ; madd[0] ; y[1] ;
; N/A   ; None              ; 8.531 ns        ; madd[0] ; y[6] ;
; N/A   ; None              ; 8.405 ns        ; madd[1] ; y[2] ;
; N/A   ; None              ; 8.364 ns        ; madd[1] ; y[6] ;
; N/A   ; None              ; 8.355 ns        ; madd[1] ; y[1] ;
; N/A   ; None              ; 8.291 ns        ; madd[0] ; y[5] ;
; N/A   ; None              ; 8.223 ns        ; madd[0] ; y[0] ;
; N/A   ; None              ; 8.137 ns        ; a[0]    ; y[0] ;
; N/A   ; None              ; 8.069 ns        ; madd[1] ; y[5] ;
; N/A   ; None              ; 8.055 ns        ; madd[1] ; y[0] ;
; N/A   ; None              ; 7.908 ns        ; madd[0] ; y[4] ;
; N/A   ; None              ; 7.829 ns        ; madd[0] ; y[3] ;
; N/A   ; None              ; 7.728 ns        ; b[0]    ; y[0] ;
; N/A   ; None              ; 7.691 ns        ; madd[1] ; y[4] ;
; N/A   ; None              ; 7.617 ns        ; madd[1] ; y[3] ;
+-------+-------------------+-----------------+---------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 16 09:23:44 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux3_1 -c mux3_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "a[2]" to destination pin "y[2]" is 13.792 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_125; Fanout = 1; PIN Node = 'a[2]'
    Info: 2: + IC(6.774 ns) + CELL(0.615 ns) = 8.323 ns; Loc. = LCCOMB_X1_Y13_N16; Fanout = 1; COMB Node = 'y~20'
    Info: 3: + IC(0.400 ns) + CELL(0.651 ns) = 9.374 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; COMB Node = 'y~21'
    Info: 4: + IC(1.182 ns) + CELL(3.236 ns) = 13.792 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'y[2]'
    Info: Total cell delay = 5.436 ns ( 39.41 % )
    Info: Total interconnect delay = 8.356 ns ( 60.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Dec 16 09:23:44 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


