
STM32F103_SPI_DRIVER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d28  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000e58  08000e58  00010e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000e70  08000e70  00010e78  2**0
                  CONTENTS
  4 .ARM          00000000  08000e70  08000e70  00010e78  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e70  08000e78  00010e78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e70  08000e70  00010e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e74  08000e74  00010e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000000  08000e78  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000008c  08000e78  0002008c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010e78  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010ea1  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001f65  00000000  00000000  00010ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000008f0  00000000  00000000  00012e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00000d78  00000000  00000000  00013739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000230  00000000  00000000  000144b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000001c8  00000000  00000000  000146e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00002b1f  00000000  00000000  000148b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000310e  00000000  00000000  000173cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000ab08  00000000  00000000  0001a4dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000700  00000000  00000000  00024fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000e40 	.word	0x08000e40

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000e40 	.word	0x08000e40

08000170 <EXTI0_IRQHandler>:

/*==========================================================*/
/* ISR FUNCTIONS */
/*==========================================================*/
void EXTI0_IRQHandler(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<0);
 8000174:	4b05      	ldr	r3, [pc, #20]	; (800018c <EXTI0_IRQHandler+0x1c>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a04      	ldr	r2, [pc, #16]	; (800018c <EXTI0_IRQHandler+0x1c>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]
	GP_IRQ_CALLBACK[0]();
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <EXTI0_IRQHandler+0x20>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4798      	blx	r3

}
 8000186:	bf00      	nop
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	40010400 	.word	0x40010400
 8000190:	2000001c 	.word	0x2000001c

08000194 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<1);
 8000198:	4b05      	ldr	r3, [pc, #20]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019a:	695b      	ldr	r3, [r3, #20]
 800019c:	4a04      	ldr	r2, [pc, #16]	; (80001b0 <EXTI1_IRQHandler+0x1c>)
 800019e:	f043 0302 	orr.w	r3, r3, #2
 80001a2:	6153      	str	r3, [r2, #20]
	GP_IRQ_CALLBACK[1]();
 80001a4:	4b03      	ldr	r3, [pc, #12]	; (80001b4 <EXTI1_IRQHandler+0x20>)
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	4798      	blx	r3

}
 80001aa:	bf00      	nop
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	40010400 	.word	0x40010400
 80001b4:	2000001c 	.word	0x2000001c

080001b8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<2);
 80001bc:	4b05      	ldr	r3, [pc, #20]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001be:	695b      	ldr	r3, [r3, #20]
 80001c0:	4a04      	ldr	r2, [pc, #16]	; (80001d4 <EXTI2_IRQHandler+0x1c>)
 80001c2:	f043 0304 	orr.w	r3, r3, #4
 80001c6:	6153      	str	r3, [r2, #20]
	GP_IRQ_CALLBACK[2]();
 80001c8:	4b03      	ldr	r3, [pc, #12]	; (80001d8 <EXTI2_IRQHandler+0x20>)
 80001ca:	689b      	ldr	r3, [r3, #8]
 80001cc:	4798      	blx	r3
}
 80001ce:	bf00      	nop
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	40010400 	.word	0x40010400
 80001d8:	2000001c 	.word	0x2000001c

080001dc <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<3);
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e2:	695b      	ldr	r3, [r3, #20]
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <EXTI3_IRQHandler+0x1c>)
 80001e6:	f043 0308 	orr.w	r3, r3, #8
 80001ea:	6153      	str	r3, [r2, #20]
	GP_IRQ_CALLBACK[3]();
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <EXTI3_IRQHandler+0x20>)
 80001ee:	68db      	ldr	r3, [r3, #12]
 80001f0:	4798      	blx	r3
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010400 	.word	0x40010400
 80001fc:	2000001c 	.word	0x2000001c

08000200 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<4);
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI4_IRQHandler+0x1c>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <EXTI4_IRQHandler+0x1c>)
 800020a:	f043 0310 	orr.w	r3, r3, #16
 800020e:	6153      	str	r3, [r2, #20]
	GP_IRQ_CALLBACK[4]();
 8000210:	4b03      	ldr	r3, [pc, #12]	; (8000220 <EXTI4_IRQHandler+0x20>)
 8000212:	691b      	ldr	r3, [r3, #16]
 8000214:	4798      	blx	r3
}
 8000216:	bf00      	nop
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	40010400 	.word	0x40010400
 8000220:	2000001c 	.word	0x2000001c

08000224 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	if(EXTI->PR & 1<<5) { EXTI->PR |=(1<<5) ; GP_IRQ_CALLBACK[5](); }
 8000228:	4b26      	ldr	r3, [pc, #152]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	f003 0320 	and.w	r3, r3, #32
 8000230:	2b00      	cmp	r3, #0
 8000232:	d008      	beq.n	8000246 <EXTI9_5_IRQHandler+0x22>
 8000234:	4b23      	ldr	r3, [pc, #140]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000236:	695b      	ldr	r3, [r3, #20]
 8000238:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 800023a:	f043 0320 	orr.w	r3, r3, #32
 800023e:	6153      	str	r3, [r2, #20]
 8000240:	4b21      	ldr	r3, [pc, #132]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4798      	blx	r3
	if(EXTI->PR & 1<<6) { EXTI->PR |=(1<<6) ; GP_IRQ_CALLBACK[6](); }
 8000246:	4b1f      	ldr	r3, [pc, #124]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000248:	695b      	ldr	r3, [r3, #20]
 800024a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800024e:	2b00      	cmp	r3, #0
 8000250:	d008      	beq.n	8000264 <EXTI9_5_IRQHandler+0x40>
 8000252:	4b1c      	ldr	r3, [pc, #112]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a1b      	ldr	r2, [pc, #108]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800025c:	6153      	str	r3, [r2, #20]
 800025e:	4b1a      	ldr	r3, [pc, #104]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4798      	blx	r3
	if(EXTI->PR & 1<<7) { EXTI->PR |=(1<<7) ; GP_IRQ_CALLBACK[7](); }
 8000264:	4b17      	ldr	r3, [pc, #92]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000266:	695b      	ldr	r3, [r3, #20]
 8000268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <EXTI9_5_IRQHandler+0x5e>
 8000270:	4b14      	ldr	r3, [pc, #80]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000272:	695b      	ldr	r3, [r3, #20]
 8000274:	4a13      	ldr	r2, [pc, #76]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800027a:	6153      	str	r3, [r2, #20]
 800027c:	4b12      	ldr	r3, [pc, #72]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800027e:	69db      	ldr	r3, [r3, #28]
 8000280:	4798      	blx	r3
	if(EXTI->PR & 1<<8) { EXTI->PR |=(1<<8) ; GP_IRQ_CALLBACK[8](); }
 8000282:	4b10      	ldr	r3, [pc, #64]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800028a:	2b00      	cmp	r3, #0
 800028c:	d008      	beq.n	80002a0 <EXTI9_5_IRQHandler+0x7c>
 800028e:	4b0d      	ldr	r3, [pc, #52]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 8000294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000298:	6153      	str	r3, [r2, #20]
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 800029c:	6a1b      	ldr	r3, [r3, #32]
 800029e:	4798      	blx	r3
	if(EXTI->PR & 1<<9) { EXTI->PR |=(1<<9) ; GP_IRQ_CALLBACK[9](); }
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d008      	beq.n	80002be <EXTI9_5_IRQHandler+0x9a>
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002ae:	695b      	ldr	r3, [r3, #20]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <EXTI9_5_IRQHandler+0xa0>)
 80002b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002b6:	6153      	str	r3, [r2, #20]
 80002b8:	4b03      	ldr	r3, [pc, #12]	; (80002c8 <EXTI9_5_IRQHandler+0xa4>)
 80002ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002bc:	4798      	blx	r3

}
 80002be:	bf00      	nop
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40010400 	.word	0x40010400
 80002c8:	2000001c 	.word	0x2000001c

080002cc <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
	//Clear Binding Register (EXTI_PR) This bit is cleared by writing a ‘1’ into the bit.
	EXTI->PR |=(1<<0);
 80002d0:	4b04      	ldr	r3, [pc, #16]	; (80002e4 <EXTI15_10_IRQHandler+0x18>)
 80002d2:	695b      	ldr	r3, [r3, #20]
 80002d4:	4a03      	ldr	r2, [pc, #12]	; (80002e4 <EXTI15_10_IRQHandler+0x18>)
 80002d6:	f043 0301 	orr.w	r3, r3, #1
 80002da:	6153      	str	r3, [r2, #20]

}
 80002dc:	bf00      	nop
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	40010400 	.word	0x40010400

080002e8 <Get_CRLH_position>:
 *      Author: aliab
 */

#include "../inc/STM32_F103C6_GPIO_Driver.h"

uint16_t Get_CRLH_position(uint16_t PinNumber){
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber){
 80002f2:	88fb      	ldrh	r3, [r7, #6]
 80002f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80002f8:	f000 80a5 	beq.w	8000446 <Get_CRLH_position+0x15e>
 80002fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000300:	f300 80a3 	bgt.w	800044a <Get_CRLH_position+0x162>
 8000304:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000308:	f000 809b 	beq.w	8000442 <Get_CRLH_position+0x15a>
 800030c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000310:	f300 809b 	bgt.w	800044a <Get_CRLH_position+0x162>
 8000314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000318:	f000 8091 	beq.w	800043e <Get_CRLH_position+0x156>
 800031c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000320:	f300 8093 	bgt.w	800044a <Get_CRLH_position+0x162>
 8000324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000328:	f000 8087 	beq.w	800043a <Get_CRLH_position+0x152>
 800032c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000330:	f300 808b 	bgt.w	800044a <Get_CRLH_position+0x162>
 8000334:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000338:	d07d      	beq.n	8000436 <Get_CRLH_position+0x14e>
 800033a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800033e:	f300 8084 	bgt.w	800044a <Get_CRLH_position+0x162>
 8000342:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000346:	d074      	beq.n	8000432 <Get_CRLH_position+0x14a>
 8000348:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800034c:	dc7d      	bgt.n	800044a <Get_CRLH_position+0x162>
 800034e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000352:	d06c      	beq.n	800042e <Get_CRLH_position+0x146>
 8000354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000358:	dc77      	bgt.n	800044a <Get_CRLH_position+0x162>
 800035a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800035e:	d064      	beq.n	800042a <Get_CRLH_position+0x142>
 8000360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000364:	dc71      	bgt.n	800044a <Get_CRLH_position+0x162>
 8000366:	2b80      	cmp	r3, #128	; 0x80
 8000368:	d05d      	beq.n	8000426 <Get_CRLH_position+0x13e>
 800036a:	2b80      	cmp	r3, #128	; 0x80
 800036c:	dc6d      	bgt.n	800044a <Get_CRLH_position+0x162>
 800036e:	2b20      	cmp	r3, #32
 8000370:	dc48      	bgt.n	8000404 <Get_CRLH_position+0x11c>
 8000372:	2b00      	cmp	r3, #0
 8000374:	dd69      	ble.n	800044a <Get_CRLH_position+0x162>
 8000376:	3b01      	subs	r3, #1
 8000378:	2b1f      	cmp	r3, #31
 800037a:	d866      	bhi.n	800044a <Get_CRLH_position+0x162>
 800037c:	a201      	add	r2, pc, #4	; (adr r2, 8000384 <Get_CRLH_position+0x9c>)
 800037e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000382:	bf00      	nop
 8000384:	0800040b 	.word	0x0800040b
 8000388:	0800040f 	.word	0x0800040f
 800038c:	0800044b 	.word	0x0800044b
 8000390:	08000413 	.word	0x08000413
 8000394:	0800044b 	.word	0x0800044b
 8000398:	0800044b 	.word	0x0800044b
 800039c:	0800044b 	.word	0x0800044b
 80003a0:	08000417 	.word	0x08000417
 80003a4:	0800044b 	.word	0x0800044b
 80003a8:	0800044b 	.word	0x0800044b
 80003ac:	0800044b 	.word	0x0800044b
 80003b0:	0800044b 	.word	0x0800044b
 80003b4:	0800044b 	.word	0x0800044b
 80003b8:	0800044b 	.word	0x0800044b
 80003bc:	0800044b 	.word	0x0800044b
 80003c0:	0800041b 	.word	0x0800041b
 80003c4:	0800044b 	.word	0x0800044b
 80003c8:	0800044b 	.word	0x0800044b
 80003cc:	0800044b 	.word	0x0800044b
 80003d0:	0800044b 	.word	0x0800044b
 80003d4:	0800044b 	.word	0x0800044b
 80003d8:	0800044b 	.word	0x0800044b
 80003dc:	0800044b 	.word	0x0800044b
 80003e0:	0800044b 	.word	0x0800044b
 80003e4:	0800044b 	.word	0x0800044b
 80003e8:	0800044b 	.word	0x0800044b
 80003ec:	0800044b 	.word	0x0800044b
 80003f0:	0800044b 	.word	0x0800044b
 80003f4:	0800044b 	.word	0x0800044b
 80003f8:	0800044b 	.word	0x0800044b
 80003fc:	0800044b 	.word	0x0800044b
 8000400:	0800041f 	.word	0x0800041f
 8000404:	2b40      	cmp	r3, #64	; 0x40
 8000406:	d00c      	beq.n	8000422 <Get_CRLH_position+0x13a>
 8000408:	e01f      	b.n	800044a <Get_CRLH_position+0x162>
	//position for pins from 0>>>7 in CRL register
	case GPIO_PIN_0  : return 0;
 800040a:	2300      	movs	r3, #0
 800040c:	e01e      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_1  : return 4;
 800040e:	2304      	movs	r3, #4
 8000410:	e01c      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_2  : return 8;
 8000412:	2308      	movs	r3, #8
 8000414:	e01a      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_3  : return 12;
 8000416:	230c      	movs	r3, #12
 8000418:	e018      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_4  : return 16;
 800041a:	2310      	movs	r3, #16
 800041c:	e016      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_5  : return 20;
 800041e:	2314      	movs	r3, #20
 8000420:	e014      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_6  : return 24;
 8000422:	2318      	movs	r3, #24
 8000424:	e012      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_7  : return 28;
 8000426:	231c      	movs	r3, #28
 8000428:	e010      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	//position for pins from 8>>>15 in CRH register
	case GPIO_PIN_8  : return 0;
 800042a:	2300      	movs	r3, #0
 800042c:	e00e      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_9  : return 4;
 800042e:	2304      	movs	r3, #4
 8000430:	e00c      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_10 : return 8;
 8000432:	2308      	movs	r3, #8
 8000434:	e00a      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_11 : return 12;
 8000436:	230c      	movs	r3, #12
 8000438:	e008      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_12 : return 16;
 800043a:	2310      	movs	r3, #16
 800043c:	e006      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_13 : return 20;
 800043e:	2314      	movs	r3, #20
 8000440:	e004      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_14 : return 24;
 8000442:	2318      	movs	r3, #24
 8000444:	e002      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	case GPIO_PIN_15 : return 28;
 8000446:	231c      	movs	r3, #28
 8000448:	e000      	b.n	800044c <Get_CRLH_position+0x164>
	break;
	}
	return 0;
 800044a:	2300      	movs	r3, #0
}
 800044c:	4618      	mov	r0, r3
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	bc80      	pop	{r7}
 8000454:	4770      	bx	lr
 8000456:	bf00      	nop

08000458 <MCAL_GPIO_Init>:
 * Note			-stm32f103c6 MCU has GPIO A,B,C,D,E modules
 * 				 but LQFPP48 has only GPIO A ,B and part of E,D exported as external pins from THE MCU
 */


void MCAL_GPIO_Init(GPIO_TypeDef * GPIOx , GPIO_PIN_Config_t * PinConfig){
 8000458:	b590      	push	{r4, r7, lr}
 800045a:	b085      	sub	sp, #20
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
 8000460:	6039      	str	r1, [r7, #0]
	uint8_t pin_config = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	73fb      	strb	r3, [r7, #15]
	volatile uint32_t *ConfigRegister = NULL;
 8000466:	2300      	movs	r3, #0
 8000468:	60bb      	str	r3, [r7, #8]
	//pins from 0>>>7 in CRL register and from 8>>>15 in CRH register
	ConfigRegister = ((PinConfig->GPIO_PinNumber) < GPIO_PIN_8)?(&GPIOx->CRL) :(&GPIOx->CRH);
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	881b      	ldrh	r3, [r3, #0]
 800046e:	b29b      	uxth	r3, r3
 8000470:	2bff      	cmp	r3, #255	; 0xff
 8000472:	d801      	bhi.n	8000478 <MCAL_GPIO_Init+0x20>
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	e001      	b.n	800047c <MCAL_GPIO_Init+0x24>
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	3304      	adds	r3, #4
 800047c:	60bb      	str	r3, [r7, #8]

	//resets pin state before configure it
	* ConfigRegister &= ~ (0XF << (Get_CRLH_position(PinConfig->GPIO_PinNumber)));
 800047e:	683b      	ldr	r3, [r7, #0]
 8000480:	881b      	ldrh	r3, [r3, #0]
 8000482:	b29b      	uxth	r3, r3
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff ff2f 	bl	80002e8 <Get_CRLH_position>
 800048a:	4603      	mov	r3, r0
 800048c:	461a      	mov	r2, r3
 800048e:	230f      	movs	r3, #15
 8000490:	4093      	lsls	r3, r2
 8000492:	43da      	mvns	r2, r3
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	401a      	ands	r2, r3
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	601a      	str	r2, [r3, #0]
	// if the pin is output
	if(PinConfig->GPIO_PinMode == GPIO_MODE_OUTPUT_PP ||PinConfig->GPIO_PinMode == GPIO_MODE_OUTPUT_OD ||PinConfig->GPIO_PinMode == GPIO_MODE_OUTPUT_AF_PP ||PinConfig->GPIO_PinMode == GPIO_MODE_ANALOG_AF_OD )
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	789b      	ldrb	r3, [r3, #2]
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	2b04      	cmp	r3, #4
 80004a6:	d00e      	beq.n	80004c6 <MCAL_GPIO_Init+0x6e>
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	789b      	ldrb	r3, [r3, #2]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	2b05      	cmp	r3, #5
 80004b0:	d009      	beq.n	80004c6 <MCAL_GPIO_Init+0x6e>
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	789b      	ldrb	r3, [r3, #2]
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	2b06      	cmp	r3, #6
 80004ba:	d004      	beq.n	80004c6 <MCAL_GPIO_Init+0x6e>
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	789b      	ldrb	r3, [r3, #2]
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	2b07      	cmp	r3, #7
 80004c4:	d110      	bne.n	80004e8 <MCAL_GPIO_Init+0x90>
	{
		//CNFy[1:0] MODEy[1:0] 4bits for pin configuration
		pin_config = ( (((PinConfig->GPIO_PinMode) - 4) <<2) | ((PinConfig->GPIO_OUTPUT_SPEED) & 0x0F));
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	789b      	ldrb	r3, [r3, #2]
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	3b04      	subs	r3, #4
 80004ce:	009b      	lsls	r3, r3, #2
 80004d0:	b25a      	sxtb	r2, r3
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	78db      	ldrb	r3, [r3, #3]
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	b25b      	sxtb	r3, r3
 80004da:	f003 030f 	and.w	r3, r3, #15
 80004de:	b25b      	sxtb	r3, r3
 80004e0:	4313      	orrs	r3, r2
 80004e2:	b25b      	sxtb	r3, r3
 80004e4:	73fb      	strb	r3, [r7, #15]
 80004e6:	e030      	b.n	800054a <MCAL_GPIO_Init+0xf2>

	}
	// if the pin is input
	else{ // MODE = 00 :input mode (reset state)

		if(PinConfig->GPIO_PinMode == GPIO_MODE_ANALOG ||PinConfig->GPIO_PinMode == GPIO_MODE_INPUT_FLO)
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	789b      	ldrb	r3, [r3, #2]
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d004      	beq.n	80004fc <MCAL_GPIO_Init+0xa4>
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	789b      	ldrb	r3, [r3, #2]
 80004f6:	b2db      	uxtb	r3, r3
 80004f8:	2b01      	cmp	r3, #1
 80004fa:	d105      	bne.n	8000508 <MCAL_GPIO_Init+0xb0>
		{
			pin_config = ( ((PinConfig->GPIO_PinMode) <<2) | (0x0 & 0x0F));
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	789b      	ldrb	r3, [r3, #2]
 8000500:	b2db      	uxtb	r3, r3
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	73fb      	strb	r3, [r7, #15]
 8000506:	e020      	b.n	800054a <MCAL_GPIO_Init+0xf2>

		}
		else if(PinConfig->GPIO_PinMode == GPIO_MODE_INPUT_AF) //works as floating
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	789b      	ldrb	r3, [r3, #2]
 800050c:	b2db      	uxtb	r3, r3
 800050e:	2b08      	cmp	r3, #8
 8000510:	d102      	bne.n	8000518 <MCAL_GPIO_Init+0xc0>
		{
			pin_config = ( ((GPIO_MODE_INPUT_FLO) <<2) | (0x0 & 0x0F));
 8000512:	2304      	movs	r3, #4
 8000514:	73fb      	strb	r3, [r7, #15]
 8000516:	e018      	b.n	800054a <MCAL_GPIO_Init+0xf2>

		}
		else
		{
			pin_config = ( ((GPIO_MODE_INPUT_PU) <<2) | (0x0 & 0x0F));
 8000518:	2308      	movs	r3, #8
 800051a:	73fb      	strb	r3, [r7, #15]
			//Table 20. Port bit configuration table
			if(PinConfig->GPIO_PinMode == GPIO_MODE_INPUT_PU)
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	789b      	ldrb	r3, [r3, #2]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2b02      	cmp	r3, #2
 8000524:	d108      	bne.n	8000538 <MCAL_GPIO_Init+0xe0>
			{
				//set PxODR register to 1 if its input  pull up mode
				GPIOx->ODR |= (PinConfig->GPIO_PinNumber); // note that pin number already got shifted
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	881b      	ldrh	r3, [r3, #0]
 800052a:	b29a      	uxth	r2, r3
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	431a      	orrs	r2, r3
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	60da      	str	r2, [r3, #12]
 8000536:	e008      	b.n	800054a <MCAL_GPIO_Init+0xf2>
			}
			else
			{
				//set PxODR register to 0 if its input  pull up mode
				GPIOx->ODR &= ~(PinConfig->GPIO_PinNumber); // note that pin number already got shifted
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	b29b      	uxth	r3, r3
 800053e:	43da      	mvns	r2, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	401a      	ands	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	60da      	str	r2, [r3, #12]
		}



	}
	* ConfigRegister |= ( (pin_config) << Get_CRLH_position(PinConfig->GPIO_PinNumber));
 800054a:	7bfc      	ldrb	r4, [r7, #15]
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	4618      	mov	r0, r3
 8000554:	f7ff fec8 	bl	80002e8 <Get_CRLH_position>
 8000558:	4603      	mov	r3, r0
 800055a:	fa04 f203 	lsl.w	r2, r4, r3
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	431a      	orrs	r2, r3
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	601a      	str	r2, [r3, #0]
}
 8000568:	bf00      	nop
 800056a:	3714      	adds	r7, #20
 800056c:	46bd      	mov	sp, r7
 800056e:	bd90      	pop	{r4, r7, pc}

08000570 <MCAL_RCC_getSYSCLKFreq>:
1111: SYSCLK divided by 512
*/
const uint8_t AHBPrescTable [16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};


uint32_t MCAL_RCC_getSYSCLKFreq(void){
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
	Set and cleared by hardware to indicate which clock source is used as system clock.
	00: HSI oscillator used as system clock
	01: HSE oscillator used as system clock
	10: PLL used as system clock
	11: not applicable*/
	switch((RCC->CFGR >> 2) & 0b11){
 8000574:	4b0b      	ldr	r3, [pc, #44]	; (80005a4 <MCAL_RCC_getSYSCLKFreq+0x34>)
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	089b      	lsrs	r3, r3, #2
 800057a:	f003 0303 	and.w	r3, r3, #3
 800057e:	2b02      	cmp	r3, #2
 8000580:	d00a      	beq.n	8000598 <MCAL_RCC_getSYSCLKFreq+0x28>
 8000582:	2b02      	cmp	r3, #2
 8000584:	d80a      	bhi.n	800059c <MCAL_RCC_getSYSCLKFreq+0x2c>
 8000586:	2b00      	cmp	r3, #0
 8000588:	d002      	beq.n	8000590 <MCAL_RCC_getSYSCLKFreq+0x20>
 800058a:	2b01      	cmp	r3, #1
 800058c:	d002      	beq.n	8000594 <MCAL_RCC_getSYSCLKFreq+0x24>
 800058e:	e005      	b.n	800059c <MCAL_RCC_getSYSCLKFreq+0x2c>

	case 0:
		return HSI_RC_CLK;
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <MCAL_RCC_getSYSCLKFreq+0x38>)
 8000592:	e003      	b.n	800059c <MCAL_RCC_getSYSCLKFreq+0x2c>

	case 1:
		//todo needed to be calculated user should specifiy it
		return HSE_CLK;
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <MCAL_RCC_getSYSCLKFreq+0x3c>)
 8000596:	e001      	b.n	800059c <MCAL_RCC_getSYSCLKFreq+0x2c>

	case 2:
		////todo need to calculate  it PLLCLK and PLLMUL & PLL Source MUX
		return 16000000;
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <MCAL_RCC_getSYSCLKFreq+0x3c>)
 800059a:	e7ff      	b.n	800059c <MCAL_RCC_getSYSCLKFreq+0x2c>
	}
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr
 80005a4:	40021000 	.word	0x40021000
 80005a8:	007a1200 	.word	0x007a1200
 80005ac:	00f42400 	.word	0x00f42400

080005b0 <MCAL_RCC_getHCLKFreq>:


uint32_t MCAL_RCC_getHCLKFreq(void){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE[3:0]: AHB prescaler
	return (MCAL_RCC_getSYSCLKFreq() >> AHBPrescTable[(RCC->CFGR >> 8) & 0b111]);
 80005b4:	f7ff ffdc 	bl	8000570 <MCAL_RCC_getSYSCLKFreq>
 80005b8:	4602      	mov	r2, r0
 80005ba:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <MCAL_RCC_getHCLKFreq+0x20>)
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	f003 0307 	and.w	r3, r3, #7
 80005c4:	4903      	ldr	r1, [pc, #12]	; (80005d4 <MCAL_RCC_getHCLKFreq+0x24>)
 80005c6:	5ccb      	ldrb	r3, [r1, r3]
 80005c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40021000 	.word	0x40021000
 80005d4:	08000e60 	.word	0x08000e60

080005d8 <MCAL_RCC_getPCLK1Freq>:

uint32_t MCAL_RCC_getPCLK1Freq(void){
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return (MCAL_RCC_getHCLKFreq() >> APBPrescTable[(RCC->CFGR >> 8) & 0b111]);
 80005dc:	f7ff ffe8 	bl	80005b0 <MCAL_RCC_getHCLKFreq>
 80005e0:	4602      	mov	r2, r0
 80005e2:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <MCAL_RCC_getPCLK1Freq+0x20>)
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	0a1b      	lsrs	r3, r3, #8
 80005e8:	f003 0307 	and.w	r3, r3, #7
 80005ec:	4903      	ldr	r1, [pc, #12]	; (80005fc <MCAL_RCC_getPCLK1Freq+0x24>)
 80005ee:	5ccb      	ldrb	r3, [r1, r3]
 80005f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40021000 	.word	0x40021000
 80005fc:	08000e58 	.word	0x08000e58

08000600 <MCAL_RCC_getPCLK2Freq>:

uint32_t MCAL_RCC_getPCLK2Freq(void){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return (MCAL_RCC_getHCLKFreq() >> APBPrescTable[(RCC->CFGR >> 11) & 0b111]);
 8000604:	f7ff ffd4 	bl	80005b0 <MCAL_RCC_getHCLKFreq>
 8000608:	4602      	mov	r2, r0
 800060a:	4b05      	ldr	r3, [pc, #20]	; (8000620 <MCAL_RCC_getPCLK2Freq+0x20>)
 800060c:	685b      	ldr	r3, [r3, #4]
 800060e:	0adb      	lsrs	r3, r3, #11
 8000610:	f003 0307 	and.w	r3, r3, #7
 8000614:	4903      	ldr	r1, [pc, #12]	; (8000624 <MCAL_RCC_getPCLK2Freq+0x24>)
 8000616:	5ccb      	ldrb	r3, [r1, r3]
 8000618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800061c:	4618      	mov	r0, r3
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40021000 	.word	0x40021000
 8000624:	08000e58 	.word	0x08000e58

08000628 <MCAL_SPI_init>:
 *
 * =======================================================================================
 * 							APIs Implementations
 * =======================================================================================
 */
void MCAL_SPI_init(SPI_Typedef * SPIx,SPI_config_t * config){
 8000628:	b4b0      	push	{r4, r5, r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
	//temp variables for precaution
	uint16_t tempCR1 = 0, tempCR2 = 0;
 8000632:	2300      	movs	r3, #0
 8000634:	81fb      	strh	r3, [r7, #14]
 8000636:	2300      	movs	r3, #0
 8000638:	81bb      	strh	r3, [r7, #12]

	if(SPIx == SPI1){
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	4a48      	ldr	r2, [pc, #288]	; (8000760 <MCAL_SPI_init+0x138>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d110      	bne.n	8000664 <MCAL_SPI_init+0x3c>
		global_SPI_config[SPI1_INDEX] = *config;
 8000642:	4a48      	ldr	r2, [pc, #288]	; (8000764 <MCAL_SPI_init+0x13c>)
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	4614      	mov	r4, r2
 8000648:	461d      	mov	r5, r3
 800064a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000652:	e884 0003 	stmia.w	r4, {r0, r1}
		RCC_SPI1_CLK_EN();
 8000656:	4b44      	ldr	r3, [pc, #272]	; (8000768 <MCAL_SPI_init+0x140>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	4a43      	ldr	r2, [pc, #268]	; (8000768 <MCAL_SPI_init+0x140>)
 800065c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000660:	6193      	str	r3, [r2, #24]
 8000662:	e014      	b.n	800068e <MCAL_SPI_init+0x66>
	}else if(SPIx == SPI2){
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a41      	ldr	r2, [pc, #260]	; (800076c <MCAL_SPI_init+0x144>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d110      	bne.n	800068e <MCAL_SPI_init+0x66>
		global_SPI_config[SPI2_INDEX] = *config;
 800066c:	4b3d      	ldr	r3, [pc, #244]	; (8000764 <MCAL_SPI_init+0x13c>)
 800066e:	683a      	ldr	r2, [r7, #0]
 8000670:	f103 0418 	add.w	r4, r3, #24
 8000674:	4615      	mov	r5, r2
 8000676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800067e:	e884 0003 	stmia.w	r4, {r0, r1}
		RCC_SPI2_CLK_EN();
 8000682:	4b39      	ldr	r3, [pc, #228]	; (8000768 <MCAL_SPI_init+0x140>)
 8000684:	69db      	ldr	r3, [r3, #28]
 8000686:	4a38      	ldr	r2, [pc, #224]	; (8000768 <MCAL_SPI_init+0x140>)
 8000688:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800068c:	61d3      	str	r3, [r2, #28]
	}

	//Enable SP1 CR1. bit 6 SPE: SPI enable
	tempCR1  = (uint16_t)(1<<6);
 800068e:	2340      	movs	r3, #64	; 0x40
 8000690:	81fb      	strh	r3, [r7, #14]

	//Master or Slave
	tempCR1 |= config->device_mode;
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	881a      	ldrh	r2, [r3, #0]
 8000696:	89fb      	ldrh	r3, [r7, #14]
 8000698:	4313      	orrs	r3, r2
 800069a:	81fb      	strh	r3, [r7, #14]

	//Communication mode
	tempCR1 |= config->communication_mode;
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	885a      	ldrh	r2, [r3, #2]
 80006a0:	89fb      	ldrh	r3, [r7, #14]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	81fb      	strh	r3, [r7, #14]

	//Frame format
	tempCR1 |= config->frame_format;
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	889a      	ldrh	r2, [r3, #4]
 80006aa:	89fb      	ldrh	r3, [r7, #14]
 80006ac:	4313      	orrs	r3, r2
 80006ae:	81fb      	strh	r3, [r7, #14]

	//Data size
	tempCR1 |= config->data_size;
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	88da      	ldrh	r2, [r3, #6]
 80006b4:	89fb      	ldrh	r3, [r7, #14]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	81fb      	strh	r3, [r7, #14]

	//clock polarity
	tempCR1 |= config->CLK_polarity;
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	891a      	ldrh	r2, [r3, #8]
 80006be:	89fb      	ldrh	r3, [r7, #14]
 80006c0:	4313      	orrs	r3, r2
 80006c2:	81fb      	strh	r3, [r7, #14]

	//clock phase
	tempCR1 |= config->CLK_phase;
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	895a      	ldrh	r2, [r3, #10]
 80006c8:	89fb      	ldrh	r3, [r7, #14]
 80006ca:	4313      	orrs	r3, r2
 80006cc:	81fb      	strh	r3, [r7, #14]

	//NSS
	if(config->NSS == SPI_NSS_HW_MASTER_SS_OUTPUT_ENABLE){
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	899b      	ldrh	r3, [r3, #12]
 80006d2:	2b04      	cmp	r3, #4
 80006d4:	d105      	bne.n	80006e2 <MCAL_SPI_init+0xba>
		tempCR2 |= config->NSS;
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	899a      	ldrh	r2, [r3, #12]
 80006da:	89bb      	ldrh	r3, [r7, #12]
 80006dc:	4313      	orrs	r3, r2
 80006de:	81bb      	strh	r3, [r7, #12]
 80006e0:	e010      	b.n	8000704 <MCAL_SPI_init+0xdc>
	}else if(config->NSS == SPI_NSS_HW_MASTER_SS_OUTPUT_DISABLE){
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	899b      	ldrh	r3, [r3, #12]
 80006e6:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d105      	bne.n	80006fa <MCAL_SPI_init+0xd2>
		tempCR2 &= config->NSS;
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	899a      	ldrh	r2, [r3, #12]
 80006f2:	89bb      	ldrh	r3, [r7, #12]
 80006f4:	4013      	ands	r3, r2
 80006f6:	81bb      	strh	r3, [r7, #12]
 80006f8:	e004      	b.n	8000704 <MCAL_SPI_init+0xdc>
	}else{
		tempCR1 |= config->NSS;
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	899a      	ldrh	r2, [r3, #12]
 80006fe:	89fb      	ldrh	r3, [r7, #14]
 8000700:	4313      	orrs	r3, r2
 8000702:	81fb      	strh	r3, [r7, #14]
	}

	//baud rate
	tempCR1 |= config->baud_rate_prescaler;
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	89da      	ldrh	r2, [r3, #14]
 8000708:	89fb      	ldrh	r3, [r7, #14]
 800070a:	4313      	orrs	r3, r2
 800070c:	81fb      	strh	r3, [r7, #14]

	//interrupt
	if(config->IRQ_enable != SPI_IRQ_ENABLE_NONE){
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	8a1b      	ldrh	r3, [r3, #16]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d019      	beq.n	800074a <MCAL_SPI_init+0x122>
		tempCR2 |= config->IRQ_enable;
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	8a1a      	ldrh	r2, [r3, #16]
 800071a:	89bb      	ldrh	r3, [r7, #12]
 800071c:	4313      	orrs	r3, r2
 800071e:	81bb      	strh	r3, [r7, #12]

		if(SPIx == SPI1){
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a0f      	ldr	r2, [pc, #60]	; (8000760 <MCAL_SPI_init+0x138>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d106      	bne.n	8000736 <MCAL_SPI_init+0x10e>
			NVIC_IRQ35_SPI1_ENABLE();
 8000728:	4b11      	ldr	r3, [pc, #68]	; (8000770 <MCAL_SPI_init+0x148>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a10      	ldr	r2, [pc, #64]	; (8000770 <MCAL_SPI_init+0x148>)
 800072e:	f043 0308 	orr.w	r3, r3, #8
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	e009      	b.n	800074a <MCAL_SPI_init+0x122>
		}else if (SPIx == SPI2) {
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a0c      	ldr	r2, [pc, #48]	; (800076c <MCAL_SPI_init+0x144>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d105      	bne.n	800074a <MCAL_SPI_init+0x122>
			NVIC_IRQ36_SPI2_ENABLE();
 800073e:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <MCAL_SPI_init+0x148>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a0b      	ldr	r2, [pc, #44]	; (8000770 <MCAL_SPI_init+0x148>)
 8000744:	f043 0310 	orr.w	r3, r3, #16
 8000748:	6013      	str	r3, [r2, #0]


	}


	SPIx->SPI_CR1 = tempCR1;
 800074a:	89fa      	ldrh	r2, [r7, #14]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	601a      	str	r2, [r3, #0]
	SPIx->SPI_CR2 = tempCR2;
 8000750:	89ba      	ldrh	r2, [r7, #12]
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	605a      	str	r2, [r3, #4]

}
 8000756:	bf00      	nop
 8000758:	3714      	adds	r7, #20
 800075a:	46bd      	mov	sp, r7
 800075c:	bcb0      	pop	{r4, r5, r7}
 800075e:	4770      	bx	lr
 8000760:	40013000 	.word	0x40013000
 8000764:	20000058 	.word	0x20000058
 8000768:	40021000 	.word	0x40021000
 800076c:	40003800 	.word	0x40003800
 8000770:	e000e104 	.word	0xe000e104

08000774 <MCAL_SPI_set_pins>:
		NVIC_IRQ36_SPI2_DISABLE();
		RCC_SPI2_RESET();
	}
}

void MCAL_SPI_set_pins(SPI_Typedef * SPIx){
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]

	GPIO_PIN_Config_t pinConfig;


	if (SPIx == SPI1) {
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a7f      	ldr	r2, [pc, #508]	; (800097c <MCAL_SPI_set_pins+0x208>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d175      	bne.n	8000870 <MCAL_SPI_set_pins+0xfc>
		//PA 4 : NSS
		//PA 5 : SCK
		//PA 6 : MISO
		//PA 7 : MOSI

		if(global_SPI_config[SPI1_INDEX].device_mode == SPI_DEVICE_MODE_MASTER){
 8000784:	4b7e      	ldr	r3, [pc, #504]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	2b04      	cmp	r3, #4
 800078a:	d142      	bne.n	8000812 <MCAL_SPI_set_pins+0x9e>

			//PA 4 : NSS
			switch(global_SPI_config[SPI1_INDEX].NSS){
 800078c:	4b7c      	ldr	r3, [pc, #496]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 800078e:	899b      	ldrh	r3, [r3, #12]
 8000790:	2b04      	cmp	r3, #4
 8000792:	d00e      	beq.n	80007b2 <MCAL_SPI_set_pins+0x3e>
 8000794:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8000798:	4293      	cmp	r3, r2
 800079a:	d117      	bne.n	80007cc <MCAL_SPI_set_pins+0x58>
			case SPI_NSS_HW_MASTER_SS_OUTPUT_DISABLE:
				//Hardware Master - Input Floating
				pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800079c:	2301      	movs	r3, #1
 800079e:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_4;
 80007a0:	2310      	movs	r3, #16
 80007a2:	81bb      	strh	r3, [r7, #12]
				MCAL_GPIO_Init(GPIOA, &pinConfig);
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	4619      	mov	r1, r3
 80007aa:	4876      	ldr	r0, [pc, #472]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 80007ac:	f7ff fe54 	bl	8000458 <MCAL_GPIO_Init>
				break;
 80007b0:	e00c      	b.n	80007cc <MCAL_SPI_set_pins+0x58>

			case SPI_NSS_HW_MASTER_SS_OUTPUT_ENABLE:
				//Hardware Master - NSS output enabled Alternative function push-pull
				pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80007b2:	2306      	movs	r3, #6
 80007b4:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_4;
 80007b6:	2310      	movs	r3, #16
 80007b8:	81bb      	strh	r3, [r7, #12]
				pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 80007ba:	2301      	movs	r3, #1
 80007bc:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(GPIOA, &pinConfig);
 80007be:	f107 030c 	add.w	r3, r7, #12
 80007c2:	4619      	mov	r1, r3
 80007c4:	486f      	ldr	r0, [pc, #444]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 80007c6:	f7ff fe47 	bl	8000458 <MCAL_GPIO_Init>
				break;
 80007ca:	bf00      	nop

			//===============================================================================

			/*PA 5 : SCK
			 *Master Alternative function push-pull*/
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80007cc:	2306      	movs	r3, #6
 80007ce:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_5;
 80007d0:	2320      	movs	r3, #32
 80007d2:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 80007d4:	2301      	movs	r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	4619      	mov	r1, r3
 80007de:	4869      	ldr	r0, [pc, #420]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 80007e0:	f7ff fe3a 	bl	8000458 <MCAL_GPIO_Init>

			//===============================================================================

			/*PA 6 : MISO 	(supports only full duplex)
			 *Master Input Floating*/
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_6;
 80007e8:	2340      	movs	r3, #64	; 0x40
 80007ea:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 80007ec:	f107 030c 	add.w	r3, r7, #12
 80007f0:	4619      	mov	r1, r3
 80007f2:	4864      	ldr	r0, [pc, #400]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 80007f4:	f7ff fe30 	bl	8000458 <MCAL_GPIO_Init>

			//===============================================================================

			/*PA 7 : MOSI
			 *Master Alternative function push-pull*/
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80007f8:	2306      	movs	r3, #6
 80007fa:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_7;
 80007fc:	2380      	movs	r3, #128	; 0x80
 80007fe:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 8000800:	2301      	movs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000804:	f107 030c 	add.w	r3, r7, #12
 8000808:	4619      	mov	r1, r3
 800080a:	485e      	ldr	r0, [pc, #376]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 800080c:	f7ff fe24 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinNumber = GPIO_PIN_15;
			MCAL_GPIO_Init(GPIOB, &pinConfig);

		}
	}
}
 8000810:	e0b0      	b.n	8000974 <MCAL_SPI_set_pins+0x200>
			if (global_SPI_config[SPI1_INDEX].device_mode == SPI_NSS_HW_SLAVE) {
 8000812:	4b5b      	ldr	r3, [pc, #364]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d109      	bne.n	800082e <MCAL_SPI_set_pins+0xba>
				pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800081a:	2301      	movs	r3, #1
 800081c:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_4;
 800081e:	2310      	movs	r3, #16
 8000820:	81bb      	strh	r3, [r7, #12]
				MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000822:	f107 030c 	add.w	r3, r7, #12
 8000826:	4619      	mov	r1, r3
 8000828:	4856      	ldr	r0, [pc, #344]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 800082a:	f7ff fe15 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800082e:	2301      	movs	r3, #1
 8000830:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_5;
 8000832:	2320      	movs	r3, #32
 8000834:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	4619      	mov	r1, r3
 800083c:	4851      	ldr	r0, [pc, #324]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 800083e:	f7ff fe0b 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 8000842:	2306      	movs	r3, #6
 8000844:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_6;
 8000846:	2340      	movs	r3, #64	; 0x40
 8000848:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 800084a:	2301      	movs	r3, #1
 800084c:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 800084e:	f107 030c 	add.w	r3, r7, #12
 8000852:	4619      	mov	r1, r3
 8000854:	484b      	ldr	r0, [pc, #300]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 8000856:	f7ff fdff 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800085a:	2301      	movs	r3, #1
 800085c:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_7;
 800085e:	2380      	movs	r3, #128	; 0x80
 8000860:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000862:	f107 030c 	add.w	r3, r7, #12
 8000866:	4619      	mov	r1, r3
 8000868:	4846      	ldr	r0, [pc, #280]	; (8000984 <MCAL_SPI_set_pins+0x210>)
 800086a:	f7ff fdf5 	bl	8000458 <MCAL_GPIO_Init>
}
 800086e:	e081      	b.n	8000974 <MCAL_SPI_set_pins+0x200>
	} else if(SPIx == SPI2) {
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4a45      	ldr	r2, [pc, #276]	; (8000988 <MCAL_SPI_set_pins+0x214>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d17d      	bne.n	8000974 <MCAL_SPI_set_pins+0x200>
		if(global_SPI_config[SPI2_INDEX].device_mode == SPI_DEVICE_MODE_MASTER){
 8000878:	4b41      	ldr	r3, [pc, #260]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 800087a:	8b1b      	ldrh	r3, [r3, #24]
 800087c:	2b04      	cmp	r3, #4
 800087e:	d147      	bne.n	8000910 <MCAL_SPI_set_pins+0x19c>
			switch(global_SPI_config[SPI1_INDEX].NSS){
 8000880:	4b3f      	ldr	r3, [pc, #252]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 8000882:	899b      	ldrh	r3, [r3, #12]
 8000884:	2b04      	cmp	r3, #4
 8000886:	d00f      	beq.n	80008a8 <MCAL_SPI_set_pins+0x134>
 8000888:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 800088c:	4293      	cmp	r3, r2
 800088e:	d119      	bne.n	80008c4 <MCAL_SPI_set_pins+0x150>
				pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 8000890:	2301      	movs	r3, #1
 8000892:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_12;
 8000894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000898:	81bb      	strh	r3, [r7, #12]
				MCAL_GPIO_Init(GPIOB, &pinConfig);
 800089a:	f107 030c 	add.w	r3, r7, #12
 800089e:	4619      	mov	r1, r3
 80008a0:	483a      	ldr	r0, [pc, #232]	; (800098c <MCAL_SPI_set_pins+0x218>)
 80008a2:	f7ff fdd9 	bl	8000458 <MCAL_GPIO_Init>
				break;
 80008a6:	e00d      	b.n	80008c4 <MCAL_SPI_set_pins+0x150>
				pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80008a8:	2306      	movs	r3, #6
 80008aa:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_12;
 80008ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b0:	81bb      	strh	r3, [r7, #12]
				pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 80008b2:	2301      	movs	r3, #1
 80008b4:	73fb      	strb	r3, [r7, #15]
				MCAL_GPIO_Init(GPIOB, &pinConfig);
 80008b6:	f107 030c 	add.w	r3, r7, #12
 80008ba:	4619      	mov	r1, r3
 80008bc:	4833      	ldr	r0, [pc, #204]	; (800098c <MCAL_SPI_set_pins+0x218>)
 80008be:	f7ff fdcb 	bl	8000458 <MCAL_GPIO_Init>
				break;
 80008c2:	bf00      	nop
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80008c4:	2306      	movs	r3, #6
 80008c6:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_13;
 80008c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008cc:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 80008ce:	2301      	movs	r3, #1
 80008d0:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 80008d2:	f107 030c 	add.w	r3, r7, #12
 80008d6:	4619      	mov	r1, r3
 80008d8:	482c      	ldr	r0, [pc, #176]	; (800098c <MCAL_SPI_set_pins+0x218>)
 80008da:	f7ff fdbd 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 80008de:	2301      	movs	r3, #1
 80008e0:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_14;
 80008e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008e6:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	4619      	mov	r1, r3
 80008ee:	4827      	ldr	r0, [pc, #156]	; (800098c <MCAL_SPI_set_pins+0x218>)
 80008f0:	f7ff fdb2 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 80008f4:	2306      	movs	r3, #6
 80008f6:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_15;
 80008f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008fc:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 80008fe:	2301      	movs	r3, #1
 8000900:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	4619      	mov	r1, r3
 8000908:	4820      	ldr	r0, [pc, #128]	; (800098c <MCAL_SPI_set_pins+0x218>)
 800090a:	f7ff fda5 	bl	8000458 <MCAL_GPIO_Init>
}
 800090e:	e031      	b.n	8000974 <MCAL_SPI_set_pins+0x200>
			if (global_SPI_config[SPI2_INDEX].device_mode == SPI_NSS_HW_SLAVE) {
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <MCAL_SPI_set_pins+0x20c>)
 8000912:	8b1b      	ldrh	r3, [r3, #24]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d10a      	bne.n	800092e <MCAL_SPI_set_pins+0x1ba>
				pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 8000918:	2301      	movs	r3, #1
 800091a:	73bb      	strb	r3, [r7, #14]
				pinConfig.GPIO_PinNumber = GPIO_PIN_12;
 800091c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000920:	81bb      	strh	r3, [r7, #12]
				MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	4619      	mov	r1, r3
 8000928:	4818      	ldr	r0, [pc, #96]	; (800098c <MCAL_SPI_set_pins+0x218>)
 800092a:	f7ff fd95 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800092e:	2301      	movs	r3, #1
 8000930:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_13;
 8000932:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000936:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	4619      	mov	r1, r3
 800093e:	4813      	ldr	r0, [pc, #76]	; (800098c <MCAL_SPI_set_pins+0x218>)
 8000940:	f7ff fd8a 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 8000944:	2306      	movs	r3, #6
 8000946:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_14;
 8000948:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800094c:	81bb      	strh	r3, [r7, #12]
			pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 800094e:	2301      	movs	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	4619      	mov	r1, r3
 8000958:	480c      	ldr	r0, [pc, #48]	; (800098c <MCAL_SPI_set_pins+0x218>)
 800095a:	f7ff fd7d 	bl	8000458 <MCAL_GPIO_Init>
			pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_FLO;
 800095e:	2301      	movs	r3, #1
 8000960:	73bb      	strb	r3, [r7, #14]
			pinConfig.GPIO_PinNumber = GPIO_PIN_15;
 8000962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000966:	81bb      	strh	r3, [r7, #12]
			MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	4619      	mov	r1, r3
 800096e:	4807      	ldr	r0, [pc, #28]	; (800098c <MCAL_SPI_set_pins+0x218>)
 8000970:	f7ff fd72 	bl	8000458 <MCAL_GPIO_Init>
}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40013000 	.word	0x40013000
 8000980:	20000058 	.word	0x20000058
 8000984:	40010800 	.word	0x40010800
 8000988:	40003800 	.word	0x40003800
 800098c:	40010c00 	.word	0x40010c00

08000990 <SPI1_IRQHandler>:
	MCAL_SPI_receive_date(SPIx, data, pollEn);
}



void SPI1_IRQHandler(void){
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
	IRQ_SPI_src_t irq_src ;

	irq_src.TXE = ((SPI1->SPI_SR & (1<<1)) >> 1);
 8000996:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <SPI1_IRQHandler+0x50>)
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	085b      	lsrs	r3, r3, #1
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	793b      	ldrb	r3, [r7, #4]
 80009a4:	f362 0300 	bfi	r3, r2, #0, #1
 80009a8:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI1->SPI_SR & (1<<0)) >> 0);
 80009aa:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <SPI1_IRQHandler+0x50>)
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	793b      	ldrb	r3, [r7, #4]
 80009b6:	f362 0341 	bfi	r3, r2, #1, #1
 80009ba:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI1->SPI_SR & (1<<4)) >> 4);
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <SPI1_IRQHandler+0x50>)
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	091b      	lsrs	r3, r3, #4
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	793b      	ldrb	r3, [r7, #4]
 80009ca:	f362 0382 	bfi	r3, r2, #2, #1
 80009ce:	713b      	strb	r3, [r7, #4]

	global_SPI_config[SPI1_INDEX].p_IRQ_callback(irq_src);
 80009d0:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <SPI1_IRQHandler+0x54>)
 80009d2:	695b      	ldr	r3, [r3, #20]
 80009d4:	7938      	ldrb	r0, [r7, #4]
 80009d6:	4798      	blx	r3
}
 80009d8:	bf00      	nop
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40013000 	.word	0x40013000
 80009e4:	20000058 	.word	0x20000058

080009e8 <SPI2_IRQHandler>:

void SPI2_IRQHandler (void){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
	IRQ_SPI_src_t irq_src ;

	irq_src.TXE = ((SPI2->SPI_SR & (1<<1)) >> 1);
 80009ee:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <SPI2_IRQHandler+0x50>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	085b      	lsrs	r3, r3, #1
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	793b      	ldrb	r3, [r7, #4]
 80009fc:	f362 0300 	bfi	r3, r2, #0, #1
 8000a00:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI2->SPI_SR & (1<<0)) >> 0);
 8000a02:	4b0d      	ldr	r3, [pc, #52]	; (8000a38 <SPI2_IRQHandler+0x50>)
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	793b      	ldrb	r3, [r7, #4]
 8000a0e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a12:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI2->SPI_SR & (1<<4)) >> 4);
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <SPI2_IRQHandler+0x50>)
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	091b      	lsrs	r3, r3, #4
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	793b      	ldrb	r3, [r7, #4]
 8000a22:	f362 0382 	bfi	r3, r2, #2, #1
 8000a26:	713b      	strb	r3, [r7, #4]

	global_SPI_config[SPI2_INDEX].p_IRQ_callback(irq_src);
 8000a28:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <SPI2_IRQHandler+0x54>)
 8000a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a2c:	7938      	ldrb	r0, [r7, #4]
 8000a2e:	4798      	blx	r3
}
 8000a30:	bf00      	nop
 8000a32:	3708      	adds	r7, #8
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40003800 	.word	0x40003800
 8000a3c:	20000058 	.word	0x20000058

08000a40 <MCAL_USART_init>:
 * @param [in] 		-config: the configured structure that will be used
 * @retval 			-none
 * Note				-(Supported feature ASYNCH. Only)!
 *============================================================================
 */
void MCAL_USART_init(USART_Typedef * USARTX,USART_config_t * config){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
	Global_UART_Config = config;
 8000a4a:	4a56      	ldr	r2, [pc, #344]	; (8000ba4 <MCAL_USART_init+0x164>)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	6013      	str	r3, [r2, #0]
	uint32_t pclk;

	//	enable Clock for the USART
	if(USART1 == USARTX){
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	4a55      	ldr	r2, [pc, #340]	; (8000ba8 <MCAL_USART_init+0x168>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d106      	bne.n	8000a66 <MCAL_USART_init+0x26>
		RCC_USART1_CLK_EN();
 8000a58:	4b54      	ldr	r3, [pc, #336]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a53      	ldr	r2, [pc, #332]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	e014      	b.n	8000a90 <MCAL_USART_init+0x50>
	}else if(USART2 == USARTX){
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4a51      	ldr	r2, [pc, #324]	; (8000bb0 <MCAL_USART_init+0x170>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d106      	bne.n	8000a7c <MCAL_USART_init+0x3c>
		RCC_USART2_CLK_EN();
 8000a6e:	4b4f      	ldr	r3, [pc, #316]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	4a4e      	ldr	r2, [pc, #312]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a78:	61d3      	str	r3, [r2, #28]
 8000a7a:	e009      	b.n	8000a90 <MCAL_USART_init+0x50>
	}else if(USART3 == USARTX){
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4a4d      	ldr	r2, [pc, #308]	; (8000bb4 <MCAL_USART_init+0x174>)
 8000a80:	4293      	cmp	r3, r2
 8000a82:	d105      	bne.n	8000a90 <MCAL_USART_init+0x50>
		RCC_USART3_CLK_EN();
 8000a84:	4b49      	ldr	r3, [pc, #292]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a86:	69db      	ldr	r3, [r3, #28]
 8000a88:	4a48      	ldr	r2, [pc, #288]	; (8000bac <MCAL_USART_init+0x16c>)
 8000a8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a8e:	61d3      	str	r3, [r2, #28]
	}

	//Enable USART Module
	//USART_CR1  Bit 13 UE: USART enable
	USARTX->CR1 |= (1<<13);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	60da      	str	r2, [r3, #12]

	//Enable USART TX and RX according to the USART_Mode configuration item
	//USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	USARTX->CR1 |= config->USART_mode;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	7812      	ldrb	r2, [r2, #0]
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	60da      	str	r2, [r3, #12]

	//Data length
	USARTX->CR1 |= config->data_lenght;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	68db      	ldr	r3, [r3, #12]
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	7a12      	ldrb	r2, [r2, #8]
 8000ab2:	431a      	orrs	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	60da      	str	r2, [r3, #12]

	//Parity control
	USARTX->CR1 |= config->parity;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	683a      	ldr	r2, [r7, #0]
 8000abe:	7a52      	ldrb	r2, [r2, #9]
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	60da      	str	r2, [r3, #12]

	//Stop bits
	USARTX->CR2 |= config->stop_bits;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	691b      	ldr	r3, [r3, #16]
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	7a92      	ldrb	r2, [r2, #10]
 8000ace:	431a      	orrs	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	611a      	str	r2, [r3, #16]

	//Control flow
	USARTX->CR3 |= config->hwFlCt;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	695b      	ldr	r3, [r3, #20]
 8000ad8:	683a      	ldr	r2, [r7, #0]
 8000ada:	7ad2      	ldrb	r2, [r2, #11]
 8000adc:	431a      	orrs	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	615a      	str	r2, [r3, #20]

	if(USARTX == USART1){
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a30      	ldr	r2, [pc, #192]	; (8000ba8 <MCAL_USART_init+0x168>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d103      	bne.n	8000af2 <MCAL_USART_init+0xb2>
		pclk = MCAL_RCC_getPCLK2Freq();
 8000aea:	f7ff fd89 	bl	8000600 <MCAL_RCC_getPCLK2Freq>
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	e002      	b.n	8000af8 <MCAL_USART_init+0xb8>
	}else{
		pclk = MCAL_RCC_getPCLK1Freq();
 8000af2:	f7ff fd71 	bl	80005d8 <MCAL_RCC_getPCLK1Freq>
 8000af6:	60f8      	str	r0, [r7, #12]
	}


	USARTX->BBR = UART_BRR_Register(pclk, config->baud_rate);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	011b      	lsls	r3, r3, #4
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b04:	0119      	lsls	r1, r3, #4
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	009a      	lsls	r2, r3, #2
 8000b10:	441a      	add	r2, r3
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	009b      	lsls	r3, r3, #2
 8000b18:	fbb2 f2f3 	udiv	r2, r2, r3
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	011b      	lsls	r3, r3, #4
 8000b22:	68f8      	ldr	r0, [r7, #12]
 8000b24:	fbb0 f3f3 	udiv	r3, r0, r3
 8000b28:	2064      	movs	r0, #100	; 0x64
 8000b2a:	fb00 f303 	mul.w	r3, r0, r3
 8000b2e:	1ad3      	subs	r3, r2, r3
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	4a21      	ldr	r2, [pc, #132]	; (8000bb8 <MCAL_USART_init+0x178>)
 8000b34:	fba2 2303 	umull	r2, r3, r2, r3
 8000b38:	095b      	lsrs	r3, r3, #5
 8000b3a:	f003 030f 	and.w	r3, r3, #15
 8000b3e:	ea41 0203 	orr.w	r2, r1, r3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	609a      	str	r2, [r3, #8]


	if(config->IRQ_enable != USART_IRQ_ENABLE_NONE){
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	7b1b      	ldrb	r3, [r3, #12]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d026      	beq.n	8000b9c <MCAL_USART_init+0x15c>
		USARTX->CR1 |= config->IRQ_enable;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	68db      	ldr	r3, [r3, #12]
 8000b52:	683a      	ldr	r2, [r7, #0]
 8000b54:	7b12      	ldrb	r2, [r2, #12]
 8000b56:	431a      	orrs	r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	60da      	str	r2, [r3, #12]

		if(USART1 == USARTX){
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a12      	ldr	r2, [pc, #72]	; (8000ba8 <MCAL_USART_init+0x168>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d106      	bne.n	8000b72 <MCAL_USART_init+0x132>
			NVIC_IRQ37_USART1_ENABLE();
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a14      	ldr	r2, [pc, #80]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b6a:	f043 0320 	orr.w	r3, r3, #32
 8000b6e:	6013      	str	r3, [r2, #0]
		}else if(USART3 == USARTX){
			NVIC_IRQ39_USART3_ENABLE();
		}
	}

}
 8000b70:	e014      	b.n	8000b9c <MCAL_USART_init+0x15c>
		}else if(USART2 == USARTX){
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a0e      	ldr	r2, [pc, #56]	; (8000bb0 <MCAL_USART_init+0x170>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d106      	bne.n	8000b88 <MCAL_USART_init+0x148>
			NVIC_IRQ38_USART2_ENABLE();
 8000b7a:	4b10      	ldr	r3, [pc, #64]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a0f      	ldr	r2, [pc, #60]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b84:	6013      	str	r3, [r2, #0]
}
 8000b86:	e009      	b.n	8000b9c <MCAL_USART_init+0x15c>
		}else if(USART3 == USARTX){
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <MCAL_USART_init+0x174>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d105      	bne.n	8000b9c <MCAL_USART_init+0x15c>
			NVIC_IRQ39_USART3_ENABLE();
 8000b90:	4b0a      	ldr	r3, [pc, #40]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a09      	ldr	r2, [pc, #36]	; (8000bbc <MCAL_USART_init+0x17c>)
 8000b96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b9a:	6013      	str	r3, [r2, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000088 	.word	0x20000088
 8000ba8:	40013800 	.word	0x40013800
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40004400 	.word	0x40004400
 8000bb4:	40004800 	.word	0x40004800
 8000bb8:	51eb851f 	.word	0x51eb851f
 8000bbc:	e000e104 	.word	0xe000e104

08000bc0 <MCAL_USART_set_pins>:
 * @param [in] 		-USARTX: where x can be (1..3 depending on device used)
 * @retval 			-none
 * Note				-(Supported feature ASYNCH. Only)!
 *============================================================================
 */
void MCAL_USART_set_pins(USART_Typedef * USARTX){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
	GPIO_PIN_Config_t  pinConfig;

	if(USART1 == USARTX){
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a2b      	ldr	r2, [pc, #172]	; (8000c78 <MCAL_USART_set_pins+0xb8>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d118      	bne.n	8000c02 <MCAL_USART_set_pins+0x42>
		//PA10 RX
		//PA11 CTS
		//PA12 RTS

		//PA9 TX
		pinConfig.GPIO_PinNumber = GPIO_PIN_9;
 8000bd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bd4:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 8000bd6:	2306      	movs	r3, #6
 8000bd8:	73bb      	strb	r3, [r7, #14]
		pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000bde:	f107 030c 	add.w	r3, r7, #12
 8000be2:	4619      	mov	r1, r3
 8000be4:	4825      	ldr	r0, [pc, #148]	; (8000c7c <MCAL_USART_set_pins+0xbc>)
 8000be6:	f7ff fc37 	bl	8000458 <MCAL_GPIO_Init>

		//PA10 RX
		pinConfig.GPIO_PinNumber = GPIO_PIN_10;
 8000bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bee:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_AF;
 8000bf0:	2308      	movs	r3, #8
 8000bf2:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000bf4:	f107 030c 	add.w	r3, r7, #12
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4820      	ldr	r0, [pc, #128]	; (8000c7c <MCAL_USART_set_pins+0xbc>)
 8000bfc:	f7ff fc2c 	bl	8000458 <MCAL_GPIO_Init>


	}


}
 8000c00:	e036      	b.n	8000c70 <MCAL_USART_set_pins+0xb0>
	}else if(USART2 == USARTX){
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a1e      	ldr	r2, [pc, #120]	; (8000c80 <MCAL_USART_set_pins+0xc0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d116      	bne.n	8000c38 <MCAL_USART_set_pins+0x78>
		pinConfig.GPIO_PinNumber = GPIO_PIN_2;
 8000c0a:	2304      	movs	r3, #4
 8000c0c:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 8000c0e:	2306      	movs	r3, #6
 8000c10:	73bb      	strb	r3, [r7, #14]
		pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 8000c12:	2301      	movs	r3, #1
 8000c14:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000c16:	f107 030c 	add.w	r3, r7, #12
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4817      	ldr	r0, [pc, #92]	; (8000c7c <MCAL_USART_set_pins+0xbc>)
 8000c1e:	f7ff fc1b 	bl	8000458 <MCAL_GPIO_Init>
		pinConfig.GPIO_PinNumber = GPIO_PIN_3;
 8000c22:	2308      	movs	r3, #8
 8000c24:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_AF;
 8000c26:	2308      	movs	r3, #8
 8000c28:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4812      	ldr	r0, [pc, #72]	; (8000c7c <MCAL_USART_set_pins+0xbc>)
 8000c32:	f7ff fc11 	bl	8000458 <MCAL_GPIO_Init>
}
 8000c36:	e01b      	b.n	8000c70 <MCAL_USART_set_pins+0xb0>
	}else if(USART3 == USARTX){
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <MCAL_USART_set_pins+0xc4>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d117      	bne.n	8000c70 <MCAL_USART_set_pins+0xb0>
		pinConfig.GPIO_PinNumber = GPIO_PIN_10;
 8000c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c44:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_AF_PP;
 8000c46:	2306      	movs	r3, #6
 8000c48:	73bb      	strb	r3, [r7, #14]
		pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000c4e:	f107 030c 	add.w	r3, r7, #12
 8000c52:	4619      	mov	r1, r3
 8000c54:	480c      	ldr	r0, [pc, #48]	; (8000c88 <MCAL_USART_set_pins+0xc8>)
 8000c56:	f7ff fbff 	bl	8000458 <MCAL_GPIO_Init>
		pinConfig.GPIO_PinNumber = GPIO_PIN_11;
 8000c5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c5e:	81bb      	strh	r3, [r7, #12]
		pinConfig.GPIO_PinMode = GPIO_MODE_INPUT_AF;
 8000c60:	2308      	movs	r3, #8
 8000c62:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4807      	ldr	r0, [pc, #28]	; (8000c88 <MCAL_USART_set_pins+0xc8>)
 8000c6c:	f7ff fbf4 	bl	8000458 <MCAL_GPIO_Init>
}
 8000c70:	bf00      	nop
 8000c72:	3710      	adds	r7, #16
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40013800 	.word	0x40013800
 8000c7c:	40010800 	.word	0x40010800
 8000c80:	40004400 	.word	0x40004400
 8000c84:	40004800 	.word	0x40004800
 8000c88:	40010c00 	.word	0x40010c00

08000c8c <USART1_IRQHandler>:
	//Waiting until transmission is complete
	while(!(USARTX->SR & 1 << 6));
}

//ISR
void USART1_IRQHandler (void){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	Global_UART_Config->p_IRQ_callback();
 8000c90:	4b02      	ldr	r3, [pc, #8]	; (8000c9c <USART1_IRQHandler+0x10>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	4798      	blx	r3
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000088 	.word	0x20000088

08000ca0 <USART2_IRQHandler>:

void USART2_IRQHandler (void){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	Global_UART_Config->p_IRQ_callback();
 8000ca4:	4b02      	ldr	r3, [pc, #8]	; (8000cb0 <USART2_IRQHandler+0x10>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	691b      	ldr	r3, [r3, #16]
 8000caa:	4798      	blx	r3
}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20000088 	.word	0x20000088

08000cb4 <USART3_IRQHandler>:

void USART3_IRQHandler (void){
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
	Global_UART_Config->p_IRQ_callback();
 8000cb8:	4b02      	ldr	r3, [pc, #8]	; (8000cc4 <USART3_IRQHandler+0x10>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	4798      	blx	r3
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000088 	.word	0x20000088

08000cc8 <clock_Init>:
#define SPI_ACT_MASTER
//#define SPI_ACT_SLAVE


void clock_Init(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
	//Enable Clock FOR GPIOA
	RCC_GPIOA_CLK_EN();
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <clock_Init+0x30>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	4a09      	ldr	r2, [pc, #36]	; (8000cf8 <clock_Init+0x30>)
 8000cd2:	f043 0304 	orr.w	r3, r3, #4
 8000cd6:	6193      	str	r3, [r2, #24]
	//Enable Clock FOR GPIOB
	RCC_GPIOB_CLK_EN();
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <clock_Init+0x30>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a06      	ldr	r2, [pc, #24]	; (8000cf8 <clock_Init+0x30>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	6193      	str	r3, [r2, #24]

	//Enable AFIO Clock
	RCC_AFIO_CLK_EN();
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <clock_Init+0x30>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	4a03      	ldr	r2, [pc, #12]	; (8000cf8 <clock_Init+0x30>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	6193      	str	r3, [r2, #24]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	40021000 	.word	0x40021000

08000cfc <main>:
#endif

}

int main(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08c      	sub	sp, #48	; 0x30
 8000d00:	af00      	add	r7, sp, #0
	clock_Init();
 8000d02:	f7ff ffe1 	bl	8000cc8 <clock_Init>
	USART_config_t config;

	config.baud_rate = USART_BAUD_RATE_115200;
 8000d06:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d0a:	623b      	str	r3, [r7, #32]
	config.hwFlCt = USART_HWFLCT_NONE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	config.IRQ_enable = USART_IRQ_ENABLE_NONE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	config.p_IRQ_callback = NULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	config.parity = USART_PARITY_NONE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	config.data_lenght = USART_DATA_LENGHT_8B;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	config.stop_bits = USART_STOP_BITS_1;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	config.USART_mode = USART_MODE_TX_RX;
 8000d2e:	230c      	movs	r3, #12
 8000d30:	773b      	strb	r3, [r7, #28]

	MCAL_USART_init(USART1, &config);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	4817      	ldr	r0, [pc, #92]	; (8000d98 <main+0x9c>)
 8000d3a:	f7ff fe81 	bl	8000a40 <MCAL_USART_init>
	MCAL_USART_set_pins(USART1);
 8000d3e:	4816      	ldr	r0, [pc, #88]	; (8000d98 <main+0x9c>)
 8000d40:	f7ff ff3e 	bl	8000bc0 <MCAL_USART_set_pins>
	//PA7 >> SPI1_MOSI
	SPI_config_t config1;
	GPIO_PIN_Config_t pinConfig;

	//Common configuration between master & slave
	config1.CLK_phase = 	SPI_CLK_PHASE_EDGE2_DATA_CAPTURE;
 8000d44:	2301      	movs	r3, #1
 8000d46:	81fb      	strh	r3, [r7, #14]
	config1.CLK_polarity = SPI_CLK_POLARITY_IDLE_HIGH;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	81bb      	strh	r3, [r7, #12]
	config1.data_size = SPI_DATA_SIZE_8BIT;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	817b      	strh	r3, [r7, #10]
	config1.frame_format = SPI_FRAME_FORMAT_MSB;
 8000d50:	2300      	movs	r3, #0
 8000d52:	813b      	strh	r3, [r7, #8]
	//Assume by default pclk2 = 8MHZ
	config1.baud_rate_prescaler = SPI_BAUD_RATE_PRESCALER_8;
 8000d54:	2310      	movs	r3, #16
 8000d56:	827b      	strh	r3, [r7, #18]
	config1.communication_mode = SPI_DIRECTION_2LINES;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	80fb      	strh	r3, [r7, #6]

#ifdef SPI_ACT_MASTER
	config1.device_mode = SPI_DEVICE_MODE_MASTER;
 8000d5c:	2304      	movs	r3, #4
 8000d5e:	80bb      	strh	r3, [r7, #4]
	config1.IRQ_enable = SPI_IRQ_ENABLE_NONE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	82bb      	strh	r3, [r7, #20]
	config1.p_IRQ_callback = NULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61bb      	str	r3, [r7, #24]
	config1.NSS = SPI_NSS_SW_NSS_INTERNAL_SOFT_SET;
 8000d68:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d6c:	823b      	strh	r3, [r7, #16]

	//Configuring SS by GPIO pin 4
	pinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	70bb      	strb	r3, [r7, #2]
	pinConfig.GPIO_PinNumber = GPIO_PIN_4;
 8000d72:	2310      	movs	r3, #16
 8000d74:	803b      	strh	r3, [r7, #0]
	pinConfig.GPIO_OUTPUT_SPEED = GPIO_SPEED_10M;
 8000d76:	2301      	movs	r3, #1
 8000d78:	70fb      	strb	r3, [r7, #3]
	MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4807      	ldr	r0, [pc, #28]	; (8000d9c <main+0xa0>)
 8000d80:	f7ff fb6a 	bl	8000458 <MCAL_GPIO_Init>
	config1.p_IRQ_callback = SPI_irq_callback;


#endif

	MCAL_SPI_init(SPI1, &config1);
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	4619      	mov	r1, r3
 8000d88:	4805      	ldr	r0, [pc, #20]	; (8000da0 <main+0xa4>)
 8000d8a:	f7ff fc4d 	bl	8000628 <MCAL_SPI_init>
	MCAL_SPI_set_pins(SPI1);
 8000d8e:	4804      	ldr	r0, [pc, #16]	; (8000da0 <main+0xa4>)
 8000d90:	f7ff fcf0 	bl	8000774 <MCAL_SPI_set_pins>


	while(1)
 8000d94:	e7fe      	b.n	8000d94 <main+0x98>
 8000d96:	bf00      	nop
 8000d98:	40013800 	.word	0x40013800
 8000d9c:	40010800 	.word	0x40010800
 8000da0:	40013000 	.word	0x40013000

08000da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000da4:	480d      	ldr	r0, [pc, #52]	; (8000ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000da6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	; (8000de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	; (8000de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <LoopForever+0xe>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	; (8000df0 <LoopForever+0x16>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dd2:	f000 f811 	bl	8000df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dd6:	f7ff ff91 	bl	8000cfc <main>

08000dda <LoopForever>:

LoopForever:
  b LoopForever
 8000dda:	e7fe      	b.n	8000dda <LoopForever>
  ldr   r0, =_estack
 8000ddc:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000de8:	08000e78 	.word	0x08000e78
  ldr r2, =_sbss
 8000dec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000df0:	2000008c 	.word	0x2000008c

08000df4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC1_2_IRQHandler>
	...

08000df8 <__libc_init_array>:
 8000df8:	b570      	push	{r4, r5, r6, lr}
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4d0c      	ldr	r5, [pc, #48]	; (8000e30 <__libc_init_array+0x38>)
 8000dfe:	4c0d      	ldr	r4, [pc, #52]	; (8000e34 <__libc_init_array+0x3c>)
 8000e00:	1b64      	subs	r4, r4, r5
 8000e02:	10a4      	asrs	r4, r4, #2
 8000e04:	42a6      	cmp	r6, r4
 8000e06:	d109      	bne.n	8000e1c <__libc_init_array+0x24>
 8000e08:	f000 f81a 	bl	8000e40 <_init>
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	4d0a      	ldr	r5, [pc, #40]	; (8000e38 <__libc_init_array+0x40>)
 8000e10:	4c0a      	ldr	r4, [pc, #40]	; (8000e3c <__libc_init_array+0x44>)
 8000e12:	1b64      	subs	r4, r4, r5
 8000e14:	10a4      	asrs	r4, r4, #2
 8000e16:	42a6      	cmp	r6, r4
 8000e18:	d105      	bne.n	8000e26 <__libc_init_array+0x2e>
 8000e1a:	bd70      	pop	{r4, r5, r6, pc}
 8000e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e20:	4798      	blx	r3
 8000e22:	3601      	adds	r6, #1
 8000e24:	e7ee      	b.n	8000e04 <__libc_init_array+0xc>
 8000e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e2a:	4798      	blx	r3
 8000e2c:	3601      	adds	r6, #1
 8000e2e:	e7f2      	b.n	8000e16 <__libc_init_array+0x1e>
 8000e30:	08000e70 	.word	0x08000e70
 8000e34:	08000e70 	.word	0x08000e70
 8000e38:	08000e70 	.word	0x08000e70
 8000e3c:	08000e74 	.word	0x08000e74

08000e40 <_init>:
 8000e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e42:	bf00      	nop
 8000e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e46:	bc08      	pop	{r3}
 8000e48:	469e      	mov	lr, r3
 8000e4a:	4770      	bx	lr

08000e4c <_fini>:
 8000e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e4e:	bf00      	nop
 8000e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e52:	bc08      	pop	{r3}
 8000e54:	469e      	mov	lr, r3
 8000e56:	4770      	bx	lr
