\hypertarget{classverilog__generator_1_1FeedthroughPort}{\section{verilog\-\_\-generator.\-Feedthrough\-Port Class Reference}
\label{classverilog__generator_1_1FeedthroughPort}\index{verilog\-\_\-generator.\-Feedthrough\-Port@{verilog\-\_\-generator.\-Feedthrough\-Port}}
}
Inheritance diagram for verilog\-\_\-generator.\-Feedthrough\-Port\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classverilog__generator_1_1FeedthroughPort}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1FeedthroughPort_a7cf6834ae2da6dc67e70627eef8a7ed7}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1FeedthroughPort_aaeaf2973a00aaf3d06525b2e9a508197}{port\-\_\-name}
\item 
def \hyperlink{classverilog__generator_1_1FeedthroughPort_af97681b3a72f75e91b9c4f25ad185509}{wire\-\_\-name}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classverilog__generator_1_1FeedthroughPort_acbb2b180844c87406724b2cf8f26de8d}{dir}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
\begin{DoxyVerb}ready port is a special port that always has the opposite direction
of other signals in an interface. but it's naming is still as if
has the same direction
\end{DoxyVerb}
 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1FeedthroughPort_a7cf6834ae2da6dc67e70627eef8a7ed7}{\index{verilog\-\_\-generator\-::\-Feedthrough\-Port@{verilog\-\_\-generator\-::\-Feedthrough\-Port}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::FeedthroughPort@{verilog\-\_\-generator\-::\-Feedthrough\-Port}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Feedthrough\-Port.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{args, }
\item[{}]{kwargs, }
\item[{}]{None}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1FeedthroughPort_a7cf6834ae2da6dc67e70627eef8a7ed7}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1FeedthroughPort_aaeaf2973a00aaf3d06525b2e9a508197}{\index{verilog\-\_\-generator\-::\-Feedthrough\-Port@{verilog\-\_\-generator\-::\-Feedthrough\-Port}!port\-\_\-name@{port\-\_\-name}}
\index{port\-\_\-name@{port\-\_\-name}!verilog_generator::FeedthroughPort@{verilog\-\_\-generator\-::\-Feedthrough\-Port}}
\subsubsection[{port\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Feedthrough\-Port.\-port\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1FeedthroughPort_aaeaf2973a00aaf3d06525b2e9a508197}
\begin{DoxyVerb}feedthrough ports name is
physrc_phydst_fti/o_src_dst_name
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1FeedthroughPort_af97681b3a72f75e91b9c4f25ad185509}{\index{verilog\-\_\-generator\-::\-Feedthrough\-Port@{verilog\-\_\-generator\-::\-Feedthrough\-Port}!wire\-\_\-name@{wire\-\_\-name}}
\index{wire\-\_\-name@{wire\-\_\-name}!verilog_generator::FeedthroughPort@{verilog\-\_\-generator\-::\-Feedthrough\-Port}}
\subsubsection[{wire\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Feedthrough\-Port.\-wire\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1FeedthroughPort_af97681b3a72f75e91b9c4f25ad185509}
\begin{DoxyVerb}feedthrough ports name is
physrc_phydst_fti/o_src_dst_name
\end{DoxyVerb}
 

\subsection{Member Data Documentation}
\hypertarget{classverilog__generator_1_1FeedthroughPort_acbb2b180844c87406724b2cf8f26de8d}{\index{verilog\-\_\-generator\-::\-Feedthrough\-Port@{verilog\-\_\-generator\-::\-Feedthrough\-Port}!dir@{dir}}
\index{dir@{dir}!verilog_generator::FeedthroughPort@{verilog\-\_\-generator\-::\-Feedthrough\-Port}}
\subsubsection[{dir}]{\setlength{\rightskip}{0pt plus 5cm}verilog\-\_\-generator.\-Feedthrough\-Port.\-dir}}\label{classverilog__generator_1_1FeedthroughPort_acbb2b180844c87406724b2cf8f26de8d}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
