Info: constraining clock net 'clk_12mhz_i' to 12.00 MHz
Info: constrained 'clk_12mhz_i' to bel 'X12/Y31/io1'
Info: constrained 'reset_n_async_unsafe_i' to bel 'X16/Y0/io0'
Info: constrained 'button_async_unsafe_i[1]' to bel 'X19/Y0/io1'
Info: constrained 'button_async_unsafe_i[2]' to bel 'X21/Y0/io1'
Info: constrained 'button_async_unsafe_i[3]' to bel 'X22/Y0/io1'
Info: constrained 'led_o[1]' to bel 'X18/Y31/io0'
Info: constrained 'led_o[2]' to bel 'X18/Y31/io1'
Info: constrained 'led_o[3]' to bel 'X19/Y31/io1'
Info: constrained 'led_o[4]' to bel 'X19/Y31/io0'
Info: constrained 'led_o[5]' to bel 'X18/Y0/io1'
Info: constrained 'kpyd_col_o[0]' to bel 'X9/Y31/io0'
Info: constrained 'kpyd_col_o[1]' to bel 'X8/Y31/io1'
Info: constrained 'kpyd_col_o[2]' to bel 'X13/Y31/io1'
Info: constrained 'kpyd_col_o[3]' to bel 'X16/Y31/io1'
Info: constrained 'kpyd_row_i[0]' to bel 'X8/Y31/io0'
Info: constrained 'kpyd_row_i[1]' to bel 'X9/Y31/io1'
Info: constrained 'kpyd_row_i[2]' to bel 'X16/Y31/io0'
Info: constrained 'kpyd_row_i[3]' to bel 'X17/Y31/io0'
Info: constrained 'tx_main_clk_o' to bel 'X9/Y0/io0'
Info: constrained 'tx_lr_clk_o' to bel 'X8/Y0/io0'
Info: constrained 'tx_data_clk_o' to bel 'X6/Y0/io0'
Info: constrained 'tx_data_o' to bel 'X7/Y0/io1'
Info: constrained 'rx_main_clk_o' to bel 'X9/Y0/io1'
Info: constrained 'rx_lr_clk_o' to bel 'X7/Y0/io0'
Info: constrained 'rx_data_clk_o' to bel 'X5/Y0/io0'
Info: constrained 'rx_data_i' to bel 'X6/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      253 LCs used as LUT4 only
Info:      246 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       99 LCs used as DFF only
Info: Packing carries..
Info:        9 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        5 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 816.3 MHz
Info:     Derived frequency constraint of 25.5 MHz for net tx_main_clk_o$SB_IO_OUT
Info: Promoting globals..
Info: promoting tx_main_clk_o$SB_IO_OUT (fanout 345)
Info: promoting reset_r [reset] (fanout 113)
Info: promoting sm.pausecounter_inst.reset_i [reset] (fanout 25)
Info: promoting sm.playcounter_inst.reset_i [reset] (fanout 25)
Info: promoting sound.valid_o_l_SB_LUT4_I3_O [cen] (fanout 54)
Info: promoting sound.valid_o_l_SB_LUT4_I2_O[2] [cen] (fanout 32)
Info: promoting rx_lr_clk_o_SB_LUT4_I1_O [cen] (fanout 24)
Info: promoting rx_lr_clk_o_SB_LUT4_I2_1_O [cen] (fanout 24)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x39e2547d

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x91564e23

Info: Device utilisation:
Info: 	         ICESTORM_LC:   610/ 5280    11%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    26/   96    27%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 27 cells based on constraints.
Info: Creating initial analytic placement for 496 cells, random placement wirelen = 12102.
Info:     at initial placer iter 0, wirelen = 243
Info:     at initial placer iter 1, wirelen = 254
Info:     at initial placer iter 2, wirelen = 256
Info:     at initial placer iter 3, wirelen = 256
Info: Running main analytical placer, max placement attempts per cell = 52003.
Info:     at iteration #1, type ALL: wirelen solved = 256, spread = 1630, legal = 2120; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 323, spread = 1634, legal = 2324; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 342, spread = 1641, legal = 2332; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 377, spread = 1701, legal = 2237; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 450, spread = 1538, legal = 2229; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 494, spread = 1390, legal = 2123; time = 0.01s
Info: HeAP Placer Time: 0.15s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 66, wirelen = 2120
Info:   at iteration #5: temp = 0.000000, timing cost = 65, wirelen = 1559
Info:   at iteration #10: temp = 0.000000, timing cost = 66, wirelen = 1434
Info:   at iteration #15: temp = 0.000000, timing cost = 65, wirelen = 1391
Info:   at iteration #20: temp = 0.000000, timing cost = 62, wirelen = 1346
Info:   at iteration #24: temp = 0.000000, timing cost = 63, wirelen = 1324 
Info: SA placement time 0.25s

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 34.53 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 18.61 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 17.07 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 10237,  13664) |********** 
Info: [ 13664,  17091) | 
Info: [ 17091,  20518) |***********************+
Info: [ 20518,  23945) |***************+
Info: [ 23945,  27372) |**********************************************+
Info: [ 27372,  30799) |***********************************************+
Info: [ 30799,  34226) |**********************************************************+
Info: [ 34226,  37653) |************************************************************ 
Info: [ 37653,  41080) | 
Info: [ 41080,  44507) | 
Info: [ 44507,  47934) | 
Info: [ 47934,  51361) | 
Info: [ 51361,  54788) | 
Info: [ 54788,  58215) | 
Info: [ 58215,  61642) | 
Info: [ 61642,  65069) | 
Info: [ 65069,  68496) |+
Info: [ 68496,  71923) | 
Info: [ 71923,  75350) | 
Info: [ 75350,  78777) |+
Info: Checksum: 0x82667213

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1910 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       68        875 |   68   875 |       990|       0.56       0.56|
Info:       2000 |      222       1672 |  154   797 |       245|       0.07       0.64|
Info:       2273 |      241       1927 |   19   255 |         0|       0.07       0.71|
Info: Routing complete.
Info: Router1 time 0.71s
Info: Checksum: 0xd7edbf03

Info: Critical path report for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (2,3) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (3,2) -> (2,2)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.660000 ns (2,2) -> (2,2)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_4.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 12.492000 ns (2,2) -> (3,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[0] budget 4.163000 ns (3,3) -> (3,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 14.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 16.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I0_O[1] budget 4.167000 ns (3,3) -> (4,2)
Info:                Sink rx_lr_clk_o_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.8  Source rx_lr_clk_o_SB_LUT4_I1_LC.O
Info:  3.9 21.7    Net rx_lr_clk_o_SB_LUT4_I1_O budget 4.167000 ns (4,2) -> (19,0)
Info:                Sink $gbuf_rx_lr_clk_o_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 23.3  Source $gbuf_rx_lr_clk_o_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 24.0    Net rx_lr_clk_o_SB_LUT4_I1_O_$glb_ce budget 4.167000 ns (19,0) -> (1,3)
Info:                Sink i2s2_inst.tx_data_l_shift_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 24.1  Setup i2s2_inst.tx_data_l_shift_SB_DFFESR_Q_DFFLC.CEN
Info: 10.0 ns logic, 14.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source button_async_unsafe_i[1]$sb_io.D_IN_0
Info:  3.6  3.6    Net button_async_unsafe_i[1]$SB_IO_IN budget 6.609000 ns (19,0) -> (14,6)
Info:                Sink button_async_unsafe_i_SB_LUT4_I1_1_LC.I1
Info:                Defined in:
Info:                  top.sv:196.6-202.7
Info:                  statemachine.sv:5.14-5.27
Info:  1.2  4.8  Source button_async_unsafe_i_SB_LUT4_I1_1_LC.O
Info:  1.8  6.6    Net button_async_unsafe_i_SB_LUT4_I1_1_O[3] budget 6.145000 ns (14,6) -> (13,5)
Info:                Sink sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.8  Source sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  1.8  9.6    Net sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_6_O[2] budget 6.227000 ns (13,5) -> (13,4)
Info:                Sink sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_5_I1_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.8  Source sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_5_I1_SB_LUT4_O_1_LC.O
Info:  3.0 13.7    Net sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_5_I1[1] budget 6.288000 ns (13,4) -> (11,3)
Info:                Sink sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I3_9_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.9  Source sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I3_9_LC.O
Info:  3.0 17.9    Net sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_I1[2] budget 6.287000 ns (11,3) -> (13,4)
Info:                Sink sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 18.7  Setup sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_3_O_SB_LUT4_I2_LC.I3
Info: 5.7 ns logic, 13.0 ns routing

Info: Critical path report for cross-domain path 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (2,3) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (3,2) -> (2,2)
Info:                Sink $nextpnr_ICESTORM_LC_3.I1
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_3.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_3$O budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (2,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:102.4-124.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.660000 ns (2,2) -> (2,2)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_4.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 12.492000 ns (2,2) -> (3,3)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[0] budget 15.321000 ns (3,3) -> (3,3)
Info:                Sink tx_data_o_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.4  Source tx_data_o_SB_LUT4_O_LC.O
Info:  3.0 17.4    Net tx_data_o$SB_IO_OUT budget 15.321000 ns (3,3) -> (7,0)
Info:                Sink tx_data_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.sv:24.11-24.20
Info: 6.7 ns logic, 10.7 ns routing

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 41.46 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 18.72 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 17.38 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 15083,  18279) |********+
Info: [ 18279,  21475) |****+
Info: [ 21475,  24671) |***************************+
Info: [ 24671,  27867) |*************************************+
Info: [ 27867,  31063) |********************+
Info: [ 31063,  34259) |************************************************************ 
Info: [ 34259,  37455) |*******************************************************+
Info: [ 37455,  40651) | 
Info: [ 40651,  43847) | 
Info: [ 43847,  47043) | 
Info: [ 47043,  50239) | 
Info: [ 50239,  53435) | 
Info: [ 53435,  56631) | 
Info: [ 56631,  59827) | 
Info: [ 59827,  63023) | 
Info: [ 63023,  66219) |+
Info: [ 66219,  69415) | 
Info: [ 69415,  72611) | 
Info: [ 72611,  75807) | 
Info: [ 75807,  79003) |+

Info: Program finished normally.
